{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1601360790104 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ex1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601360790118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601360790161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601360790162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601360790162 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601360790249 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601360790424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601360790424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601360790424 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601360790424 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360790425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360790425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360790425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360790425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601360790425 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1601360790425 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601360790427 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1601360790428 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 61 " "No exact pin location assignment(s) for 43 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "icpr0 " "Pin icpr0 not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { icpr0 } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 376 1840 2016 392 "icpr0" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "icpr1 " "Pin icpr1 not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { icpr1 } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 392 1840 2016 408 "icpr1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "icpr2 " "Pin icpr2 not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { icpr2 } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 408 1840 2016 424 "icpr2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[7\] " "Pin debug1\[7\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[7] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[6\] " "Pin debug1\[6\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[6] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[5\] " "Pin debug1\[5\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[5] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[4\] " "Pin debug1\[4\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[4] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[3\] " "Pin debug1\[3\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[3] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[2\] " "Pin debug1\[2\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[2] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[1\] " "Pin debug1\[1\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[1] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug1\[0\] " "Pin debug1\[0\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug1[0] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 864 1040 272 "debug1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[23\] " "Pin debug2\[23\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[23] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[22\] " "Pin debug2\[22\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[22] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[21\] " "Pin debug2\[21\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[21] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[20\] " "Pin debug2\[20\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[20] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[19\] " "Pin debug2\[19\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[19] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[18\] " "Pin debug2\[18\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[18] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[17\] " "Pin debug2\[17\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[17] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[16\] " "Pin debug2\[16\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[16] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[15\] " "Pin debug2\[15\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[15] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[14\] " "Pin debug2\[14\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[14] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[13\] " "Pin debug2\[13\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[13] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[12\] " "Pin debug2\[12\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[12] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[11\] " "Pin debug2\[11\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[11] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[10\] " "Pin debug2\[10\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[10] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[9\] " "Pin debug2\[9\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[9] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[8\] " "Pin debug2\[8\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[8] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[7\] " "Pin debug2\[7\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[7] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[6\] " "Pin debug2\[6\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[6] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[5\] " "Pin debug2\[5\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[5] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[4\] " "Pin debug2\[4\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[4] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[3\] " "Pin debug2\[3\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[3] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[2\] " "Pin debug2\[2\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[2] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[1\] " "Pin debug2\[1\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[1] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug2\[0\] " "Pin debug2\[0\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { debug2[0] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 256 1448 1624 272 "debug2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[0\] " "Pin Debug4\[0\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[0] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[1\] " "Pin Debug4\[1\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[1] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[2\] " "Pin Debug4\[2\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[2] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[3\] " "Pin Debug4\[3\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[3] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[4\] " "Pin Debug4\[4\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[4] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[5\] " "Pin Debug4\[5\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[5] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[6\] " "Pin Debug4\[6\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[6] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Debug4\[7\] " "Pin Debug4\[7\] not assigned to an exact location on the device" {  } { { "d:/qts/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qts/quartus/bin64/pin_planner.ppl" { Debug4[7] } } } { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 360 1840 2016 376 "Debug4" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601360790684 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1601360790684 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex1.sdc " "Synopsys Design Constraints File file not found: 'ex1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1601360790931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1601360790931 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1601360790933 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1601360790933 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1601360790934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst6\|inst7  " "Automatically promoted node alu:inst6\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601360790946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icpr1~output " "Destination node icpr1~output" {  } { { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 392 1840 2016 408 "icpr1" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr1~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601360790946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601360790946 ""}  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 952 560 624 1000 "inst7" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu:inst6|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601360790946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst6\|inst8  " "Automatically promoted node alu:inst6\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601360790946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icpr2~output " "Destination node icpr2~output" {  } { { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 408 1840 2016 424 "icpr2" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr2~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601360790946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601360790946 ""}  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 1040 560 624 1088 "inst8" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu:inst6|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601360790946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst6\|inst9  " "Automatically promoted node alu:inst6\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601360790946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icpr0~output " "Destination node icpr0~output" {  } { { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 376 1840 2016 392 "icpr0" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { icpr0~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601360790946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601360790946 ""}  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 880 560 624 928 "inst9" "" } } } } { "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qts/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu:inst6|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601360790946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601360791271 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601360791272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601360791272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601360791273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601360791273 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601360791274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601360791274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601360791274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601360791296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1601360791297 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601360791297 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 0 43 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 0 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1601360791301 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1601360791301 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1601360791301 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360791302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360791302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 4 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360791302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 7 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360791302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 9 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360791302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360791302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360791302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601360791302 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1601360791302 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1601360791302 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360791333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601360791981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360792067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601360792078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601360793164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360793165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601360793525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/qts/cpu-course-design/ex1/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1601360794067 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601360794067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360794991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1601360794993 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601360794993 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1601360795002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601360795070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601360795249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601360795306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601360795520 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601360795919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/qts/cpu-course-design/ex1/output_files/ex1.fit.smsg " "Generated suppressed messages file D:/qts/cpu-course-design/ex1/output_files/ex1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601360796229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5439 " "Peak virtual memory: 5439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601360796762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:26:36 2020 " "Processing ended: Tue Sep 29 14:26:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601360796762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601360796762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601360796762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601360796762 ""}
