--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml prac1_top.twx prac1_top.ncd -o prac1_top.twr prac1_top.pcf
-ucf prac1_top.ucf

Design file:              prac1_top.ncd
Physical constraint file: prac1_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 200.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_306/dcm_sp_inst/CLKFX
  Logical resource: XLXI_306/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_306/dcm_sp_inst/CLKIN
  Logical resource: XLXI_306/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_306/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: XLXI_306/dcm_sp_inst/CLK2X
  Logical resource: XLXI_306/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 49998.270ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_14/I0
  Logical resource: XLXI_14/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: cuenta_dcm<7>
--------------------------------------------------------------------------------
Slack: 49998.361ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK0
  Logical resource: XLXI_142/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: ck_20KHz
--------------------------------------------------------------------------------
Slack: 49998.597ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK1
  Logical resource: XLXI_142/CK1
  Location pin: OLOGIC_X0Y24.CLK1
  Clock network: ck_20KHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" 
TS_ck_100MHz_pad * 0.05         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 707 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.774ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000018 (SLICE_X20Y31.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000016 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000018 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000016 to XLXI_792/XLXI_1/blk00000001/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000016
    SLICE_X21Y32.B4      net (fanout=4)        0.537   XLXI_792/cuenta_DUMMY<2>
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X19Y36.D5      net (fanout=10)       0.217   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X19Y36.D       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_14
    SLICE_X20Y31.CE      net (fanout=2)        1.216   XLXI_792/ce_contador
    SLICE_X20Y31.CLK     Tceck                 0.335   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (1.779ns logic, 2.860ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000018 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_792/XLXI_1/blk00000001/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X21Y32.B5      net (fanout=9)        0.418   cuenta_2b<1>
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X19Y36.D5      net (fanout=10)       0.217   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X19Y36.D       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_14
    SLICE_X20Y31.CE      net (fanout=2)        1.216   XLXI_792/ce_contador
    SLICE_X20Y31.CLK     Tceck                 0.335   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.779ns logic, 2.741ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000018 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000018 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000018 to XLXI_792/XLXI_1/blk00000001/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000018
    SLICE_X21Y32.B6      net (fanout=8)        0.341   XLXI_864/XLXI_40/Mram_SEGMENTO_NEG4
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X19Y36.D5      net (fanout=10)       0.217   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X19Y36.D       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_14
    SLICE_X20Y31.CE      net (fanout=2)        1.216   XLXI_792/ce_contador
    SLICE_X20Y31.CLK     Tceck                 0.335   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (1.779ns logic, 2.664ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000012 (SLICE_X20Y32.CIN), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000016 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000012 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000016 to XLXI_792/XLXI_1/blk00000001/blk00000012
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000016
    SLICE_X21Y32.B4      net (fanout=4)        0.537   XLXI_792/cuenta_DUMMY<2>
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X20Y31.D2      net (fanout=10)       1.276   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y31.COUT    Topcyd                0.260   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001c
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y32.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000012
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.786ns logic, 2.811ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000016 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000012 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000016 to XLXI_792/XLXI_1/blk00000001/blk00000012
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000016
    SLICE_X21Y32.B4      net (fanout=4)        0.537   XLXI_792/cuenta_DUMMY<2>
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X20Y31.A4      net (fanout=10)       1.070   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y31.COUT    Topcya                0.395   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000019
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y32.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000012
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.921ns logic, 2.605ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000012 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_792/XLXI_1/blk00000001/blk00000012
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X21Y32.B5      net (fanout=9)        0.418   cuenta_2b<1>
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X20Y31.D2      net (fanout=10)       1.276   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y31.COUT    Topcyd                0.260   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001c
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y32.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000012
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.786ns logic, 2.692ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000011 (SLICE_X20Y32.CIN), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000016 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000016 to XLXI_792/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000016
    SLICE_X21Y32.B4      net (fanout=4)        0.537   XLXI_792/cuenta_DUMMY<2>
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X20Y31.D2      net (fanout=10)       1.276   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y31.COUT    Topcyd                0.260   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001c
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y32.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.786ns logic, 2.811ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000016 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000016 to XLXI_792/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000016
    SLICE_X21Y32.B4      net (fanout=4)        0.537   XLXI_792/cuenta_DUMMY<2>
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X20Y31.A4      net (fanout=10)       1.070   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y31.COUT    Topcya                0.395   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000019
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y32.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.921ns logic, 2.605ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.426 - 0.450)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_792/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X21Y32.B5      net (fanout=9)        0.418   cuenta_2b<1>
    SLICE_X21Y32.B       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2_SW0
    SLICE_X21Y32.A5      net (fanout=1)        0.187   XLXI_792/XLXI_2/N01
    SLICE_X21Y32.A       Tilo                  0.259   XLXI_792/XLXI_5/N01
                                                       XLXI_792/XLXI_2/GT2
    SLICE_X19Y36.C4      net (fanout=1)        0.703   XLXI_792/puede_subir
    SLICE_X19Y36.C       Tilo                  0.259   XLXI_792/ce_contador
                                                       XLXI_792/XLXI_12
    SLICE_X20Y31.D2      net (fanout=10)       1.276   XLXI_792/XLXI_1/blk00000001/sig00000024
    SLICE_X20Y31.COUT    Topcyd                0.260   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000001c
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   XLXI_792/XLXI_1/blk00000001/sig00000020
    SLICE_X20Y32.CLK     Tcinck                0.341   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.786ns logic, 2.692ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000015 (SLICE_X20Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000016 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000015 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000016 to XLXI_792/XLXI_1/blk00000001/blk00000015
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.200   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000016
    SLICE_X20Y31.CX      net (fanout=4)        0.100   XLXI_792/cuenta_DUMMY<2>
    SLICE_X20Y31.CLK     Tckdi       (-Th)    -0.142   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk0000000d
                                                       XLXI_792/XLXI_1/blk00000001/blk00000015
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.342ns logic, 0.100ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000011 (SLICE_X20Y32.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000012 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000011 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000012 to XLXI_792/XLXI_1/blk00000001/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.CQ      Tcko                  0.200   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000012
    SLICE_X20Y32.CX      net (fanout=4)        0.100   XLXI_792/cuenta_DUMMY<6>
    SLICE_X20Y32.CLK     Tckdi       (-Th)    -0.142   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.342ns logic, 0.100ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_792/XLXI_1/blk00000001/blk00000013 (SLICE_X20Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000014 (FF)
  Destination:          XLXI_792/XLXI_1/blk00000001/blk00000013 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000014 to XLXI_792/XLXI_1/blk00000001/blk00000013
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.AQ      Tcko                  0.200   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000014
    SLICE_X20Y32.AX      net (fanout=4)        0.114   XLXI_792/cuenta_DUMMY<4>
    SLICE_X20Y32.CLK     Tckdi       (-Th)    -0.146   XLXI_792/cuenta_DUMMY<7>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000003
                                                       XLXI_792/XLXI_1/blk00000001/blk00000013
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.346ns logic, 0.114ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkout2_buf/I0
  Logical resource: XLXI_306/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_306/clkfx
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_792/cuenta_DUMMY<3>/CLK
  Logical resource: XLXI_792/XLXI_1/blk00000001/blk00000018/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_792/cuenta_DUMMY<3>/CLK
  Logical resource: XLXI_792/XLXI_1/blk00000001/blk00000017/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" 
TS_ck_100MHz_pad HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4045 paths analyzed, 265 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.361ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_2 (SLICE_X9Y36.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_854/XLXI_4/blk00000001/blk00000008 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.927ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.660 - 1.799)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_854/XLXI_4/blk00000001/blk00000008 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.447   XLXI_854/cuenta_pwm<1>
                                                       XLXI_854/XLXI_4/blk00000001/blk00000008
    SLICE_X13Y34.C2      net (fanout=2)        2.675   XLXI_854/cuenta_pwm<0>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.422   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      6.927ns (1.441ns logic, 5.486ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_854/XLXI_4/blk00000001/blk00000007 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.820ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.660 - 1.799)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_854/XLXI_4/blk00000001/blk00000007 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.447   XLXI_854/cuenta_pwm<1>
                                                       XLXI_854/XLXI_4/blk00000001/blk00000007
    SLICE_X13Y34.C4      net (fanout=2)        2.568   XLXI_854/cuenta_pwm<1>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.422   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (1.441ns logic, 5.379ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_865/U1/tono_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (1.660 - 1.790)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_865/U1/tono_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X13Y34.C3      net (fanout=9)        2.565   cuenta_2b<1>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.422   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_2
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (1.402ns logic, 5.376ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_1 (SLICE_X9Y36.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_854/XLXI_4/blk00000001/blk00000008 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.660 - 1.799)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_854/XLXI_4/blk00000001/blk00000008 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.447   XLXI_854/cuenta_pwm<1>
                                                       XLXI_854/XLXI_4/blk00000001/blk00000008
    SLICE_X13Y34.C2      net (fanout=2)        2.675   XLXI_854/cuenta_pwm<0>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.402   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.421ns logic, 5.486ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_854/XLXI_4/blk00000001/blk00000007 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.660 - 1.799)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_854/XLXI_4/blk00000001/blk00000007 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.447   XLXI_854/cuenta_pwm<1>
                                                       XLXI_854/XLXI_4/blk00000001/blk00000007
    SLICE_X13Y34.C4      net (fanout=2)        2.568   XLXI_854/cuenta_pwm<1>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.402   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      6.800ns (1.421ns logic, 5.379ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (1.660 - 1.790)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X13Y34.C3      net (fanout=9)        2.565   cuenta_2b<1>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.402   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      6.758ns (1.382ns logic, 5.376ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_0 (SLICE_X9Y36.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_854/XLXI_4/blk00000001/blk00000008 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.660 - 1.799)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_854/XLXI_4/blk00000001/blk00000008 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.447   XLXI_854/cuenta_pwm<1>
                                                       XLXI_854/XLXI_4/blk00000001/blk00000008
    SLICE_X13Y34.C2      net (fanout=2)        2.675   XLXI_854/cuenta_pwm<0>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.400   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (1.419ns logic, 5.486ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_854/XLXI_4/blk00000001/blk00000007 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.660 - 1.799)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_854/XLXI_4/blk00000001/blk00000007 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.447   XLXI_854/cuenta_pwm<1>
                                                       XLXI_854/XLXI_4/blk00000001/blk00000007
    SLICE_X13Y34.C4      net (fanout=2)        2.568   XLXI_854/cuenta_pwm<1>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.400   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (1.419ns logic, 5.379ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000017 (FF)
  Destination:          XLXI_865/U1/tono_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (1.660 - 1.790)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000017 to XLXI_865/U1/tono_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000017
    SLICE_X13Y34.C3      net (fanout=9)        2.565   cuenta_2b<1>
    SLICE_X13Y34.C       Tilo                  0.259   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
    SLICE_X13Y34.B4      net (fanout=6)        0.339   salida_pwm_2b
    SLICE_X13Y34.BMUX    Tilo                  0.313   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/limite_led_AND_147_o1
    SLICE_X9Y36.SR       net (fanout=2)        2.472   XLXI_865/U1/limite_led_AND_147_o
    SLICE_X9Y36.CLK      Tsrck                 0.400   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_0
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (1.380ns logic, 5.376ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/led_reg1 (SLICE_X13Y34.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_792/XLXI_1/blk00000001/blk00000018 (FF)
  Destination:          XLXI_865/U1/led_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (0.965 - 0.734)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 0.000ns
  Clock Uncertainty:    1.295ns

  Clock Uncertainty:          1.295ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: XLXI_792/XLXI_1/blk00000001/blk00000018 to XLXI_865/U1/led_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.200   XLXI_792/cuenta_DUMMY<3>
                                                       XLXI_792/XLXI_1/blk00000001/blk00000018
    SLICE_X13Y34.C6      net (fanout=8)        1.413   XLXI_864/XLXI_40/Mram_SEGMENTO_NEG4
    SLICE_X13Y34.CLK     Tah         (-Th)    -0.215   XLXI_865/U1/led_reg2
                                                       XLXI_854/XLXI_6/GT1
                                                       XLXI_865/U1/led_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (0.415ns logic, 1.413ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tiempo_on_4 (SLICE_X13Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_865/U1/counter_4 (FF)
  Destination:          XLXI_865/U1/tiempo_on_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_865/U1/counter_4 to XLXI_865/U1/tiempo_on_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.200   XLXI_865/U1/counter<7>
                                                       XLXI_865/U1/counter_4
    SLICE_X13Y32.AX      net (fanout=4)        0.141   XLXI_865/U1/counter<4>
    SLICE_X13Y32.CLK     Tckdi       (-Th)    -0.059   XLXI_865/U1/tiempo_on<7>
                                                       XLXI_865/U1/tiempo_on_4
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/led_reg2 (SLICE_X13Y34.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_865/U1/led_reg1 (FF)
  Destination:          XLXI_865/U1/led_reg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_865/U1/led_reg1 to XLXI_865/U1/led_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.CQ      Tcko                  0.198   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/led_reg1
    SLICE_X13Y34.DX      net (fanout=2)        0.142   XLXI_865/U1/led_reg1
    SLICE_X13Y34.CLK     Tckdi       (-Th)    -0.059   XLXI_865/U1/led_reg2
                                                       XLXI_865/U1/led_reg2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkf_buf/I0
  Logical resource: XLXI_306/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_306/clkout1_buf/I0
  Logical resource: XLXI_306/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: XLXI_306/clk2x
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_865/U1/counter<3>/CLK
  Logical resource: XLXI_865/U1/counter_0/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: ck_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ck_100MHz_pad
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ck_100MHz_pad               |     10.000ns|      5.340ns|      8.361ns|            0|            0|            0|         4752|
| TS_XLXI_306_clkfx             |    200.000ns|      5.774ns|          N/A|            0|            0|          707|            0|
| TS_XLXI_306_clk2x             |     10.000ns|      8.361ns|          N/A|            0|            0|         4045|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ck_100MHz_pad
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck_100MHz_pad  |    8.361|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4752 paths, 0 nets, and 746 connections

Design statistics:
   Minimum period:   8.361ns{1}   (Maximum frequency: 119.603MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 17 12:51:25 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4578 MB



