Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul  9 14:45:22 2025
| Host         : Johns_XPS_13 running 64-bit major release  (build 9200)
| Command      : report_methodology -file sevenseg_methodology_drc_routed.rpt -pb sevenseg_methodology_drc_routed.pb -rpx sevenseg_methodology_drc_routed.rpx
| Design       : sevenseg
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 0
+------+----------+-------------+--------+
| Rule | Severity | Description | Checks |
+------+----------+-------------+--------+
+------+----------+-------------+--------+

2. REPORT DETAILS
-----------------

