Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Dec  4 12:50:53 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.806    -5167.628                   1293                12766        0.063        0.000                      0                12766        3.000        0.000                       0                  5912  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          -5.395    -2097.697                    836                11309        0.063        0.000                      0                11309        4.500        0.000                       0                  5356  
  clk_out2_clk_wiz_0           1.898        0.000                      0                 1189        0.075        0.000                      0                 1189        7.192        0.000                       0                   503  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                    5.474        0.000                      0                   61        0.170        0.000                      0                   61        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -0.678      -18.593                     58                 1427        1.175        0.000                      0                 1427  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -6.626    -2272.657                    395                  395        0.214        0.000                      0                  395  
sys_clk_pin         clk_out2_clk_wiz_0       -8.806    -3051.339                    399                  399        0.714        0.000                      0                  399  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          836  Failing Endpoints,  Worst Slack       -5.395ns,  Total Violation    -2097.697ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.295ns  (logic 10.796ns (70.584%)  route 4.499ns (29.416%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.644     1.646    uut/audio_HP_sec_1/clk_out1
    SLICE_X15Y94         FDRE                                         r  uut/audio_HP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  uut/audio_HP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          1.212     3.314    uut/audio_HP_sec_1/index[0]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.438 r  uut/audio_HP_sec_1/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.971     4.409    uut/audio_HP_sec_1/y_sum2__1_i_52__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.533 r  uut/audio_HP_sec_1/y_sum2__3_i_51__2/O
                         net (fo=1, routed)           0.000     4.533    uut/audio_HP_sec_1/y_sum2__3_i_51__2_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  uut/audio_HP_sec_1/y_sum2__3_i_17__2/O
                         net (fo=1, routed)           0.795     5.545    uut/audio_HP_sec_1/y[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.211     9.756 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.758    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.276 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.921    12.197    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.321    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.871 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.099    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.213 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.213    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.327 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.327    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.441 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.441    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.555 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.555    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.669    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.001    13.784    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.006 r  uut/audio_HP_sec_1/y_sum2_carry__8/O[0]
                         net (fo=2, routed)           0.598    14.604    uut/audio_HP_sec_1/y_sum2_carry__8_n_7
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.903 r  uut/audio_HP_sec_1/y_sum[52]_i_4__2/O
                         net (fo=1, routed)           0.000    14.903    uut/audio_HP_sec_1/y_sum[52]_i_4__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.436 r  uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.436    uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.553 r  uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.553    uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.670 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.670    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.787    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.904    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.021 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.021    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.138 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.138    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.255    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.372    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.489 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.489    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.606 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.606    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.723 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.723    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.942 r  uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    16.942    uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2_n_7
    SLICE_X10Y112        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.510    11.513    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y112        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/C
                         clock pessimism             -0.001    11.512    
                         clock uncertainty           -0.074    11.438    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)        0.109    11.547    uut/audio_HP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                         -16.942    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.381ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.282ns  (logic 10.783ns (70.559%)  route 4.499ns (29.441%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.644     1.646    uut/audio_HP_sec_1/clk_out1
    SLICE_X15Y94         FDRE                                         r  uut/audio_HP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  uut/audio_HP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          1.212     3.314    uut/audio_HP_sec_1/index[0]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.438 r  uut/audio_HP_sec_1/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.971     4.409    uut/audio_HP_sec_1/y_sum2__1_i_52__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.533 r  uut/audio_HP_sec_1/y_sum2__3_i_51__2/O
                         net (fo=1, routed)           0.000     4.533    uut/audio_HP_sec_1/y_sum2__3_i_51__2_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  uut/audio_HP_sec_1/y_sum2__3_i_17__2/O
                         net (fo=1, routed)           0.795     5.545    uut/audio_HP_sec_1/y[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.211     9.756 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.758    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.276 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.921    12.197    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.321    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.871 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.099    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.213 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.213    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.327 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.327    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.441 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.441    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.555 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.555    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.669    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.001    13.784    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.006 r  uut/audio_HP_sec_1/y_sum2_carry__8/O[0]
                         net (fo=2, routed)           0.598    14.604    uut/audio_HP_sec_1/y_sum2_carry__8_n_7
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.903 r  uut/audio_HP_sec_1/y_sum[52]_i_4__2/O
                         net (fo=1, routed)           0.000    14.903    uut/audio_HP_sec_1/y_sum[52]_i_4__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.436 r  uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.436    uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.553 r  uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.553    uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.670 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.670    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.787    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.904    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.021 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.021    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.138 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.138    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.255    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.372    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.489 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.489    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.606 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.606    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.929 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    16.929    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_6
    SLICE_X10Y111        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.511    11.514    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y111        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/C
                         clock pessimism             -0.001    11.513    
                         clock uncertainty           -0.074    11.439    
    SLICE_X10Y111        FDRE (Setup_fdre_C_D)        0.109    11.548    uut/audio_HP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -16.929    
  -------------------------------------------------------------------
                         slack                                 -5.381    

Slack (VIOLATED) :        -5.373ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.274ns  (logic 10.775ns (70.544%)  route 4.499ns (29.456%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.644     1.646    uut/audio_HP_sec_1/clk_out1
    SLICE_X15Y94         FDRE                                         r  uut/audio_HP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  uut/audio_HP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          1.212     3.314    uut/audio_HP_sec_1/index[0]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.438 r  uut/audio_HP_sec_1/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.971     4.409    uut/audio_HP_sec_1/y_sum2__1_i_52__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.533 r  uut/audio_HP_sec_1/y_sum2__3_i_51__2/O
                         net (fo=1, routed)           0.000     4.533    uut/audio_HP_sec_1/y_sum2__3_i_51__2_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  uut/audio_HP_sec_1/y_sum2__3_i_17__2/O
                         net (fo=1, routed)           0.795     5.545    uut/audio_HP_sec_1/y[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.211     9.756 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.758    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.276 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.921    12.197    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.321    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.871 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.099    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.213 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.213    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.327 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.327    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.441 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.441    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.555 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.555    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.669    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.001    13.784    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.006 r  uut/audio_HP_sec_1/y_sum2_carry__8/O[0]
                         net (fo=2, routed)           0.598    14.604    uut/audio_HP_sec_1/y_sum2_carry__8_n_7
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.903 r  uut/audio_HP_sec_1/y_sum[52]_i_4__2/O
                         net (fo=1, routed)           0.000    14.903    uut/audio_HP_sec_1/y_sum[52]_i_4__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.436 r  uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.436    uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.553 r  uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.553    uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.670 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.670    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.787    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.904    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.021 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.021    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.138 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.138    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.255    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.372    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.489 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.489    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.606 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.606    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.921 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    16.921    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_4
    SLICE_X10Y111        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.511    11.514    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y111        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/C
                         clock pessimism             -0.001    11.513    
                         clock uncertainty           -0.074    11.439    
    SLICE_X10Y111        FDRE (Setup_fdre_C_D)        0.109    11.548    uut/audio_HP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                 -5.373    

Slack (VIOLATED) :        -5.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.198ns  (logic 10.699ns (70.397%)  route 4.499ns (29.603%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.644     1.646    uut/audio_HP_sec_1/clk_out1
    SLICE_X15Y94         FDRE                                         r  uut/audio_HP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  uut/audio_HP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          1.212     3.314    uut/audio_HP_sec_1/index[0]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.438 r  uut/audio_HP_sec_1/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.971     4.409    uut/audio_HP_sec_1/y_sum2__1_i_52__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.533 r  uut/audio_HP_sec_1/y_sum2__3_i_51__2/O
                         net (fo=1, routed)           0.000     4.533    uut/audio_HP_sec_1/y_sum2__3_i_51__2_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  uut/audio_HP_sec_1/y_sum2__3_i_17__2/O
                         net (fo=1, routed)           0.795     5.545    uut/audio_HP_sec_1/y[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.211     9.756 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.758    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.276 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.921    12.197    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.321    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.871 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.099    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.213 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.213    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.327 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.327    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.441 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.441    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.555 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.555    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.669    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.001    13.784    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.006 r  uut/audio_HP_sec_1/y_sum2_carry__8/O[0]
                         net (fo=2, routed)           0.598    14.604    uut/audio_HP_sec_1/y_sum2_carry__8_n_7
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.903 r  uut/audio_HP_sec_1/y_sum[52]_i_4__2/O
                         net (fo=1, routed)           0.000    14.903    uut/audio_HP_sec_1/y_sum[52]_i_4__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.436 r  uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.436    uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.553 r  uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.553    uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.670 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.670    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.787    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.904    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.021 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.021    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.138 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.138    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.255    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.372    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.489 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.489    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.606 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.606    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.845 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    16.845    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_5
    SLICE_X10Y111        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.511    11.514    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y111        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/C
                         clock pessimism             -0.001    11.513    
                         clock uncertainty           -0.074    11.439    
    SLICE_X10Y111        FDRE (Setup_fdre_C_D)        0.109    11.548    uut/audio_HP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -16.845    
  -------------------------------------------------------------------
                         slack                                 -5.297    

Slack (VIOLATED) :        -5.277ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.178ns  (logic 10.679ns (70.358%)  route 4.499ns (29.642%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.644     1.646    uut/audio_HP_sec_1/clk_out1
    SLICE_X15Y94         FDRE                                         r  uut/audio_HP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  uut/audio_HP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          1.212     3.314    uut/audio_HP_sec_1/index[0]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.438 r  uut/audio_HP_sec_1/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.971     4.409    uut/audio_HP_sec_1/y_sum2__1_i_52__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.533 r  uut/audio_HP_sec_1/y_sum2__3_i_51__2/O
                         net (fo=1, routed)           0.000     4.533    uut/audio_HP_sec_1/y_sum2__3_i_51__2_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  uut/audio_HP_sec_1/y_sum2__3_i_17__2/O
                         net (fo=1, routed)           0.795     5.545    uut/audio_HP_sec_1/y[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.211     9.756 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.758    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.276 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.921    12.197    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.321    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.871 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.099    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.213 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.213    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.327 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.327    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.441 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.441    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.555 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.555    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.669    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.001    13.784    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.006 r  uut/audio_HP_sec_1/y_sum2_carry__8/O[0]
                         net (fo=2, routed)           0.598    14.604    uut/audio_HP_sec_1/y_sum2_carry__8_n_7
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.903 r  uut/audio_HP_sec_1/y_sum[52]_i_4__2/O
                         net (fo=1, routed)           0.000    14.903    uut/audio_HP_sec_1/y_sum[52]_i_4__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.436 r  uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.436    uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.553 r  uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.553    uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.670 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.670    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.787    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.904    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.021 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.021    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.138 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.138    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.255    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.372    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.489 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.489    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.606 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.606    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.825 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    16.825    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_7
    SLICE_X10Y111        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.511    11.514    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y111        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/C
                         clock pessimism             -0.001    11.513    
                         clock uncertainty           -0.074    11.439    
    SLICE_X10Y111        FDRE (Setup_fdre_C_D)        0.109    11.548    uut/audio_HP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                 -5.277    

Slack (VIOLATED) :        -5.263ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.165ns  (logic 10.666ns (70.332%)  route 4.499ns (29.668%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.644     1.646    uut/audio_HP_sec_1/clk_out1
    SLICE_X15Y94         FDRE                                         r  uut/audio_HP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  uut/audio_HP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          1.212     3.314    uut/audio_HP_sec_1/index[0]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.438 r  uut/audio_HP_sec_1/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.971     4.409    uut/audio_HP_sec_1/y_sum2__1_i_52__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.533 r  uut/audio_HP_sec_1/y_sum2__3_i_51__2/O
                         net (fo=1, routed)           0.000     4.533    uut/audio_HP_sec_1/y_sum2__3_i_51__2_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  uut/audio_HP_sec_1/y_sum2__3_i_17__2/O
                         net (fo=1, routed)           0.795     5.545    uut/audio_HP_sec_1/y[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.211     9.756 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.758    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.276 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.921    12.197    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.321    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.871 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.099    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.213 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.213    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.327 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.327    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.441 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.441    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.555 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.555    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.669    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.001    13.784    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.006 r  uut/audio_HP_sec_1/y_sum2_carry__8/O[0]
                         net (fo=2, routed)           0.598    14.604    uut/audio_HP_sec_1/y_sum2_carry__8_n_7
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.903 r  uut/audio_HP_sec_1/y_sum[52]_i_4__2/O
                         net (fo=1, routed)           0.000    14.903    uut/audio_HP_sec_1/y_sum[52]_i_4__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.436 r  uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.436    uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.553 r  uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.553    uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.670 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.670    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.787    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.904    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.021 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.021    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.138 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.138    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.255    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.372    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.489 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.489    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.812 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    16.812    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_6
    SLICE_X10Y110        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.512    11.515    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y110        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[93]/C
                         clock pessimism             -0.001    11.514    
                         clock uncertainty           -0.074    11.440    
    SLICE_X10Y110        FDRE (Setup_fdre_C_D)        0.109    11.549    uut/audio_HP_sec_1/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -16.812    
  -------------------------------------------------------------------
                         slack                                 -5.263    

Slack (VIOLATED) :        -5.255ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 10.658ns (70.317%)  route 4.499ns (29.683%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.644     1.646    uut/audio_HP_sec_1/clk_out1
    SLICE_X15Y94         FDRE                                         r  uut/audio_HP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  uut/audio_HP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          1.212     3.314    uut/audio_HP_sec_1/index[0]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.438 r  uut/audio_HP_sec_1/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.971     4.409    uut/audio_HP_sec_1/y_sum2__1_i_52__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.533 r  uut/audio_HP_sec_1/y_sum2__3_i_51__2/O
                         net (fo=1, routed)           0.000     4.533    uut/audio_HP_sec_1/y_sum2__3_i_51__2_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  uut/audio_HP_sec_1/y_sum2__3_i_17__2/O
                         net (fo=1, routed)           0.795     5.545    uut/audio_HP_sec_1/y[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.211     9.756 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.758    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.276 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.921    12.197    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.321    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.871 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.099    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.213 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.213    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.327 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.327    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.441 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.441    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.555 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.555    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.669    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.001    13.784    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.006 r  uut/audio_HP_sec_1/y_sum2_carry__8/O[0]
                         net (fo=2, routed)           0.598    14.604    uut/audio_HP_sec_1/y_sum2_carry__8_n_7
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.903 r  uut/audio_HP_sec_1/y_sum[52]_i_4__2/O
                         net (fo=1, routed)           0.000    14.903    uut/audio_HP_sec_1/y_sum[52]_i_4__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.436 r  uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.436    uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.553 r  uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.553    uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.670 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.670    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.787    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.904    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.021 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.021    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.138 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.138    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.255    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.372    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.489 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.489    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.804 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    16.804    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_4
    SLICE_X10Y110        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.512    11.515    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y110        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[95]/C
                         clock pessimism             -0.001    11.514    
                         clock uncertainty           -0.074    11.440    
    SLICE_X10Y110        FDRE (Setup_fdre_C_D)        0.109    11.549    uut/audio_HP_sec_1/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -16.804    
  -------------------------------------------------------------------
                         slack                                 -5.255    

Slack (VIOLATED) :        -5.185ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.125ns  (logic 10.752ns (71.088%)  route 4.373ns (28.912%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.608     1.610    AM_BP_sec_3/clk_out1
    SLICE_X53Y111        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.456     2.066 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.938     3.004    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.124     3.128 r  AM_BP_sec_3/y_sum2__1_i_53__1/O
                         net (fo=101, routed)         0.911     4.039    AM_BP_sec_3/y_sum2__1_i_53__1_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.124     4.163 r  AM_BP_sec_3/y_sum2__3_i_44__1/O
                         net (fo=1, routed)           0.000     4.163    AM_BP_sec_3/y_sum2__3_i_44__1_n_0
    SLICE_X50Y110        MUXF7 (Prop_muxf7_I0_O)      0.209     4.372 r  AM_BP_sec_3/y_sum2__3_i_14__1/O
                         net (fo=1, routed)           0.819     5.191    AM_BP_sec_3/y_sum2__3_i_14__1_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.209     9.400 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.920 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.036    11.956    AM_BP_sec_3/p_2_in[34]
    SLICE_X58Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.080 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    12.080    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.613 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.613    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.730 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.730    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.847 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.847    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.964 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.964    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.081 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.081    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.198 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.198    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.315 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.315    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.432 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.432    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.549 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.549    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.666 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.666    AM_BP_sec_3/y_sum_reg[52]_i_2__1_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.783 r  AM_BP_sec_3/y_sum_reg[56]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.783    AM_BP_sec_3/y_sum_reg[56]_i_2__1_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.900 r  AM_BP_sec_3/y_sum_reg[60]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.900    AM_BP_sec_3/y_sum_reg[60]_i_2__1_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.017 r  AM_BP_sec_3/y_sum_reg[64]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    14.017    AM_BP_sec_3/y_sum_reg[64]_i_2__1_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.134 r  AM_BP_sec_3/y_sum_reg[68]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    14.143    AM_BP_sec_3/y_sum_reg[68]_i_2__1_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.466 r  AM_BP_sec_3/y_sum_reg[72]_i_2__1/O[1]
                         net (fo=2, routed)           0.649    15.115    AM_BP_sec_3/y_sum2__5[90]
    SLICE_X57Y124        LUT2 (Prop_lut2_I0_O)        0.306    15.421 r  AM_BP_sec_3/y_sum[72]_i_4__1/O
                         net (fo=1, routed)           0.000    15.421    AM_BP_sec_3/y_sum[72]_i_4__1_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.819 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    15.828    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X57Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.942 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    15.942    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X57Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.056 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.056    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.170    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.284    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X57Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.398    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X57Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.512 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.512    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X57Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.735 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    16.735    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X57Y131        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.482    11.485    AM_BP_sec_3/clk_out1
    SLICE_X57Y131        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.077    11.562    
                         clock uncertainty           -0.074    11.488    
    SLICE_X57Y131        FDRE (Setup_fdre_C_D)        0.062    11.550    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 -5.185    

Slack (VIOLATED) :        -5.183ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.122ns  (logic 10.749ns (71.083%)  route 4.373ns (28.917%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.608     1.610    AM_BP_sec_3/clk_out1
    SLICE_X53Y111        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.456     2.066 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          0.938     3.004    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.124     3.128 r  AM_BP_sec_3/y_sum2__1_i_53__1/O
                         net (fo=101, routed)         0.911     4.039    AM_BP_sec_3/y_sum2__1_i_53__1_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I4_O)        0.124     4.163 r  AM_BP_sec_3/y_sum2__3_i_44__1/O
                         net (fo=1, routed)           0.000     4.163    AM_BP_sec_3/y_sum2__3_i_44__1_n_0
    SLICE_X50Y110        MUXF7 (Prop_muxf7_I0_O)      0.209     4.372 r  AM_BP_sec_3/y_sum2__3_i_14__1/O
                         net (fo=1, routed)           0.819     5.191    AM_BP_sec_3/y_sum2__3_i_14__1_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.209     9.400 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.402    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.920 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           1.036    11.956    AM_BP_sec_3/p_2_in[34]
    SLICE_X58Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.080 r  AM_BP_sec_3/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000    12.080    AM_BP_sec_3/y_sum[16]_i_9__1_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.613 r  AM_BP_sec_3/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.613    AM_BP_sec_3/y_sum_reg[16]_i_2__1_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.730 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.730    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.847 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.847    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.964 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.964    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.081 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.081    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.198 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.198    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.315 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.315    AM_BP_sec_3/y_sum_reg[40]_i_2__1_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.432 r  AM_BP_sec_3/y_sum_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.432    AM_BP_sec_3/y_sum_reg[44]_i_2__1_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.549 r  AM_BP_sec_3/y_sum_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.549    AM_BP_sec_3/y_sum_reg[48]_i_2__1_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.666 r  AM_BP_sec_3/y_sum_reg[52]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.666    AM_BP_sec_3/y_sum_reg[52]_i_2__1_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.783 r  AM_BP_sec_3/y_sum_reg[56]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.783    AM_BP_sec_3/y_sum_reg[56]_i_2__1_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.900 r  AM_BP_sec_3/y_sum_reg[60]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.900    AM_BP_sec_3/y_sum_reg[60]_i_2__1_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.017 r  AM_BP_sec_3/y_sum_reg[64]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    14.017    AM_BP_sec_3/y_sum_reg[64]_i_2__1_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.134 r  AM_BP_sec_3/y_sum_reg[68]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    14.143    AM_BP_sec_3/y_sum_reg[68]_i_2__1_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.466 r  AM_BP_sec_3/y_sum_reg[72]_i_2__1/O[1]
                         net (fo=2, routed)           0.649    15.115    AM_BP_sec_3/y_sum2__5[90]
    SLICE_X57Y124        LUT2 (Prop_lut2_I0_O)        0.306    15.421 r  AM_BP_sec_3/y_sum[72]_i_4__1/O
                         net (fo=1, routed)           0.000    15.421    AM_BP_sec_3/y_sum[72]_i_4__1_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.819 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    15.828    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X57Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.942 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    15.942    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X57Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.056 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.056    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X57Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.170    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X57Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.284    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X57Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    16.398    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X57Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.732 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    16.732    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X57Y130        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.481    11.484    AM_BP_sec_3/clk_out1
    SLICE_X57Y130        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.077    11.561    
                         clock uncertainty           -0.074    11.487    
    SLICE_X57Y130        FDRE (Setup_fdre_C_D)        0.062    11.549    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -16.732    
  -------------------------------------------------------------------
                         slack                                 -5.183    

Slack (VIOLATED) :        -5.179ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.081ns  (logic 10.582ns (70.167%)  route 4.499ns (29.833%))
  Logic Levels:           28  (CARRY4=21 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.644     1.646    uut/audio_HP_sec_1/clk_out1
    SLICE_X15Y94         FDRE                                         r  uut/audio_HP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  uut/audio_HP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          1.212     3.314    uut/audio_HP_sec_1/index[0]
    SLICE_X15Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.438 r  uut/audio_HP_sec_1/y_sum2__1_i_52__2/O
                         net (fo=101, routed)         0.971     4.409    uut/audio_HP_sec_1/y_sum2__1_i_52__2_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.124     4.533 r  uut/audio_HP_sec_1/y_sum2__3_i_51__2/O
                         net (fo=1, routed)           0.000     4.533    uut/audio_HP_sec_1/y_sum2__3_i_51__2_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  uut/audio_HP_sec_1/y_sum2__3_i_17__2/O
                         net (fo=1, routed)           0.795     5.545    uut/audio_HP_sec_1/y[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.211     9.756 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.758    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.276 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.921    12.197    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.321    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.871 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.099 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.099    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.213 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.213    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.327 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.327    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.441 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.441    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.555 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.555    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.669    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.001    13.784    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.006 r  uut/audio_HP_sec_1/y_sum2_carry__8/O[0]
                         net (fo=2, routed)           0.598    14.604    uut/audio_HP_sec_1/y_sum2_carry__8_n_7
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.903 r  uut/audio_HP_sec_1/y_sum[52]_i_4__2/O
                         net (fo=1, routed)           0.000    14.903    uut/audio_HP_sec_1/y_sum[52]_i_4__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.436 r  uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.436    uut/audio_HP_sec_1/y_sum_reg[52]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.553 r  uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.553    uut/audio_HP_sec_1/y_sum_reg[56]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.670 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.670    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.787    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.904    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.021 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.021    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.138 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.138    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.255    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.372    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.489 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.489    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.728 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    16.728    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_5
    SLICE_X10Y110        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.512    11.515    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y110        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[94]/C
                         clock pessimism             -0.001    11.514    
                         clock uncertainty           -0.074    11.440    
    SLICE_X10Y110        FDRE (Setup_fdre_C_D)        0.109    11.549    uut/audio_HP_sec_1/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                 -5.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/filt_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.877%)  route 0.183ns (42.123%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.558     0.560    AM_BP_sec_3/clk_out1
    SLICE_X52Y111        FDRE                                         r  AM_BP_sec_3/x_sum_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  AM_BP_sec_3/x_sum_reg[25]/Q
                         net (fo=5, routed)           0.183     0.883    AM_BP_sec_3/x_sum_reg[25]
    SLICE_X51Y111        LUT2 (Prop_lut2_I0_O)        0.045     0.928 r  AM_BP_sec_3/filt_out[27]_i_4__1/O
                         net (fo=1, routed)           0.000     0.928    AM_BP_sec_3/filt_out[27]_i_4__1_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.993 r  AM_BP_sec_3/filt_out_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.993    AM_BP_sec_3/filt_out0[25]
    SLICE_X51Y111        FDRE                                         r  AM_BP_sec_3/filt_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.829     0.831    AM_BP_sec_3/clk_out1
    SLICE_X51Y111        FDRE                                         r  AM_BP_sec_3/filt_out_reg[25]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.105     0.931    AM_BP_sec_3/filt_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/x_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.563%)  route 0.240ns (59.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.567     0.569    AM_BP_sec_2/clk_out1
    SLICE_X66Y98         FDRE                                         r  AM_BP_sec_2/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  AM_BP_sec_2/filt_out_reg[11]/Q
                         net (fo=8, routed)           0.240     0.973    AM_BP_sec_3/D[0]
    SLICE_X65Y102        FDRE                                         r  AM_BP_sec_3/x_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.837     0.839    AM_BP_sec_3/clk_out1
    SLICE_X65Y102        FDRE                                         r  AM_BP_sec_3/x_reg[3][0]/C
                         clock pessimism              0.000     0.839    
    SLICE_X65Y102        FDRE (Hold_fdre_C_D)         0.070     0.909    AM_BP_sec_3/x_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/filt_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.287ns (64.982%)  route 0.155ns (35.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.560     0.562    AM_BP_sec_3/clk_out1
    SLICE_X52Y105        FDRE                                         r  AM_BP_sec_3/x_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  AM_BP_sec_3/x_sum_reg[1]/Q
                         net (fo=5, routed)           0.155     0.857    AM_BP_sec_3/x_sum_reg[1]
    SLICE_X51Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.003 r  AM_BP_sec_3/filt_out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.003    AM_BP_sec_3/filt_out0[2]
    SLICE_X51Y105        FDRE                                         r  AM_BP_sec_3/filt_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.831     0.832    AM_BP_sec_3/clk_out1
    SLICE_X51Y105        FDRE                                         r  AM_BP_sec_3/filt_out_reg[2]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.105     0.933    AM_BP_sec_3/filt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/filt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.287ns (64.982%)  route 0.155ns (35.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.559     0.561    AM_BP_sec_3/clk_out1
    SLICE_X52Y108        FDRE                                         r  AM_BP_sec_3/x_sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  AM_BP_sec_3/x_sum_reg[13]/Q
                         net (fo=5, routed)           0.155     0.856    AM_BP_sec_3/x_sum_reg[13]
    SLICE_X51Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.002 r  AM_BP_sec_3/filt_out_reg[15]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.002    AM_BP_sec_3/filt_out0[14]
    SLICE_X51Y108        FDRE                                         r  AM_BP_sec_3/filt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.830     0.831    AM_BP_sec_3/clk_out1
    SLICE_X51Y108        FDRE                                         r  AM_BP_sec_3/filt_out_reg[14]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.105     0.932    AM_BP_sec_3/filt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/filt_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.287ns (64.982%)  route 0.155ns (35.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.559     0.561    AM_BP_sec_3/clk_out1
    SLICE_X52Y109        FDRE                                         r  AM_BP_sec_3/x_sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  AM_BP_sec_3/x_sum_reg[17]/Q
                         net (fo=5, routed)           0.155     0.856    AM_BP_sec_3/x_sum_reg[17]
    SLICE_X51Y109        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.002 r  AM_BP_sec_3/filt_out_reg[19]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.002    AM_BP_sec_3/filt_out0[18]
    SLICE_X51Y109        FDRE                                         r  AM_BP_sec_3/filt_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.830     0.831    AM_BP_sec_3/clk_out1
    SLICE_X51Y109        FDRE                                         r  AM_BP_sec_3/filt_out_reg[18]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.105     0.932    AM_BP_sec_3/filt_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 AM_BP_sec_1/x_sum_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.313ns (66.838%)  route 0.155ns (33.162%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.565     0.567    AM_BP_sec_1/clk_out1
    SLICE_X59Y99         FDRE                                         r  AM_BP_sec_1/x_sum_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  AM_BP_sec_1/x_sum_reg[34]/Q
                         net (fo=3, routed)           0.155     0.862    AM_BP_sec_1/x_sum_reg[34]
    SLICE_X56Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.981 r  AM_BP_sec_1/y_reg[7][35]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    AM_BP_sec_1/y_reg[7][35]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.035 r  AM_BP_sec_1/y_reg[7][39]_i_1/O[0]
                         net (fo=8, routed)           0.000     1.035    AM_BP_sec_1/y_reg[7][39]_i_1_n_7
    SLICE_X56Y100        FDRE                                         r  AM_BP_sec_1/y_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.832     0.834    AM_BP_sec_1/clk_out1
    SLICE_X56Y100        FDRE                                         r  AM_BP_sec_1/y_reg[0][36]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.130     0.964    AM_BP_sec_1/y_reg[0][36]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/filt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/x_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.759%)  route 0.229ns (58.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.567     0.569    AM_BP_sec_2/clk_out1
    SLICE_X66Y99         FDRE                                         r  AM_BP_sec_2/filt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  AM_BP_sec_2/filt_out_reg[14]/Q
                         net (fo=8, routed)           0.229     0.961    AM_BP_sec_3/D[3]
    SLICE_X64Y104        FDRE                                         r  AM_BP_sec_3/x_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.836     0.837    AM_BP_sec_3/clk_out1
    SLICE_X64Y104        FDRE                                         r  AM_BP_sec_3/x_reg[5][3]/C
                         clock pessimism              0.000     0.837    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.047     0.884    AM_BP_sec_3/x_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 AM_BP_sec_3/x_sum_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/filt_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.287ns (63.245%)  route 0.167ns (36.755%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.558     0.560    AM_BP_sec_3/clk_out1
    SLICE_X52Y110        FDRE                                         r  AM_BP_sec_3/x_sum_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  AM_BP_sec_3/x_sum_reg[21]/Q
                         net (fo=5, routed)           0.167     0.867    AM_BP_sec_3/x_sum_reg[21]
    SLICE_X51Y110        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.013 r  AM_BP_sec_3/filt_out_reg[23]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.013    AM_BP_sec_3/filt_out0[22]
    SLICE_X51Y110        FDRE                                         r  AM_BP_sec_3/filt_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.829     0.831    AM_BP_sec_3/clk_out1
    SLICE_X51Y110        FDRE                                         r  AM_BP_sec_3/filt_out_reg[22]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.105     0.931    AM_BP_sec_3/filt_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 AM_BP_sec_1/x_sum_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.326ns (67.734%)  route 0.155ns (32.266%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.565     0.567    AM_BP_sec_1/clk_out1
    SLICE_X59Y99         FDRE                                         r  AM_BP_sec_1/x_sum_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  AM_BP_sec_1/x_sum_reg[34]/Q
                         net (fo=3, routed)           0.155     0.862    AM_BP_sec_1/x_sum_reg[34]
    SLICE_X56Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.981 r  AM_BP_sec_1/y_reg[7][35]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    AM_BP_sec_1/y_reg[7][35]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.048 r  AM_BP_sec_1/y_reg[7][39]_i_1/O[2]
                         net (fo=8, routed)           0.000     1.048    AM_BP_sec_1/y_reg[7][39]_i_1_n_5
    SLICE_X56Y100        FDRE                                         r  AM_BP_sec_1/y_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.832     0.834    AM_BP_sec_1/clk_out1
    SLICE_X56Y100        FDRE                                         r  AM_BP_sec_1/y_reg[0][38]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.130     0.964    AM_BP_sec_1/y_reg[0][38]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/x_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.648%)  route 0.250ns (60.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.567     0.569    AM_BP_sec_2/clk_out1
    SLICE_X66Y98         FDRE                                         r  AM_BP_sec_2/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  AM_BP_sec_2/filt_out_reg[11]/Q
                         net (fo=8, routed)           0.250     0.982    AM_BP_sec_3/D[0]
    SLICE_X62Y100        FDRE                                         r  AM_BP_sec_3/x_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.835     0.837    AM_BP_sec_3/clk_out1
    SLICE_X62Y100        FDRE                                         r  AM_BP_sec_3/x_reg[1][0]/C
                         clock pessimism              0.000     0.837    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.059     0.896    AM_BP_sec_3/x_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32     LO/LO_sine_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32     LO/LO_sine_wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y88     AM_BP_sec_2/x_reg[4][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y93     AM_BP_sec_2/x_reg[4][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y93     AM_BP_sec_2/x_reg[4][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y93     AM_BP_sec_2/x_reg[4][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y88     AM_BP_sec_2/x_reg[4][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y93     AM_BP_sec_2/x_reg[4][16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y112    AM_BP_sec_3/filt_out_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y112    AM_BP_sec_3/filt_out_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y112    AM_BP_sec_3/filt_out_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y112    AM_BP_sec_3/filt_out_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y112    AM_BP_sec_3/filt_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y112    AM_BP_sec_3/sum_values_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y82     AM_BP_sec_1/x_reg[2][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y82     AM_BP_sec_1/x_reg[2][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y82     AM_BP_sec_1/x_reg[7][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y91     uut/audio_HP_sec_1/y_reg[1][17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y88     AM_BP_sec_2/x_reg[4][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y88     AM_BP_sec_2/x_reg[4][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y88     AM_BP_sec_2/x_reg[4][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91     AM_BP_sec_2/x_reg[4][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y88     AM_BP_sec_2/x_reg[4][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y88     AM_BP_sec_2/x_reg[4][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y87     AM_BP_sec_2/x_reg[4][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91     AM_BP_sec_2/x_reg[4][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y87     AM_BP_sec_2/x_reg[4][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y88     AM_BP_sec_2/x_reg[4][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 7.306ns (54.561%)  route 6.085ns (45.439%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 16.973 - 15.385 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.713     1.715    my_trigger/clk_out2
    SLICE_X7Y67          FDSE                                         r  my_trigger/height_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDSE (Prop_fdse_C_Q)         0.456     2.171 f  my_trigger/height_out_reg[3]/Q
                         net (fo=68, routed)          1.403     3.574    my_trigger/Q[3]
    SLICE_X11Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.698 r  my_trigger/pixel_out_triggerline5_i_9/O
                         net (fo=1, routed)           0.000     3.698    plot/pixel_out_triggerline5_2[1]
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.099 r  plot/pixel_out_triggerline5_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.099    plot/pixel_out_triggerline5_i_4_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.213 r  plot/pixel_out_triggerline5_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.213    plot/pixel_out_triggerline5_i_3_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.327 r  plot/pixel_out_triggerline5_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.327    plot/pixel_out_triggerline5_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.549 r  plot/pixel_out_triggerline5_i_1/O[0]
                         net (fo=12, routed)          0.858     5.407    plot/pixel_out_triggerline5_i_1_n_7
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[11])
                                                      4.016     9.423 f  plot/pixel_out_triggerline5/P[11]
                         net (fo=2, routed)           0.894    10.317    plot/pixel_out_triggerline5_0[0]
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.441 r  plot/rgb[11]_i_34/O
                         net (fo=1, routed)           0.332    10.773    plot/rgb[11]_i_34_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.353 r  plot/rgb_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    11.362    plot/rgb_reg[11]_i_20_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  plot/rgb_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.476    plot/rgb_reg[11]_i_19_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.715 f  plot/rgb_reg[11]_i_18/O[2]
                         net (fo=1, routed)           0.867    12.582    plot/pixel_out_triggerline3[11]
    SLICE_X12Y74         LUT4 (Prop_lut4_I2_O)        0.302    12.884 r  plot/rgb[11]_i_8/O
                         net (fo=1, routed)           0.000    12.884    xvga1/rgb_reg[0][0]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.260 f  xvga1/rgb_reg[11]_i_3/CO[3]
                         net (fo=5, routed)           1.722    14.982    xvga1/plot/pixel_out_triggerline2
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.106 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    15.106    p_0_in__0[11]
    SLICE_X1Y74          FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.585    16.973    clk_65mhz
    SLICE_X1Y74          FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.079    17.052    
                         clock uncertainty           -0.079    16.973    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.031    17.004    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.389ns  (logic 7.306ns (54.569%)  route 6.083ns (45.431%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 16.973 - 15.385 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.713     1.715    my_trigger/clk_out2
    SLICE_X7Y67          FDSE                                         r  my_trigger/height_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDSE (Prop_fdse_C_Q)         0.456     2.171 f  my_trigger/height_out_reg[3]/Q
                         net (fo=68, routed)          1.403     3.574    my_trigger/Q[3]
    SLICE_X11Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.698 r  my_trigger/pixel_out_triggerline5_i_9/O
                         net (fo=1, routed)           0.000     3.698    plot/pixel_out_triggerline5_2[1]
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.099 r  plot/pixel_out_triggerline5_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.099    plot/pixel_out_triggerline5_i_4_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.213 r  plot/pixel_out_triggerline5_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.213    plot/pixel_out_triggerline5_i_3_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.327 r  plot/pixel_out_triggerline5_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.327    plot/pixel_out_triggerline5_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.549 r  plot/pixel_out_triggerline5_i_1/O[0]
                         net (fo=12, routed)          0.858     5.407    plot/pixel_out_triggerline5_i_1_n_7
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[11])
                                                      4.016     9.423 f  plot/pixel_out_triggerline5/P[11]
                         net (fo=2, routed)           0.894    10.317    plot/pixel_out_triggerline5_0[0]
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.441 r  plot/rgb[11]_i_34/O
                         net (fo=1, routed)           0.332    10.773    plot/rgb[11]_i_34_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.353 r  plot/rgb_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    11.362    plot/rgb_reg[11]_i_20_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  plot/rgb_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.476    plot/rgb_reg[11]_i_19_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.715 f  plot/rgb_reg[11]_i_18/O[2]
                         net (fo=1, routed)           0.867    12.582    plot/pixel_out_triggerline3[11]
    SLICE_X12Y74         LUT4 (Prop_lut4_I2_O)        0.302    12.884 r  plot/rgb[11]_i_8/O
                         net (fo=1, routed)           0.000    12.884    xvga1/rgb_reg[0][0]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.260 r  xvga1/rgb_reg[11]_i_3/CO[3]
                         net (fo=5, routed)           1.720    14.980    xvga1/plot/pixel_out_triggerline2
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.104 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    15.104    p_0_in__0[0]
    SLICE_X1Y74          FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.585    16.973    clk_65mhz
    SLICE_X1Y74          FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.079    17.052    
                         clock uncertainty           -0.079    16.973    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.029    17.002    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                         -15.104    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 7.306ns (55.250%)  route 5.918ns (44.750%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 16.973 - 15.385 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.713     1.715    my_trigger/clk_out2
    SLICE_X7Y67          FDSE                                         r  my_trigger/height_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDSE (Prop_fdse_C_Q)         0.456     2.171 f  my_trigger/height_out_reg[3]/Q
                         net (fo=68, routed)          1.403     3.574    my_trigger/Q[3]
    SLICE_X11Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.698 r  my_trigger/pixel_out_triggerline5_i_9/O
                         net (fo=1, routed)           0.000     3.698    plot/pixel_out_triggerline5_2[1]
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.099 r  plot/pixel_out_triggerline5_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.099    plot/pixel_out_triggerline5_i_4_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.213 r  plot/pixel_out_triggerline5_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.213    plot/pixel_out_triggerline5_i_3_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.327 r  plot/pixel_out_triggerline5_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.327    plot/pixel_out_triggerline5_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.549 r  plot/pixel_out_triggerline5_i_1/O[0]
                         net (fo=12, routed)          0.858     5.407    plot/pixel_out_triggerline5_i_1_n_7
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[11])
                                                      4.016     9.423 f  plot/pixel_out_triggerline5/P[11]
                         net (fo=2, routed)           0.894    10.317    plot/pixel_out_triggerline5_0[0]
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.441 r  plot/rgb[11]_i_34/O
                         net (fo=1, routed)           0.332    10.773    plot/rgb[11]_i_34_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.353 r  plot/rgb_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    11.362    plot/rgb_reg[11]_i_20_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  plot/rgb_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.476    plot/rgb_reg[11]_i_19_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.715 f  plot/rgb_reg[11]_i_18/O[2]
                         net (fo=1, routed)           0.867    12.582    plot/pixel_out_triggerline3[11]
    SLICE_X12Y74         LUT4 (Prop_lut4_I2_O)        0.302    12.884 r  plot/rgb[11]_i_8/O
                         net (fo=1, routed)           0.000    12.884    xvga1/rgb_reg[0][0]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.260 r  xvga1/rgb_reg[11]_i_3/CO[3]
                         net (fo=5, routed)           1.555    14.815    xvga1/plot/pixel_out_triggerline2
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124    14.939 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.939    p_0_in__0[1]
    SLICE_X1Y74          FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.585    16.973    clk_65mhz
    SLICE_X1Y74          FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.079    17.052    
                         clock uncertainty           -0.079    16.973    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.031    17.004    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                         -14.939    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 7.306ns (55.531%)  route 5.851ns (44.469%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 16.973 - 15.385 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.713     1.715    my_trigger/clk_out2
    SLICE_X7Y67          FDSE                                         r  my_trigger/height_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDSE (Prop_fdse_C_Q)         0.456     2.171 f  my_trigger/height_out_reg[3]/Q
                         net (fo=68, routed)          1.403     3.574    my_trigger/Q[3]
    SLICE_X11Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.698 r  my_trigger/pixel_out_triggerline5_i_9/O
                         net (fo=1, routed)           0.000     3.698    plot/pixel_out_triggerline5_2[1]
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.099 r  plot/pixel_out_triggerline5_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.099    plot/pixel_out_triggerline5_i_4_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.213 r  plot/pixel_out_triggerline5_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.213    plot/pixel_out_triggerline5_i_3_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.327 r  plot/pixel_out_triggerline5_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.327    plot/pixel_out_triggerline5_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.549 r  plot/pixel_out_triggerline5_i_1/O[0]
                         net (fo=12, routed)          0.858     5.407    plot/pixel_out_triggerline5_i_1_n_7
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[11])
                                                      4.016     9.423 f  plot/pixel_out_triggerline5/P[11]
                         net (fo=2, routed)           0.894    10.317    plot/pixel_out_triggerline5_0[0]
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.441 r  plot/rgb[11]_i_34/O
                         net (fo=1, routed)           0.332    10.773    plot/rgb[11]_i_34_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.353 r  plot/rgb_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    11.362    plot/rgb_reg[11]_i_20_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  plot/rgb_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.476    plot/rgb_reg[11]_i_19_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.715 f  plot/rgb_reg[11]_i_18/O[2]
                         net (fo=1, routed)           0.867    12.582    plot/pixel_out_triggerline3[11]
    SLICE_X12Y74         LUT4 (Prop_lut4_I2_O)        0.302    12.884 r  plot/rgb[11]_i_8/O
                         net (fo=1, routed)           0.000    12.884    xvga1/rgb_reg[0][0]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.260 r  xvga1/rgb_reg[11]_i_3/CO[3]
                         net (fo=5, routed)           1.488    14.748    xvga1/plot/pixel_out_triggerline2
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124    14.872 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.872    p_0_in__0[3]
    SLICE_X1Y74          FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.585    16.973    clk_65mhz
    SLICE_X1Y74          FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.079    17.052    
                         clock uncertainty           -0.079    16.973    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.032    17.005    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -14.872    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.222ns  (logic 7.306ns (55.257%)  route 5.916ns (44.743%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 16.975 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.638     1.640    my_buffer/clk_out2
    SLICE_X11Y84         FDRE                                         r  my_buffer/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  my_buffer/signal_out_reg[3]/Q
                         net (fo=2, routed)           0.990     3.087    plot/signal_in[3]
    SLICE_X11Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.211 r  plot/pixel_out_function5_i_9/O
                         net (fo=1, routed)           0.000     3.211    plot/pixel_out_function5_i_9_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.612 r  plot/pixel_out_function5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.612    plot/pixel_out_function5_i_4_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.726 r  plot/pixel_out_function5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.726    plot/pixel_out_function5_i_3_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.840 r  plot/pixel_out_function5_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.840    plot/pixel_out_function5_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.062 r  plot/pixel_out_function5_i_1/O[0]
                         net (fo=11, routed)          1.188     5.250    plot/A[22]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     9.266 f  plot/pixel_out_function5/P[11]
                         net (fo=4, routed)           1.200    10.466    plot/P[0]
    SLICE_X8Y70          LUT1 (Prop_lut1_I0_O)        0.124    10.590 r  plot/pixel_out_function[0]_i_37/O
                         net (fo=2, routed)           0.584    11.174    plot/p_0_in[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.754 r  plot/pixel_out_function_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.754    plot/pixel_out_function_reg[0]_i_29_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.868 r  plot/pixel_out_function_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.868    plot/pixel_out_function_reg[0]_i_28_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.107 f  plot/pixel_out_function_reg[0]_i_27/O[2]
                         net (fo=1, routed)           0.841    12.948    plot/pixel_out_function31_in[11]
    SLICE_X6Y73          LUT4 (Prop_lut4_I2_O)        0.302    13.250 r  plot/pixel_out_function[0]_i_15/O
                         net (fo=1, routed)           0.000    13.250    xvga1/pixel_out_function_reg[0]_1[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.626 r  xvga1/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           1.112    14.738    xvga1/plot/pixel_out_function22_out
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124    14.862 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    14.862    plot/pixel_out_function_reg[0]_0
    SLICE_X3Y73          FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.587    16.975    plot/clk_out2
    SLICE_X3Y73          FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.079    17.054    
                         clock uncertainty           -0.079    16.975    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031    17.006    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -14.862    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.013ns  (logic 7.306ns (56.142%)  route 5.707ns (43.858%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 16.973 - 15.385 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.713     1.715    my_trigger/clk_out2
    SLICE_X7Y67          FDSE                                         r  my_trigger/height_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDSE (Prop_fdse_C_Q)         0.456     2.171 f  my_trigger/height_out_reg[3]/Q
                         net (fo=68, routed)          1.403     3.574    my_trigger/Q[3]
    SLICE_X11Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.698 r  my_trigger/pixel_out_triggerline5_i_9/O
                         net (fo=1, routed)           0.000     3.698    plot/pixel_out_triggerline5_2[1]
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.099 r  plot/pixel_out_triggerline5_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.099    plot/pixel_out_triggerline5_i_4_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.213 r  plot/pixel_out_triggerline5_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.213    plot/pixel_out_triggerline5_i_3_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.327 r  plot/pixel_out_triggerline5_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.327    plot/pixel_out_triggerline5_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.549 r  plot/pixel_out_triggerline5_i_1/O[0]
                         net (fo=12, routed)          0.858     5.407    plot/pixel_out_triggerline5_i_1_n_7
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[11])
                                                      4.016     9.423 f  plot/pixel_out_triggerline5/P[11]
                         net (fo=2, routed)           0.894    10.317    plot/pixel_out_triggerline5_0[0]
    SLICE_X12Y73         LUT1 (Prop_lut1_I0_O)        0.124    10.441 r  plot/rgb[11]_i_34/O
                         net (fo=1, routed)           0.332    10.773    plot/rgb[11]_i_34_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.353 r  plot/rgb_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    11.362    plot/rgb_reg[11]_i_20_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  plot/rgb_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.476    plot/rgb_reg[11]_i_19_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.715 f  plot/rgb_reg[11]_i_18/O[2]
                         net (fo=1, routed)           0.867    12.582    plot/pixel_out_triggerline3[11]
    SLICE_X12Y74         LUT4 (Prop_lut4_I2_O)        0.302    12.884 r  plot/rgb[11]_i_8/O
                         net (fo=1, routed)           0.000    12.884    xvga1/rgb_reg[0][0]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.260 f  xvga1/rgb_reg[11]_i_3/CO[3]
                         net (fo=5, routed)           1.345    14.605    xvga1/plot/pixel_out_triggerline2
    SLICE_X2Y74          LUT6 (Prop_lut6_I1_O)        0.124    14.729 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.729    p_0_in__0[4]
    SLICE_X2Y74          FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.585    16.973    clk_65mhz
    SLICE_X2Y74          FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.079    17.052    
                         clock uncertainty           -0.079    16.973    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)        0.079    17.052    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         17.052    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.772ns (19.120%)  route 7.496ns (80.880%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 16.907 - 15.385 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.709     1.711    my_trigger/clk_out2
    SLICE_X5Y70          FDSE                                         r  my_trigger/height_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDSE (Prop_fdse_C_Q)         0.456     2.167 r  my_trigger/height_out_reg[10]/Q
                         net (fo=67, routed)          3.446     5.613    my_buffer/past_signal2_reg[11]_2[10]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.737 r  my_buffer/FSM_sequential_state[3]_i_235/O
                         net (fo=1, routed)           0.000     5.737    my_trigger/FSM_sequential_state[3]_i_47_0[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.228 r  my_trigger/FSM_sequential_state_reg[3]_i_129/CO[1]
                         net (fo=1, routed)           0.966     7.194    my_buffer/FSM_sequential_state[3]_i_15_6[0]
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.329     7.523 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.467     8.990    my_buffer/FSM_sequential_state[3]_i_47_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.114 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512     9.626    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.750 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    10.358    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    10.482 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    10.979    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    16.907    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.079    16.986    
                         clock uncertainty           -0.079    16.907    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    16.738    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                         16.738    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.772ns (19.120%)  route 7.496ns (80.880%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 16.907 - 15.385 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.709     1.711    my_trigger/clk_out2
    SLICE_X5Y70          FDSE                                         r  my_trigger/height_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDSE (Prop_fdse_C_Q)         0.456     2.167 r  my_trigger/height_out_reg[10]/Q
                         net (fo=67, routed)          3.446     5.613    my_buffer/past_signal2_reg[11]_2[10]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.737 r  my_buffer/FSM_sequential_state[3]_i_235/O
                         net (fo=1, routed)           0.000     5.737    my_trigger/FSM_sequential_state[3]_i_47_0[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.228 r  my_trigger/FSM_sequential_state_reg[3]_i_129/CO[1]
                         net (fo=1, routed)           0.966     7.194    my_buffer/FSM_sequential_state[3]_i_15_6[0]
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.329     7.523 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.467     8.990    my_buffer/FSM_sequential_state[3]_i_47_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.114 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512     9.626    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.750 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    10.358    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    10.482 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    10.979    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    16.907    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.079    16.986    
                         clock uncertainty           -0.079    16.907    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    16.738    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         16.738    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.772ns (19.120%)  route 7.496ns (80.880%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 16.907 - 15.385 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.709     1.711    my_trigger/clk_out2
    SLICE_X5Y70          FDSE                                         r  my_trigger/height_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDSE (Prop_fdse_C_Q)         0.456     2.167 r  my_trigger/height_out_reg[10]/Q
                         net (fo=67, routed)          3.446     5.613    my_buffer/past_signal2_reg[11]_2[10]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.737 r  my_buffer/FSM_sequential_state[3]_i_235/O
                         net (fo=1, routed)           0.000     5.737    my_trigger/FSM_sequential_state[3]_i_47_0[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.228 r  my_trigger/FSM_sequential_state_reg[3]_i_129/CO[1]
                         net (fo=1, routed)           0.966     7.194    my_buffer/FSM_sequential_state[3]_i_15_6[0]
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.329     7.523 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.467     8.990    my_buffer/FSM_sequential_state[3]_i_47_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.114 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512     9.626    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.750 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    10.358    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    10.482 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    10.979    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    16.907    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.079    16.986    
                         clock uncertainty           -0.079    16.907    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    16.738    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         16.738    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 my_trigger/height_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 1.772ns (19.398%)  route 7.363ns (80.602%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.709     1.711    my_trigger/clk_out2
    SLICE_X5Y70          FDSE                                         r  my_trigger/height_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDSE (Prop_fdse_C_Q)         0.456     2.167 r  my_trigger/height_out_reg[10]/Q
                         net (fo=67, routed)          3.446     5.613    my_buffer/past_signal2_reg[11]_2[10]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.737 r  my_buffer/FSM_sequential_state[3]_i_235/O
                         net (fo=1, routed)           0.000     5.737    my_trigger/FSM_sequential_state[3]_i_47_0[1]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.228 r  my_trigger/FSM_sequential_state_reg[3]_i_129/CO[1]
                         net (fo=1, routed)           0.966     7.194    my_buffer/FSM_sequential_state[3]_i_15_6[0]
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.329     7.523 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.467     8.990    my_buffer/FSM_sequential_state[3]_i_47_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.114 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512     9.626    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.750 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    10.358    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    10.482 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    10.846    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    16.909    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.079    16.988    
                         clock uncertainty           -0.079    16.909    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    16.704    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         16.704    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  5.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 my_buffer/data_to_frame1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.262%)  route 0.229ns (60.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.571     0.573    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.148     0.721 r  my_buffer/data_to_frame1_reg[4]/Q
                         net (fo=1, routed)           0.229     0.950    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y34         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     0.874    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.190%)  route 0.185ns (56.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.570     0.572    my_buffer/clk_out2
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.713 r  my_buffer/frame2_addr_reg[5]/Q
                         net (fo=4, routed)           0.185     0.898    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.814    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 my_buffer/data_to_frame2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.975%)  route 0.272ns (68.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.600     0.602    my_buffer/clk_out2
    SLICE_X4Y90          FDRE                                         r  my_buffer/data_to_frame2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.128     0.730 r  my_buffer/data_to_frame2_reg[8]/Q
                         net (fo=1, routed)           0.272     1.002    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.652    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.243     0.895    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.877%)  route 0.222ns (61.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.571     0.573    my_buffer/clk_out2
    SLICE_X9Y88          FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.714 r  my_buffer/frame2_addr_reg[4]/Q
                         net (fo=5, routed)           0.222     0.935    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.814    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.590     0.592    xvga1/clk_out2
    SLICE_X3Y73          FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056     0.788    blank
    SLICE_X3Y73          FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.860     0.862    clk_65mhz
    SLICE_X3Y73          FDRE                                         r  b_reg/C
                         clock pessimism             -0.270     0.592    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.075     0.667    b_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.203%)  route 0.228ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.571     0.573    my_buffer/clk_out2
    SLICE_X9Y88          FDRE                                         r  my_buffer/frame2_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.714 r  my_buffer/frame2_addr_reg[9]/Q
                         net (fo=3, routed)           0.228     0.942    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.814    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.043%)  route 0.240ns (62.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.570     0.572    my_buffer/clk_out2
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.713 r  my_buffer/frame2_addr_reg[3]/Q
                         net (fo=6, routed)           0.240     0.952    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.814    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_buffer/data_to_frame2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.806%)  route 0.321ns (66.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.600     0.602    my_buffer/clk_out2
    SLICE_X6Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     0.766 r  my_buffer/data_to_frame2_reg[9]/Q
                         net (fo=1, routed)           0.321     1.087    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.652    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.948    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_buffer/data_to_frame2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.364%)  route 0.308ns (70.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.600     0.602    my_buffer/clk_out2
    SLICE_X4Y90          FDRE                                         r  my_buffer/data_to_frame2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.128     0.730 r  my_buffer/data_to_frame2_reg[4]/Q
                         net (fo=1, routed)           0.308     1.038    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.652    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     0.895    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.608%)  route 0.244ns (63.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.571     0.573    my_buffer/clk_out2
    SLICE_X9Y88          FDRE                                         r  my_buffer/frame2_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.714 r  my_buffer/frame2_addr_reg[8]/Q
                         net (fo=4, routed)           0.244     0.958    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.884     0.886    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.814    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y35     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y35     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y73      plot/pixel_out_function_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y74      rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y74      rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y74      rgb_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y73      plot/pixel_out_function_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y73      vs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y73      xvga1/blank_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y76      xvga1/hcount_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y76      xvga1/hcount_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y76      xvga1/hcount_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y77      xvga1/hcount_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y76      xvga1/hcount_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y73      xvga1/vblank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y73      xvga1/vsync_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y73      plot/pixel_out_function_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y74      rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y74      rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y74      rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y74      rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y74      rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y74      rgb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y74      rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y74      rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y74      rgb_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_LO_mixer/p_out0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.704ns (17.233%)  route 3.381ns (82.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          1.201     7.884    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.124     8.008 r  AD9220/sample_offset[7]_i_1/O
                         net (fo=2, routed)           1.318     9.326    sample_LO_mixer/A[7]
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.010    sample_LO_mixer/clk_100mhz
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    14.800    sample_LO_mixer/p_out0
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_LO_mixer/p_out0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.704ns (17.518%)  route 3.315ns (82.482%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          1.052     7.735    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.859 r  AD9220/sample_offset[8]_i_1/O
                         net (fo=2, routed)           1.400     9.259    sample_LO_mixer/A[8]
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.010    sample_LO_mixer/clk_100mhz
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    14.800    sample_LO_mixer/p_out0
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_LO_mixer/p_out0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.704ns (17.701%)  route 3.273ns (82.299%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          1.057     7.740    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.864 r  AD9220/sample_offset[9]_i_1/O
                         net (fo=2, routed)           1.354     9.218    sample_LO_mixer/A[9]
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.010    sample_LO_mixer/clk_100mhz
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    14.800    sample_LO_mixer/p_out0
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_LO_mixer/p_out0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.704ns (18.519%)  route 3.098ns (81.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.819     7.502    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.626 r  AD9220/sample_offset[10]_i_1/O
                         net (fo=2, routed)           1.416     9.042    sample_LO_mixer/A[10]
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.010    sample_LO_mixer/clk_100mhz
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.800    sample_LO_mixer/p_out0
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_LO_mixer/p_out0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.704ns (18.557%)  route 3.090ns (81.443%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.865     7.548    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X29Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.672 r  AD9220/sample_offset[4]_i_1/O
                         net (fo=2, routed)           1.362     9.034    sample_LO_mixer/A[4]
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.010    sample_LO_mixer/clk_100mhz
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    14.800    sample_LO_mixer/p_out0
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_LO_mixer/p_out0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.704ns (18.626%)  route 3.076ns (81.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.817     7.500    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.624 r  AD9220/sample_offset[11]_i_2/O
                         net (fo=2, routed)           1.396     9.020    sample_LO_mixer/A[11]
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.010    sample_LO_mixer/clk_100mhz
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    14.800    sample_LO_mixer/p_out0
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_LO_mixer/p_out0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.704ns (18.745%)  route 3.052ns (81.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.866     7.549    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X29Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.673 r  AD9220/sample_offset[1]_i_1/O
                         net (fo=2, routed)           1.324     8.996    sample_LO_mixer/A[1]
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.010    sample_LO_mixer/clk_100mhz
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    14.800    sample_LO_mixer/p_out0
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.704ns (17.501%)  route 3.319ns (82.499%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          1.201     7.884    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.124     8.008 r  AD9220/sample_offset[7]_i_1/O
                         net (fo=2, routed)           1.256     9.263    AD9220/A[7]
    SLICE_X0Y85          FDRE                                         r  AD9220/sample_offset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    AD9220/clk_100mhz
    SLICE_X0Y85          FDRE                                         r  AD9220/sample_offset_reg[7]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)       -0.061    15.185    AD9220/sample_offset_reg[7]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.704ns (17.898%)  route 3.229ns (82.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          1.057     7.740    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.864 r  AD9220/sample_offset[9]_i_1/O
                         net (fo=2, routed)           1.310     9.174    AD9220/A[9]
    SLICE_X1Y86          FDRE                                         r  AD9220/sample_offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    AD9220/clk_100mhz
    SLICE_X1Y86          FDRE                                         r  AD9220/sample_offset_reg[9]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)       -0.061    15.185    AD9220/sample_offset_reg[9]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.704ns (18.042%)  route 3.198ns (81.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.241    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.862     6.559    AD9220/p_0_in0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.683 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          1.052     7.735    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.859 r  AD9220/sample_offset[8]_i_1/O
                         net (fo=2, routed)           1.284     9.143    AD9220/A[8]
    SLICE_X5Y86          FDRE                                         r  AD9220/sample_offset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.598    15.021    AD9220/clk_100mhz
    SLICE_X5Y86          FDRE                                         r  AD9220/sample_offset_reg[8]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)       -0.067    15.177    AD9220/sample_offset_reg[8]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  6.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    AD9220/clk_100mhz
    SLICE_X29Y86         FDRE                                         r  AD9220/prev_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  AD9220/prev_data_reg[11]/Q
                         net (fo=1, routed)           0.110     1.738    AD9220/prev_data[11]
    SLICE_X29Y85         FDRE                                         r  AD9220/sync_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.837     2.002    AD9220/clk_100mhz
    SLICE_X29Y85         FDRE                                         r  AD9220/sync_data_reg[11]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.066     1.568    AD9220/sync_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    AD9220/clk_100mhz
    SLICE_X29Y84         FDRE                                         r  AD9220/prev_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  AD9220/prev_data_reg[4]/Q
                         net (fo=1, routed)           0.110     1.738    AD9220/prev_data[4]
    SLICE_X29Y84         FDRE                                         r  AD9220/sync_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.001    AD9220/clk_100mhz
    SLICE_X29Y84         FDRE                                         r  AD9220/sync_data_reg[4]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.072     1.559    AD9220/sync_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    AD9220/clk_100mhz
    SLICE_X28Y84         FDRE                                         r  AD9220/prev_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  AD9220/prev_data_reg[2]/Q
                         net (fo=1, routed)           0.117     1.745    AD9220/prev_data[2]
    SLICE_X28Y84         FDRE                                         r  AD9220/sync_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.001    AD9220/clk_100mhz
    SLICE_X28Y84         FDRE                                         r  AD9220/sync_data_reg[2]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.072     1.559    AD9220/sync_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    AD9220/clk_100mhz
    SLICE_X29Y86         FDRE                                         r  AD9220/prev_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  AD9220/prev_data_reg[9]/Q
                         net (fo=1, routed)           0.145     1.773    AD9220/prev_data[9]
    SLICE_X29Y85         FDRE                                         r  AD9220/sync_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.837     2.002    AD9220/clk_100mhz
    SLICE_X29Y85         FDRE                                         r  AD9220/sync_data_reg[9]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.072     1.574    AD9220/sync_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 AD9220/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/ADC_data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.041%)  route 0.129ns (40.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X32Y84         FDRE                                         r  AD9220/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  AD9220/count_reg[3]/Q
                         net (fo=4, routed)           0.129     1.756    AD9220/count_reg_n_0_[3]
    SLICE_X31Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  AD9220/ADC_data_valid_i_1/O
                         net (fo=1, routed)           0.000     1.801    AD9220/ADC_data_valid_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.001    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
                         clock pessimism             -0.500     1.500    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.091     1.591    AD9220/ADC_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X30Y85         FDRE                                         r  AD9220/prev_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  AD9220/prev_data_reg[7]/Q
                         net (fo=1, routed)           0.110     1.760    AD9220/prev_data[7]
    SLICE_X30Y85         FDRE                                         r  AD9220/sync_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.837     2.002    AD9220/clk_100mhz
    SLICE_X30Y85         FDRE                                         r  AD9220/sync_data_reg[7]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.063     1.549    AD9220/sync_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    AD9220/clk_100mhz
    SLICE_X29Y86         FDRE                                         r  AD9220/prev_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  AD9220/prev_data_reg[0]/Q
                         net (fo=1, routed)           0.169     1.797    AD9220/prev_data[0]
    SLICE_X28Y84         FDRE                                         r  AD9220/sync_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.001    AD9220/clk_100mhz
    SLICE_X28Y84         FDRE                                         r  AD9220/sync_data_reg[0]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.070     1.571    AD9220/sync_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 AD9220/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.541%)  route 0.131ns (38.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X30Y84         FDRE                                         r  AD9220/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164     1.650 f  AD9220/trigger_reg/Q
                         net (fo=7, routed)           0.131     1.781    AD9220/trigger_reg_n_0
    SLICE_X31Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  AD9220/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    AD9220/count[1]_i_1__0_n_0
    SLICE_X31Y84         FDSE                                         r  AD9220/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.001    AD9220/clk_100mhz
    SLICE_X31Y84         FDSE                                         r  AD9220/count_reg[1]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X31Y84         FDSE (Hold_fdse_C_D)         0.092     1.591    AD9220/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y85         FDRE                                         r  AD9220/prev_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/prev_data_reg[6]/Q
                         net (fo=1, routed)           0.170     1.798    AD9220/prev_data[6]
    SLICE_X30Y85         FDRE                                         r  AD9220/sync_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.837     2.002    AD9220/clk_100mhz
    SLICE_X30Y85         FDRE                                         r  AD9220/sync_data_reg[6]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.063     1.562    AD9220/sync_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.569     1.488    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/prev_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  AD9220/prev_data_reg[12]/Q
                         net (fo=1, routed)           0.170     1.800    AD9220/prev_data[12]
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.838     2.003    AD9220/clk_100mhz
    SLICE_X29Y87         FDRE                                         r  AD9220/sync_data_reg[12]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X29Y87         FDRE (Hold_fdre_C_D)         0.066     1.554    AD9220/sync_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y84    AD9220/ADC_data_valid_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X28Y86    AD9220/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y86    AD9220/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y86    AD9220/clk_count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X28Y86    AD9220/clk_count_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y83    AD9220/count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y84    AD9220/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y84    AD9220/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y84    AD9220/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AD9220/sample_offset_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     AD9220/sample_offset_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     AD9220/sample_offset_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AD9220/sample_offset_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AD9220/sample_offset_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y84    AD9220/ADC_data_valid_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y84    AD9220/ADC_data_valid_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    AD9220/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    AD9220/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    AD9220/clk_count_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    AD9220/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    AD9220/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    AD9220/clk_count_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    AD9220/clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y86    AD9220/prev_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    AD9220/prev_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y86    AD9220/prev_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y87    AD9220/prev_data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y85    AD9220/prev_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y85    AD9220/prev_data_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           58  Failing Endpoints,  Worst Slack       -0.678ns,  Total Violation      -18.593ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.166%)  route 5.747ns (90.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.511    11.564    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X55Y114        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.486    11.489    AM_BP_sec_1/clk_out1
    SLICE_X55Y114        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.000    11.489    
                         clock uncertainty           -0.173    11.315    
    SLICE_X55Y114        FDRE (Setup_fdre_C_R)       -0.429    10.886    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                 -0.678    

Slack (VIOLATED) :        -0.648ns  (required time - arrival time)
  Source:                 sample_LO_mixer/p_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 4.133ns (62.764%)  route 2.452ns (37.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.708     5.310    sample_LO_mixer/clk_100mhz
    DSP48_X1Y33          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.319 f  sample_LO_mixer/p_out0/P[23]
                         net (fo=1, routed)           1.328    10.648    sample_LO_mixer/p_out0_n_82
    SLICE_X46Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.772 r  sample_LO_mixer/x[7][23]_i_2__0/O
                         net (fo=8, routed)           1.124    11.895    AM_BP_sec_1/D[23]
    SLICE_X41Y84         FDRE                                         r  AM_BP_sec_1/x_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.509    11.512    AM_BP_sec_1/clk_out1
    SLICE_X41Y84         FDRE                                         r  AM_BP_sec_1/x_reg[4][23]/C
                         clock pessimism              0.000    11.512    
                         clock uncertainty           -0.173    11.339    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)       -0.092    11.247    AM_BP_sec_1/x_reg[4][23]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                 -0.648    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_sum_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 0.580ns (9.214%)  route 5.715ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.478    11.531    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X59Y106        FDRE                                         r  AM_BP_sec_1/x_sum_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.496    11.499    AM_BP_sec_1/clk_out1
    SLICE_X59Y106        FDRE                                         r  AM_BP_sec_1/x_sum_reg[60]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.173    11.325    
    SLICE_X59Y106        FDRE (Setup_fdre_C_R)       -0.429    10.896    AM_BP_sec_1/x_sum_reg[60]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_sum_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 0.580ns (9.214%)  route 5.715ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.478    11.531    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X59Y106        FDRE                                         r  AM_BP_sec_1/x_sum_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.496    11.499    AM_BP_sec_1/clk_out1
    SLICE_X59Y106        FDRE                                         r  AM_BP_sec_1/x_sum_reg[61]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.173    11.325    
    SLICE_X59Y106        FDRE (Setup_fdre_C_R)       -0.429    10.896    AM_BP_sec_1/x_sum_reg[61]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_sum_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 0.580ns (9.214%)  route 5.715ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.478    11.531    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X59Y106        FDRE                                         r  AM_BP_sec_1/x_sum_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.496    11.499    AM_BP_sec_1/clk_out1
    SLICE_X59Y106        FDRE                                         r  AM_BP_sec_1/x_sum_reg[62]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.173    11.325    
    SLICE_X59Y106        FDRE (Setup_fdre_C_R)       -0.429    10.896    AM_BP_sec_1/x_sum_reg[62]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.635ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_sum_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 0.580ns (9.214%)  route 5.715ns (90.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.478    11.531    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X59Y106        FDRE                                         r  AM_BP_sec_1/x_sum_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.496    11.499    AM_BP_sec_1/clk_out1
    SLICE_X59Y106        FDRE                                         r  AM_BP_sec_1/x_sum_reg[63]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.173    11.325    
    SLICE_X59Y106        FDRE (Setup_fdre_C_R)       -0.429    10.896    AM_BP_sec_1/x_sum_reg[63]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_sum_reg[96]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 0.580ns (9.307%)  route 5.652ns (90.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.416    11.469    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X59Y115        FDRE                                         r  AM_BP_sec_1/x_sum_reg[96]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.490    11.493    AM_BP_sec_1/clk_out1
    SLICE_X59Y115        FDRE                                         r  AM_BP_sec_1/x_sum_reg[96]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.173    11.319    
    SLICE_X59Y115        FDRE (Setup_fdre_C_R)       -0.429    10.890    AM_BP_sec_1/x_sum_reg[96]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_sum_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 0.580ns (9.307%)  route 5.652ns (90.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.416    11.469    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X59Y115        FDRE                                         r  AM_BP_sec_1/x_sum_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.490    11.493    AM_BP_sec_1/clk_out1
    SLICE_X59Y115        FDRE                                         r  AM_BP_sec_1/x_sum_reg[97]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.173    11.319    
    SLICE_X59Y115        FDRE (Setup_fdre_C_R)       -0.429    10.890    AM_BP_sec_1/x_sum_reg[97]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_sum_reg[98]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 0.580ns (9.307%)  route 5.652ns (90.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.416    11.469    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X59Y115        FDRE                                         r  AM_BP_sec_1/x_sum_reg[98]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.490    11.493    AM_BP_sec_1/clk_out1
    SLICE_X59Y115        FDRE                                         r  AM_BP_sec_1/x_sum_reg[98]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.173    11.319    
    SLICE_X59Y115        FDRE (Setup_fdre_C_R)       -0.429    10.890    AM_BP_sec_1/x_sum_reg[98]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_sum_reg[99]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 0.580ns (9.307%)  route 5.652ns (90.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.237    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          2.236     7.929    AD9220/ADC_data_valid
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  AD9220/x_sum[0]_i_1/O
                         net (fo=202, routed)         3.416    11.469    AM_BP_sec_1/y_sum_reg[0]_0
    SLICE_X59Y115        FDRE                                         r  AM_BP_sec_1/x_sum_reg[99]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.490    11.493    AM_BP_sec_1/clk_out1
    SLICE_X59Y115        FDRE                                         r  AM_BP_sec_1/x_sum_reg[99]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.173    11.319    
    SLICE_X59Y115        FDRE (Setup_fdre_C_R)       -0.429    10.890    AM_BP_sec_1/x_sum_reg[99]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                 -0.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/sum_values_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.192ns (23.817%)  route 0.614ns (76.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.614     2.241    AM_BP_sec_1/ADC_data_valid
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.051     2.292 r  AM_BP_sec_1/sum_values_i_1/O
                         net (fo=1, routed)           0.000     2.292    AM_BP_sec_1/sum_values_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  AM_BP_sec_1/sum_values_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.836     0.838    AM_BP_sec_1/clk_out1
    SLICE_X44Y95         FDRE                                         r  AM_BP_sec_1/sum_values_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.173     1.011    
    SLICE_X44Y95         FDRE (Hold_fdre_C_D)         0.107     1.118    AM_BP_sec_1/sum_values_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/filt_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.246%)  route 0.614ns (76.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.614     2.241    AM_BP_sec_1/ADC_data_valid
    SLICE_X44Y95         LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  AM_BP_sec_1/filt_valid_i_1/O
                         net (fo=1, routed)           0.000     2.286    AM_BP_sec_1/filt_valid_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  AM_BP_sec_1/filt_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.836     0.838    AM_BP_sec_1/clk_out1
    SLICE_X44Y95         FDRE                                         r  AM_BP_sec_1/filt_valid_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.173     1.011    
    SLICE_X44Y95         FDRE (Hold_fdre_C_D)         0.092     1.103    AM_BP_sec_1/filt_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[0][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.479%)  route 0.544ns (74.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.383     2.010    AM_BP_sec_1/ADC_data_valid
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  AM_BP_sec_1/x[0][23]_i_1/O
                         net (fo=24, routed)          0.161     2.216    AM_BP_sec_1/x[0][23]_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  AM_BP_sec_1/x_reg[0][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.836     0.838    AM_BP_sec_1/clk_out1
    SLICE_X38Y88         FDRE                                         r  AM_BP_sec_1/x_reg[0][16]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.173     1.011    
    SLICE_X38Y88         FDRE (Hold_fdre_C_CE)       -0.016     0.995    AM_BP_sec_1/x_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[0][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.479%)  route 0.544ns (74.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.383     2.010    AM_BP_sec_1/ADC_data_valid
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  AM_BP_sec_1/x[0][23]_i_1/O
                         net (fo=24, routed)          0.161     2.216    AM_BP_sec_1/x[0][23]_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  AM_BP_sec_1/x_reg[0][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.836     0.838    AM_BP_sec_1/clk_out1
    SLICE_X38Y88         FDRE                                         r  AM_BP_sec_1/x_reg[0][18]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.173     1.011    
    SLICE_X38Y88         FDRE (Hold_fdre_C_CE)       -0.016     0.995    AM_BP_sec_1/x_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.235%)  route 0.523ns (73.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.383     2.010    AM_BP_sec_1/ADC_data_valid
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  AM_BP_sec_1/x[1][23]_i_1/O
                         net (fo=24, routed)          0.140     2.195    AM_BP_sec_1/x[1][23]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  AM_BP_sec_1/x_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.835     0.837    AM_BP_sec_1/clk_out1
    SLICE_X37Y87         FDRE                                         r  AM_BP_sec_1/x_reg[1][11]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X37Y87         FDRE (Hold_fdre_C_CE)       -0.039     0.971    AM_BP_sec_1/x_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[1][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.235%)  route 0.523ns (73.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.383     2.010    AM_BP_sec_1/ADC_data_valid
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  AM_BP_sec_1/x[1][23]_i_1/O
                         net (fo=24, routed)          0.140     2.195    AM_BP_sec_1/x[1][23]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  AM_BP_sec_1/x_reg[1][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.835     0.837    AM_BP_sec_1/clk_out1
    SLICE_X37Y87         FDRE                                         r  AM_BP_sec_1/x_reg[1][16]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X37Y87         FDRE (Hold_fdre_C_CE)       -0.039     0.971    AM_BP_sec_1/x_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.729%)  route 0.566ns (75.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.383     2.010    AM_BP_sec_1/ADC_data_valid
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  AM_BP_sec_1/x[1][23]_i_1/O
                         net (fo=24, routed)          0.183     2.238    AM_BP_sec_1/x[1][23]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  AM_BP_sec_1/x_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.834     0.836    AM_BP_sec_1/clk_out1
    SLICE_X42Y88         FDRE                                         r  AM_BP_sec_1/x_reg[1][12]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X42Y88         FDRE (Hold_fdre_C_CE)       -0.016     0.993    AM_BP_sec_1/x_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.729%)  route 0.566ns (75.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.383     2.010    AM_BP_sec_1/ADC_data_valid
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  AM_BP_sec_1/x[1][23]_i_1/O
                         net (fo=24, routed)          0.183     2.238    AM_BP_sec_1/x[1][23]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  AM_BP_sec_1/x_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.834     0.836    AM_BP_sec_1/clk_out1
    SLICE_X42Y88         FDRE                                         r  AM_BP_sec_1/x_reg[1][13]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X42Y88         FDRE (Hold_fdre_C_CE)       -0.016     0.993    AM_BP_sec_1/x_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[1][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.729%)  route 0.566ns (75.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.383     2.010    AM_BP_sec_1/ADC_data_valid
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  AM_BP_sec_1/x[1][23]_i_1/O
                         net (fo=24, routed)          0.183     2.238    AM_BP_sec_1/x[1][23]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  AM_BP_sec_1/x_reg[1][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.834     0.836    AM_BP_sec_1/clk_out1
    SLICE_X42Y88         FDRE                                         r  AM_BP_sec_1/x_reg[1][17]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X42Y88         FDRE (Hold_fdre_C_CE)       -0.016     0.993    AM_BP_sec_1/x_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/x_reg[1][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.729%)  route 0.566ns (75.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.567     1.486    AD9220/clk_100mhz
    SLICE_X31Y84         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AD9220/ADC_data_valid_reg/Q
                         net (fo=25, routed)          0.383     2.010    AM_BP_sec_1/ADC_data_valid
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.045     2.055 r  AM_BP_sec_1/x[1][23]_i_1/O
                         net (fo=24, routed)          0.183     2.238    AM_BP_sec_1/x[1][23]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  AM_BP_sec_1/x_reg[1][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.834     0.836    AM_BP_sec_1/clk_out1
    SLICE_X42Y88         FDRE                                         r  AM_BP_sec_1/x_reg[1][18]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X42Y88         FDRE (Hold_fdre_C_CE)       -0.016     0.993    AM_BP_sec_1/x_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  1.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          395  Failing Endpoints,  Worst Slack       -6.626ns,  Total Violation    -2272.657ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.626ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.726ns  (logic 1.994ns (29.645%)  route 4.732ns (70.355%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 32.292 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    37.827    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    37.951 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    38.448    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    32.292    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism             -0.101    32.190    
                         clock uncertainty           -0.199    31.991    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    31.822    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                         31.822    
                         arrival time                         -38.448    
  -------------------------------------------------------------------
                         slack                                 -6.626    

Slack (VIOLATED) :        -6.626ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.726ns  (logic 1.994ns (29.645%)  route 4.732ns (70.355%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 32.292 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    37.827    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    37.951 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    38.448    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    32.292    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism             -0.101    32.190    
                         clock uncertainty           -0.199    31.991    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    31.822    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         31.822    
                         arrival time                         -38.448    
  -------------------------------------------------------------------
                         slack                                 -6.626    

Slack (VIOLATED) :        -6.626ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.726ns  (logic 1.994ns (29.645%)  route 4.732ns (70.355%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 32.292 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    37.827    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    37.951 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    38.448    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    32.292    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism             -0.101    32.190    
                         clock uncertainty           -0.199    31.991    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    31.822    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         31.822    
                         arrival time                         -38.448    
  -------------------------------------------------------------------
                         slack                                 -6.626    

Slack (VIOLATED) :        -6.527ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.593ns  (logic 1.994ns (30.243%)  route 4.599ns (69.757%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 32.294 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    37.827    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    37.951 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    38.315    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    32.294    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism             -0.101    32.192    
                         clock uncertainty           -0.199    31.993    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    31.788    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         31.788    
                         arrival time                         -38.315    
  -------------------------------------------------------------------
                         slack                                 -6.527    

Slack (VIOLATED) :        -6.527ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.593ns  (logic 1.994ns (30.243%)  route 4.599ns (69.757%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 32.294 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    37.827    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    37.951 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    38.315    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    32.294    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism             -0.101    32.192    
                         clock uncertainty           -0.199    31.993    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    31.788    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                         31.788    
                         arrival time                         -38.315    
  -------------------------------------------------------------------
                         slack                                 -6.527    

Slack (VIOLATED) :        -6.527ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.593ns  (logic 1.994ns (30.243%)  route 4.599ns (69.757%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 32.294 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    37.827    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    37.951 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    38.315    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    32.294    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism             -0.101    32.192    
                         clock uncertainty           -0.199    31.993    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    31.788    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         31.788    
                         arrival time                         -38.315    
  -------------------------------------------------------------------
                         slack                                 -6.527    

Slack (VIOLATED) :        -6.527ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.593ns  (logic 1.994ns (30.243%)  route 4.599ns (69.757%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 32.294 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    37.827    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    37.951 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    38.315    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    32.294    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism             -0.101    32.192    
                         clock uncertainty           -0.199    31.993    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    31.788    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         31.788    
                         arrival time                         -38.315    
  -------------------------------------------------------------------
                         slack                                 -6.527    

Slack (VIOLATED) :        -6.517ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.580ns  (logic 1.994ns (30.305%)  route 4.586ns (69.695%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 32.290 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.605    37.824    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124    37.948 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.354    38.301    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.517    32.290    my_buffer/clk_out2
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[0]/C
                         clock pessimism             -0.101    32.188    
                         clock uncertainty           -0.199    31.989    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.205    31.784    my_buffer/frame2_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         31.784    
                         arrival time                         -38.301    
  -------------------------------------------------------------------
                         slack                                 -6.517    

Slack (VIOLATED) :        -6.517ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.580ns  (logic 1.994ns (30.305%)  route 4.586ns (69.695%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 32.290 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.605    37.824    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124    37.948 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.354    38.301    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.517    32.290    my_buffer/clk_out2
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism             -0.101    32.188    
                         clock uncertainty           -0.199    31.989    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.205    31.784    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         31.784    
                         arrival time                         -38.301    
  -------------------------------------------------------------------
                         slack                                 -6.517    

Slack (VIOLATED) :        -6.517ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.580ns  (logic 1.994ns (30.305%)  route 4.586ns (69.695%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 32.290 - 30.769 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 31.721 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        1.719    31.721    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456    32.177 r  uut/audio_HP_sec_1/filt_out_reg[21]/Q
                         net (fo=2, routed)           1.072    33.250    uut/audio_HP_sec_1/filt_out[21]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.124    33.374 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.913    34.287    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.124    34.411 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79/O
                         net (fo=1, routed)           0.785    35.196    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_79_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.594 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.594    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.865 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.594    36.458    my_buffer/write_frame2_i_4_2[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.373    36.831 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.263    37.094    my_buffer/FSM_sequential_state[3]_i_14_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124    37.218 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.605    37.824    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124    37.948 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.354    38.301    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.517    32.290    my_buffer/clk_out2
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
                         clock pessimism             -0.101    32.188    
                         clock uncertainty           -0.199    31.989    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.205    31.784    my_buffer/frame2_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         31.784    
                         arrival time                         -38.301    
  -------------------------------------------------------------------
                         slack                                 -6.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.276ns (32.040%)  route 0.585ns (67.960%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.597     0.599    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y86          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  uut/audio_HP_sec_1/filt_out_reg[14]/Q
                         net (fo=3, routed)           0.179     0.918    uut/audio_HP_sec_1/filt_out[14]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.963 r  uut/audio_HP_sec_1/past_signal[7]_i_3/O
                         net (fo=6, routed)           0.141     1.104    uut/audio_HP_sec_1/past_signal[7]_i_3_n_0
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.045     1.149 r  uut/audio_HP_sec_1/past_signal[5]_i_2/O
                         net (fo=9, routed)           0.266     1.415    uut/audio_HP_sec_1/filt_out_reg[8]_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.460 r  uut/audio_HP_sec_1/past_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.460    my_buffer/past_signal_reg[5]_1
    SLICE_X2Y83          FDRE                                         r  my_buffer/past_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.868     0.870    my_buffer/clk_out2
    SLICE_X2Y83          FDRE                                         r  my_buffer/past_signal_reg[5]/C
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.199     1.125    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.246    my_buffer/past_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.276ns (29.960%)  route 0.645ns (70.040%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.599     0.601    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y89          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.742 r  uut/audio_HP_sec_1/filt_out_reg[26]/Q
                         net (fo=1, routed)           0.176     0.917    uut/audio_HP_sec_1/filt_out[26]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.962 r  uut/audio_HP_sec_1/past_signal[9]_i_4/O
                         net (fo=3, routed)           0.187     1.150    uut/audio_HP_sec_1/past_signal[9]_i_4_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.195 r  uut/audio_HP_sec_1/past_signal[9]_i_2/O
                         net (fo=9, routed)           0.282     1.477    my_buffer/DAC_audio_in[3]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.522 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     1.522    my_buffer/data_to_frame20_in[9]
    SLICE_X6Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.871     0.873    my_buffer/clk_out2
    SLICE_X6Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.056     0.928    
                         clock uncertainty            0.199     1.128    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.121     1.249    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.276ns (30.306%)  route 0.635ns (69.694%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.597     0.599    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y84          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  uut/audio_HP_sec_1/filt_out_reg[6]/Q
                         net (fo=1, routed)           0.140     0.880    uut/audio_HP_sec_1/filt_out[6]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.045     0.925 r  uut/audio_HP_sec_1/past_signal[3]_i_3/O
                         net (fo=3, routed)           0.162     1.087    uut/audio_HP_sec_1/past_signal[3]_i_3_n_0
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  uut/audio_HP_sec_1/past_signal[3]_i_2/O
                         net (fo=9, routed)           0.333     1.464    uut/audio_HP_sec_1/filt_out_reg[6]_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.045     1.509 r  uut/audio_HP_sec_1/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.509    my_buffer/past_signal_reg[3]_1
    SLICE_X1Y82          FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.867     0.869    my_buffer/clk_out2
    SLICE_X1Y82          FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.056     0.924    
                         clock uncertainty            0.199     1.124    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.092     1.216    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.276ns (29.315%)  route 0.665ns (70.685%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.599     0.601    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y89          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.742 r  uut/audio_HP_sec_1/filt_out_reg[26]/Q
                         net (fo=1, routed)           0.176     0.917    uut/audio_HP_sec_1/filt_out[26]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.962 r  uut/audio_HP_sec_1/past_signal[9]_i_4/O
                         net (fo=3, routed)           0.187     1.150    uut/audio_HP_sec_1/past_signal[9]_i_4_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.195 r  uut/audio_HP_sec_1/past_signal[9]_i_2/O
                         net (fo=9, routed)           0.302     1.497    uut/audio_HP_sec_1/filt_out_reg[12]_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I0_O)        0.045     1.542 r  uut/audio_HP_sec_1/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     1.542    my_buffer/past_signal_reg[9]_1
    SLICE_X1Y85          FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.870     0.872    my_buffer/clk_out2
    SLICE_X1Y85          FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.056     0.927    
                         clock uncertainty            0.199     1.127    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092     1.219    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.276ns (28.146%)  route 0.705ns (71.854%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.597     0.599    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y86          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  uut/audio_HP_sec_1/filt_out_reg[14]/Q
                         net (fo=3, routed)           0.179     0.918    uut/audio_HP_sec_1/filt_out[14]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.963 r  uut/audio_HP_sec_1/past_signal[7]_i_3/O
                         net (fo=6, routed)           0.227     1.190    uut/audio_HP_sec_1/past_signal[7]_i_3_n_0
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.045     1.235 r  uut/audio_HP_sec_1/past_signal[7]_i_2/O
                         net (fo=9, routed)           0.299     1.534    my_buffer/DAC_audio_in[2]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.579 r  my_buffer/data_to_frame2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.579    my_buffer/data_to_frame20_in[7]
    SLICE_X6Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.871     0.873    my_buffer/clk_out2
    SLICE_X6Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[7]/C
                         clock pessimism              0.056     0.928    
                         clock uncertainty            0.199     1.128    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.121     1.249    my_buffer/data_to_frame2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.276ns (28.190%)  route 0.703ns (71.810%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.599     0.601    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y88          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.742 r  uut/audio_HP_sec_1/filt_out_reg[23]/Q
                         net (fo=2, routed)           0.173     0.914    uut/audio_HP_sec_1/filt_out[23]
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.959 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_12/O
                         net (fo=10, routed)          0.227     1.187    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_12_n_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.232 r  uut/audio_HP_sec_1/past_signal[8]_i_2/O
                         net (fo=7, routed)           0.303     1.535    uut/audio_HP_sec_1/sample_offset_reg[8]
    SLICE_X7Y82          LUT3 (Prop_lut3_I0_O)        0.045     1.580 r  uut/audio_HP_sec_1/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     1.580    my_buffer/past_signal_reg[8]_1
    SLICE_X7Y82          FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.864     0.866    my_buffer/clk_out2
    SLICE_X7Y82          FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.056     0.921    
                         clock uncertainty            0.199     1.121    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.092     1.213    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.276ns (27.645%)  route 0.722ns (72.355%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.597     0.599    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y86          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  uut/audio_HP_sec_1/filt_out_reg[14]/Q
                         net (fo=3, routed)           0.179     0.918    uut/audio_HP_sec_1/filt_out[14]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.963 r  uut/audio_HP_sec_1/past_signal[7]_i_3/O
                         net (fo=6, routed)           0.141     1.104    uut/audio_HP_sec_1/past_signal[7]_i_3_n_0
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.045     1.149 r  uut/audio_HP_sec_1/past_signal[5]_i_2/O
                         net (fo=9, routed)           0.403     1.552    my_buffer/DAC_audio_in[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.597 r  my_buffer/data_to_frame2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.597    my_buffer/data_to_frame20_in[5]
    SLICE_X7Y90          FDRE                                         r  my_buffer/data_to_frame2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.871     0.873    my_buffer/clk_out2
    SLICE_X7Y90          FDRE                                         r  my_buffer/data_to_frame2_reg[5]/C
                         clock pessimism              0.056     0.928    
                         clock uncertainty            0.199     1.128    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.091     1.219    my_buffer/data_to_frame2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.276ns (26.272%)  route 0.775ns (73.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.597     0.599    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y84          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  uut/audio_HP_sec_1/filt_out_reg[6]/Q
                         net (fo=1, routed)           0.140     0.880    uut/audio_HP_sec_1/filt_out[6]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.045     0.925 r  uut/audio_HP_sec_1/past_signal[3]_i_3/O
                         net (fo=3, routed)           0.162     1.087    uut/audio_HP_sec_1/past_signal[3]_i_3_n_0
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  uut/audio_HP_sec_1/past_signal[3]_i_2/O
                         net (fo=9, routed)           0.473     1.604    my_buffer/DAC_audio_in[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.649 r  my_buffer/data_to_frame2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.649    my_buffer/data_to_frame20_in[3]
    SLICE_X2Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.874     0.876    my_buffer/clk_out2
    SLICE_X2Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/C
                         clock pessimism              0.056     0.931    
                         clock uncertainty            0.199     1.131    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     1.252    my_buffer/data_to_frame2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.279ns (25.511%)  route 0.815ns (74.489%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.597     0.599    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y86          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  uut/audio_HP_sec_1/filt_out_reg[15]/Q
                         net (fo=3, routed)           0.209     0.949    uut/audio_HP_sec_1/filt_out[15]
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.994 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_11/O
                         net (fo=5, routed)           0.277     1.270    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_11_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.315 r  uut/audio_HP_sec_1/past_signal[10]_i_2/O
                         net (fo=7, routed)           0.329     1.644    uut/audio_HP_sec_1/signal_to_display[0]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.048     1.692 r  uut/audio_HP_sec_1/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     1.692    my_buffer/past_signal_reg[10]_1
    SLICE_X6Y85          FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.867     0.869    my_buffer/clk_out2
    SLICE_X6Y85          FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.056     0.924    
                         clock uncertainty            0.199     1.124    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.131     1.255    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.276ns (25.758%)  route 0.796ns (74.242%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=5354, routed)        0.597     0.599    uut/audio_HP_sec_1/clk_out1
    SLICE_X4Y85          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  uut/audio_HP_sec_1/filt_out_reg[9]/Q
                         net (fo=1, routed)           0.137     0.877    uut/audio_HP_sec_1/filt_out[9]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.922 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.248     1.169    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.214 r  uut/audio_HP_sec_1/past_signal[6]_i_2/O
                         net (fo=7, routed)           0.411     1.625    my_buffer/signal_to_display[1]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.045     1.670 r  my_buffer/data_to_frame2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.670    my_buffer/data_to_frame20_in[6]
    SLICE_X4Y90          FDRE                                         r  my_buffer/data_to_frame2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.871     0.873    my_buffer/clk_out2
    SLICE_X4Y90          FDRE                                         r  my_buffer/data_to_frame2_reg[6]/C
                         clock pessimism              0.056     0.928    
                         clock uncertainty            0.199     1.128    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     1.220    my_buffer/data_to_frame2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :          399  Failing Endpoints,  Worst Slack       -8.806ns,  Total Violation    -3051.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.806ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.429ns  (logic 1.956ns (36.027%)  route 3.473ns (63.973%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 32.292 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    40.129    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    40.253 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    40.750    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    32.292    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.000    32.292    
                         clock uncertainty           -0.179    32.113    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    31.944    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                         31.944    
                         arrival time                         -40.750    
  -------------------------------------------------------------------
                         slack                                 -8.806    

Slack (VIOLATED) :        -8.806ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.429ns  (logic 1.956ns (36.027%)  route 3.473ns (63.973%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 32.292 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    40.129    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    40.253 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    40.750    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    32.292    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.000    32.292    
                         clock uncertainty           -0.179    32.113    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    31.944    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         31.944    
                         arrival time                         -40.750    
  -------------------------------------------------------------------
                         slack                                 -8.806    

Slack (VIOLATED) :        -8.806ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.429ns  (logic 1.956ns (36.027%)  route 3.473ns (63.973%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 32.292 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    40.129    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    40.253 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.497    40.750    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.519    32.292    my_buffer/clk_out2
    SLICE_X8Y89          FDRE                                         r  my_buffer/data_to_frame1_reg[7]/C
                         clock pessimism              0.000    32.292    
                         clock uncertainty           -0.179    32.113    
    SLICE_X8Y89          FDRE (Setup_fdre_C_CE)      -0.169    31.944    my_buffer/data_to_frame1_reg[7]
  -------------------------------------------------------------------
                         required time                         31.944    
                         arrival time                         -40.750    
  -------------------------------------------------------------------
                         slack                                 -8.806    

Slack (VIOLATED) :        -8.707ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.296ns  (logic 1.956ns (36.932%)  route 3.340ns (63.068%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 32.294 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    40.129    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    40.253 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    40.617    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    32.294    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.000    32.294    
                         clock uncertainty           -0.179    32.115    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    31.910    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                 -8.707    

Slack (VIOLATED) :        -8.707ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.296ns  (logic 1.956ns (36.932%)  route 3.340ns (63.068%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 32.294 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    40.129    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    40.253 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    40.617    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    32.294    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.000    32.294    
                         clock uncertainty           -0.179    32.115    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    31.910    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                 -8.707    

Slack (VIOLATED) :        -8.707ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.296ns  (logic 1.956ns (36.932%)  route 3.340ns (63.068%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 32.294 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    40.129    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    40.253 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    40.617    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    32.294    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.000    32.294    
                         clock uncertainty           -0.179    32.115    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    31.910    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                 -8.707    

Slack (VIOLATED) :        -8.707ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.296ns  (logic 1.956ns (36.932%)  route 3.340ns (63.068%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 32.294 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608    40.129    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    40.253 r  my_buffer/data_to_frame1[11]_i_1/O
                         net (fo=12, routed)          0.364    40.617    my_buffer/data_to_frame1[11]_i_1_n_0
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.521    32.294    my_buffer/clk_out2
    SLICE_X11Y88         FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.000    32.294    
                         clock uncertainty           -0.179    32.115    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    31.910    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                 -8.707    

Slack (VIOLATED) :        -8.698ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.283ns  (logic 1.956ns (37.026%)  route 3.327ns (62.974%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 32.290 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.605    40.126    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124    40.250 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.354    40.604    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.517    32.290    my_buffer/clk_out2
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[0]/C
                         clock pessimism              0.000    32.290    
                         clock uncertainty           -0.179    32.111    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.205    31.906    my_buffer/frame2_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         31.906    
                         arrival time                         -40.604    
  -------------------------------------------------------------------
                         slack                                 -8.698    

Slack (VIOLATED) :        -8.698ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.283ns  (logic 1.956ns (37.026%)  route 3.327ns (62.974%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 32.290 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.605    40.126    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124    40.250 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.354    40.604    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.517    32.290    my_buffer/clk_out2
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism              0.000    32.290    
                         clock uncertainty           -0.179    32.111    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.205    31.906    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         31.906    
                         arrival time                         -40.604    
  -------------------------------------------------------------------
                         slack                                 -8.698    

Slack (VIOLATED) :        -8.698ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.283ns  (logic 1.956ns (37.026%)  route 3.327ns (62.974%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 32.290 - 30.769 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718    35.321    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.626    36.403    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124    36.527 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_194/O
                         net (fo=1, routed)           0.322    36.849    AD9220/DI[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    37.234 r  AD9220/FSM_sequential_state_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    37.234    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_44[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.547 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_45/O[3]
                         net (fo=1, routed)           0.737    38.284    my_buffer/O[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.306    38.590 r  my_buffer/FSM_sequential_state[3]_i_44/O
                         net (fo=1, routed)           0.171    38.761    my_buffer/FSM_sequential_state[3]_i_44_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    38.885 f  my_buffer/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.512    39.397    my_buffer/FSM_sequential_state[3]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    39.521 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.605    40.126    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X8Y88          LUT4 (Prop_lut4_I2_O)        0.124    40.250 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.354    40.604    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         1.517    32.290    my_buffer/clk_out2
    SLICE_X9Y87          FDRE                                         r  my_buffer/frame2_addr_reg[5]/C
                         clock pessimism              0.000    32.290    
                         clock uncertainty           -0.179    32.111    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.205    31.906    my_buffer/frame2_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         31.906    
                         arrival time                         -40.604    
  -------------------------------------------------------------------
                         slack                                 -8.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.894%)  route 0.179ns (49.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.518    AD9220/clk_100mhz
    SLICE_X1Y83          FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.179     1.839    uut/audio_HP_sec_1/sample_offset[2]
    SLICE_X2Y83          LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  uut/audio_HP_sec_1/past_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.884    my_buffer/past_signal_reg[5]_1
    SLICE_X2Y83          FDRE                                         r  my_buffer/past_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.868     0.870    my_buffer/clk_out2
    SLICE_X2Y83          FDRE                                         r  my_buffer/past_signal_reg[5]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.179     1.048    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.169    my_buffer/past_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.059%)  route 0.209ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.209     1.870    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X1Y82          LUT5 (Prop_lut5_I2_O)        0.045     1.915 r  uut/audio_HP_sec_1/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.915    my_buffer/past_signal_reg[3]_1
    SLICE_X1Y82          FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.867     0.869    my_buffer/clk_out2
    SLICE_X1Y82          FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.179     1.047    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.092     1.139    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.819%)  route 0.229ns (55.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    AD9220/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.229     1.889    AD9220/sample_offset[11]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.045     1.934 r  AD9220/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     1.934    my_buffer/past_signal_reg[11]_2
    SLICE_X1Y85          FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.870     0.872    my_buffer/clk_out2
    SLICE_X1Y85          FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.179     1.050    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.091     1.141    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.455%)  route 0.339ns (64.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=9, routed)           0.339     1.999    my_buffer/sample_offset[3]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.045     2.044 r  my_buffer/data_to_frame2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.044    my_buffer/data_to_frame20_in[3]
    SLICE_X2Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.874     0.876    my_buffer/clk_out2
    SLICE_X2Y91          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.179     1.054    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     1.175    my_buffer/data_to_frame2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.554%)  route 0.319ns (60.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    AD9220/clk_100mhz
    SLICE_X2Y84          FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=9, routed)           0.319     2.003    AD9220/sample_offset[2]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.045     2.048 r  AD9220/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     2.048    my_buffer/past_signal_reg[2]_1
    SLICE_X5Y84          FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.866     0.868    my_buffer/clk_out2
    SLICE_X5Y84          FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.179     1.046    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.091     1.137    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.185ns (30.314%)  route 0.425ns (69.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.518    AD9220/clk_100mhz
    SLICE_X1Y83          FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=9, routed)           0.425     2.085    AD9220/sample_offset[0]
    SLICE_X6Y85          LUT4 (Prop_lut4_I0_O)        0.044     2.129 r  AD9220/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     2.129    my_buffer/past_signal_reg[0]_1
    SLICE_X6Y85          FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.867     0.869    my_buffer/clk_out2
    SLICE_X6Y85          FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.179     1.047    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.131     1.178    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.292%)  route 0.408ns (68.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    AD9220/clk_100mhz
    SLICE_X1Y86          FDRE                                         r  AD9220/sample_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  AD9220/sample_offset_reg[9]/Q
                         net (fo=9, routed)           0.408     2.069    uut/audio_HP_sec_1/sample_offset[6]
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.045     2.114 r  uut/audio_HP_sec_1/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     2.114    my_buffer/past_signal_reg[9]_1
    SLICE_X1Y85          FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.870     0.872    my_buffer/clk_out2
    SLICE_X1Y85          FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.179     1.050    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092     1.142    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.772%)  route 0.460ns (71.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    AD9220/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=9, routed)           0.460     2.121    my_buffer/sample_offset[7]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.045     2.166 r  my_buffer/data_to_frame2[11]_i_2/O
                         net (fo=1, routed)           0.000     2.166    my_buffer/data_to_frame20_in[11]
    SLICE_X4Y90          FDRE                                         r  my_buffer/data_to_frame2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.871     0.873    my_buffer/clk_out2
    SLICE_X4Y90          FDRE                                         r  my_buffer/data_to_frame2_reg[11]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.179     1.051    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     1.143    my_buffer/data_to_frame2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.234ns (33.631%)  route 0.462ns (66.369%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    AD9220/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=3, routed)           0.133     1.793    uut/audio_HP_sec_1/sample_offset[7]
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  uut/audio_HP_sec_1/past_signal[10]_i_2/O
                         net (fo=7, routed)           0.329     2.167    uut/audio_HP_sec_1/signal_to_display[0]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.048     2.215 r  uut/audio_HP_sec_1/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     2.215    my_buffer/past_signal_reg[10]_1
    SLICE_X6Y85          FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.867     0.869    my_buffer/clk_out2
    SLICE_X6Y85          FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.179     1.047    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.131     1.178    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.840%)  route 0.482ns (72.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    AD9220/clk_100mhz
    SLICE_X0Y85          FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.482     2.142    uut/audio_HP_sec_1/sample_offset[4]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.045     2.187 r  uut/audio_HP_sec_1/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     2.187    my_buffer/past_signal_reg[7]_2
    SLICE_X10Y83         FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=501, routed)         0.837     0.839    my_buffer/clk_out2
    SLICE_X10Y83         FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.179     1.017    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.121     1.138    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  1.049    





