
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v
# synth_design -part xc7z020clg484-3 -top mul -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mul -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 233534 
WARNING: [Synth 8-2306] macro FUNC_BLTZ redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:76]
WARNING: [Synth 8-2306] macro FUNC_BGEZ redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:77]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.035 ; gain = 35.395 ; free physical = 245175 ; free virtual = 313714
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:94]
INFO: [Synth 8-6157] synthesizing module 'dummy_mult' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:185]
INFO: [Synth 8-6155] done synthesizing module 'dummy_mult' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:185]
WARNING: [Synth 8-689] width (33) of port connection 'opB_mux_out' does not match port width (32) of module 'dummy_mult' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:147]
INFO: [Synth 8-6157] synthesizing module 'onecyclestall' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:212]
INFO: [Synth 8-6155] done synthesizing module 'onecyclestall' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:212]
INFO: [Synth 8-6155] done synthesizing module 'mul' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:94]
WARNING: [Synth 8-3917] design mul has port shift_result[31] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[30] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[29] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[28] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[27] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[26] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[25] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[24] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[23] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[22] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[21] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[20] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[19] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[18] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[17] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[16] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[15] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[14] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[13] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[12] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[11] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[10] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[9] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[31] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[30] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[29] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[28] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[27] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[26] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[25] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[24] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[23] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[22] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[21] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[20] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[19] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[18] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[17] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[16] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[15] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[14] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[13] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[12] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[11] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[10] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[9] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[8] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[31] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[30] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[29] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[28] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[27] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[26] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[25] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[24] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[23] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[22] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[21] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[20] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[19] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[18] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[17] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[16] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[15] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[14] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[13] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[12] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[11] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[10] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[9] driven by constant 0
WARNING: [Synth 8-3917] design mul has port hi[8] driven by constant 0
WARNING: [Synth 8-3331] design mul has unconnected port op[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.176 ; gain = 64.535 ; free physical = 245187 ; free virtual = 313722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.176 ; gain = 64.535 ; free physical = 245184 ; free virtual = 313719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.172 ; gain = 72.531 ; free physical = 245182 ; free virtual = 313717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.176 ; gain = 80.535 ; free physical = 245178 ; free virtual = 313713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mul 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dummy_mult 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module onecyclestall 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v:208]
DSP Report: Generating DSP fake_mult_one/result0, operation Mode is: A*B.
DSP Report: operator fake_mult_one/result0 is absorbed into DSP fake_mult_one/result0.
DSP Report: operator fake_mult_one/result0 is absorbed into DSP fake_mult_one/result0.
DSP Report: Generating DSP fake_mult_one/result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register fake_mult_one/result_reg is absorbed into DSP fake_mult_one/result_reg.
DSP Report: operator fake_mult_one/result0 is absorbed into DSP fake_mult_one/result_reg.
DSP Report: operator fake_mult_one/result0 is absorbed into DSP fake_mult_one/result_reg.
DSP Report: Generating DSP fake_mult_one/result0, operation Mode is: A*B.
DSP Report: operator fake_mult_one/result0 is absorbed into DSP fake_mult_one/result0.
DSP Report: operator fake_mult_one/result0 is absorbed into DSP fake_mult_one/result0.
DSP Report: Generating DSP fake_mult_one/result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register fake_mult_one/result_reg is absorbed into DSP fake_mult_one/result_reg.
DSP Report: operator fake_mult_one/result0 is absorbed into DSP fake_mult_one/result_reg.
DSP Report: operator fake_mult_one/result0 is absorbed into DSP fake_mult_one/result_reg.
WARNING: [Synth 8-3917] design mul has port shift_result[31] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[30] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[29] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[28] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[27] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[26] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[25] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[24] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[23] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[22] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[21] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[20] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[19] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[18] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[17] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[16] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[15] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[14] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[13] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[12] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[11] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[10] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[9] driven by constant 0
WARNING: [Synth 8-3917] design mul has port shift_result[8] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[31] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[30] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[29] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[28] driven by constant 0
WARNING: [Synth 8-3917] design mul has port lo[27] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design mul has unconnected port op[1]
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[47]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[46]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[45]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[44]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[43]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[42]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[41]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[40]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[39]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[38]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[37]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[36]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[35]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[34]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[33]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[32]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[31]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[30]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[29]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[28]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[27]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[26]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[25]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[24]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[23]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[22]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[21]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[20]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[19]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[18]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[17]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[16]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[15]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[14]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[13]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[12]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[11]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[10]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[9]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[8]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[7]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[6]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[5]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[4]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[3]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[2]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[47]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[46]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[45]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[44]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[43]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[42]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[41]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[40]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[39]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[38]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[37]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[36]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[35]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[34]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[33]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[32]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[31]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[30]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[29]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[28]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[27]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[26]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[25]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[24]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[23]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[22]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[21]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[20]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[19]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[18]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[17]__0) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (fake_mult_one/result_reg[16]__0) is unused and will be removed from module mul.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247227 ; free virtual = 315760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247219 ; free virtual = 315752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247214 ; free virtual = 315747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247190 ; free virtual = 315724
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247189 ; free virtual = 315723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247188 ; free virtual = 315722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247193 ; free virtual = 315727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247196 ; free virtual = 315729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247202 ; free virtual = 315736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT3    |     8|
|3     |LUT4    |     1|
|4     |LUT5    |     2|
|5     |LUT6    |     1|
|6     |FDRE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |    14|
|2     |  fake_mult_one |dummy_mult    |     9|
|3     |  staller       |onecyclestall |     4|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247204 ; free virtual = 315738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 228 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247204 ; free virtual = 315737
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.188 ; gain = 225.547 ; free physical = 247212 ; free virtual = 315745
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.344 ; gain = 0.000 ; free physical = 247056 ; free virtual = 315589
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1844.344 ; gain = 368.801 ; free physical = 247109 ; free virtual = 315642
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2331.000 ; gain = 486.656 ; free physical = 245582 ; free virtual = 314116
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.000 ; gain = 0.000 ; free physical = 245582 ; free virtual = 314115
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.012 ; gain = 0.000 ; free physical = 245573 ; free virtual = 314107
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2462.289 ; gain = 0.004 ; free physical = 245198 ; free virtual = 313738

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 122de12cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245197 ; free virtual = 313738

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 122de12cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245135 ; free virtual = 313671
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 122de12cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313670
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a5ebaae5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313670
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a5ebaae5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313670
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16e452b00

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245133 ; free virtual = 313669
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16e452b00

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245132 ; free virtual = 313669
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245132 ; free virtual = 313668
Ending Logic Optimization Task | Checksum: 16e452b00

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245132 ; free virtual = 313668

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16e452b00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245128 ; free virtual = 313664

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16e452b00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245127 ; free virtual = 313664

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245127 ; free virtual = 313664
Ending Netlist Obfuscation Task | Checksum: 16e452b00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.289 ; gain = 0.000 ; free physical = 245127 ; free virtual = 313664
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2462.289 ; gain = 0.004 ; free physical = 245127 ; free virtual = 313664
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 16e452b00
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mul ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.285 ; gain = 0.000 ; free physical = 245124 ; free virtual = 313660
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.285 ; gain = 0.000 ; free physical = 245122 ; free virtual = 313658
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.936 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2494.285 ; gain = 0.000 ; free physical = 245106 ; free virtual = 313643
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2679.457 ; gain = 185.172 ; free physical = 245112 ; free virtual = 313648
Power optimization passes: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2679.457 ; gain = 185.172 ; free physical = 245112 ; free virtual = 313648

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245118 ; free virtual = 313654


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mul ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 16e452b00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245117 ; free virtual = 313653
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 16e452b00
Power optimization: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2679.457 ; gain = 217.168 ; free physical = 245119 ; free virtual = 313655
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1233952 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16e452b00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245122 ; free virtual = 313658
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 16e452b00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245121 ; free virtual = 313658
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 16e452b00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245121 ; free virtual = 313657
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 16e452b00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245121 ; free virtual = 313657
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16e452b00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245120 ; free virtual = 313656

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245119 ; free virtual = 313656
Ending Netlist Obfuscation Task | Checksum: 16e452b00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245119 ; free virtual = 313656
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244895 ; free virtual = 313431
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3ba2b26

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244895 ; free virtual = 313431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244895 ; free virtual = 313431

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9eed2652

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244888 ; free virtual = 313424

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e0b623c2

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244886 ; free virtual = 313423

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e0b623c2

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244886 ; free virtual = 313423
Phase 1 Placer Initialization | Checksum: e0b623c2

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244886 ; free virtual = 313423

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e0b623c2

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244886 ; free virtual = 313422
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 11bd71ba1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244842 ; free virtual = 313379

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11bd71ba1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244842 ; free virtual = 313378

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161825b62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244838 ; free virtual = 313375

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 193d6beca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244838 ; free virtual = 313374

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 193d6beca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244837 ; free virtual = 313374

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 228ad23ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244829 ; free virtual = 313365

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 228ad23ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244828 ; free virtual = 313364

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 228ad23ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244827 ; free virtual = 313364
Phase 3 Detail Placement | Checksum: 228ad23ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244827 ; free virtual = 313363

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 228ad23ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244827 ; free virtual = 313363

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 228ad23ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244828 ; free virtual = 313365

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 228ad23ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244828 ; free virtual = 313364

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244828 ; free virtual = 313364
Phase 4.4 Final Placement Cleanup | Checksum: 26d7a28be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244828 ; free virtual = 313364
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26d7a28be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244828 ; free virtual = 313364
Ending Placer Task | Checksum: 1911e632d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244841 ; free virtual = 313377
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244840 ; free virtual = 313376
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244853 ; free virtual = 313389
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244842 ; free virtual = 313379
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 244842 ; free virtual = 313380
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ad643807 ConstDB: 0 ShapeSum: e3ba2b26 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "opA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "resetn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resetn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "op[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "op[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sa[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sa[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sa[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sa[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sa[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sa[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sa[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sa[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sa[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sa[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "op[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "op[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dst[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dst[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dst[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dst[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dst[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dst[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dst[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dst[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dst[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dst[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: e1dd16c2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245766 ; free virtual = 314303
Post Restoration Checksum: NetGraph: 9ba00cae NumContArr: 463d0a14 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e1dd16c2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245759 ; free virtual = 314296

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e1dd16c2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245732 ; free virtual = 314269

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e1dd16c2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245731 ; free virtual = 314268
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1954fdb02

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245688 ; free virtual = 314225
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.813  | TNS=0.000  | WHS=0.223  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 21d94c8a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245680 ; free virtual = 314217

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fade43b8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245661 ; free virtual = 314199

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.169  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19637cee7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314191
Phase 4 Rip-up And Reroute | Checksum: 19637cee7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314191

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19637cee7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19637cee7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314191
Phase 5 Delay and Skew Optimization | Checksum: 19637cee7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12c035947

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.169  | TNS=0.000  | WHS=0.233  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12c035947

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314191
Phase 6 Post Hold Fix | Checksum: 12c035947

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245654 ; free virtual = 314191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000983742 %
  Global Horizontal Routing Utilization  = 0.00135227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c035947

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245652 ; free virtual = 314189

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c035947

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245651 ; free virtual = 314188

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12c035947

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245653 ; free virtual = 314190

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.169  | TNS=0.000  | WHS=0.233  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12c035947

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245653 ; free virtual = 314190
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245685 ; free virtual = 314222

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245685 ; free virtual = 314222
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245687 ; free virtual = 314224
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245685 ; free virtual = 314224
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.457 ; gain = 0.000 ; free physical = 245686 ; free virtual = 314225
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.551 ; gain = 0.000 ; free physical = 245681 ; free virtual = 314218
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:26:26 2022...
