Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dc27e9ae0835487294865f9d4d5e2b70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'src_reg_en_EX' [G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/RV32ICore.v:269]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CacheSrcCode/cache.sv" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CacheSrcCode/main_mem.sv" Line 2. Module main_mem(LINE_ADDR_LEN=2,ADDR_LEN=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CacheSrcCode/mem.sv" Line 2. Module mem(ADDR_LEN=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.mem(ADDR_LEN=12)
Compiling module xil_defaultlib.main_mem(LINE_ADDR_LEN=2,ADDR_LE...
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.cache_miss_count
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
