{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662343938306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662343938315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 10:12:18 2022 " "Processing started: Mon Sep 05 10:12:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662343938315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343938315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343938315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662343938805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662343938805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662343950935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_module " "Found entity 1: Display_module" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662343950943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_module " "Found entity 1: Buzzer_module" {  } { { "Buzzer_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Buzzer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662343950948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950948 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Time_module.v(27) " "Verilog HDL information at Time_module.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662343950951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_module.v 1 1 " "Found 1 design units, including 1 entities, in source file time_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_module " "Found entity 1: Time_module" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662343950952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662343950980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_module Time_module:U1 " "Elaborating entity \"Time_module\" for hierarchy \"Time_module:U1\"" {  } { { "clock.v" "U1" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662343950992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Time_module.v(47) " "Verilog HDL assignment warning at Time_module.v(47): truncated value with size 32 to match size of target (3)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(55) " "Verilog HDL assignment warning at Time_module.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(65) " "Verilog HDL assignment warning at Time_module.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(77) " "Verilog HDL assignment warning at Time_module.v(77): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(80) " "Verilog HDL assignment warning at Time_module.v(80): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(100) " "Verilog HDL assignment warning at Time_module.v(100): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Time_module.v(109) " "Verilog HDL assignment warning at Time_module.v(109): truncated value with size 32 to match size of target (3)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(113) " "Verilog HDL assignment warning at Time_module.v(113): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(116) " "Verilog HDL assignment warning at Time_module.v(116): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(119) " "Verilog HDL assignment warning at Time_module.v(119): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(122) " "Verilog HDL assignment warning at Time_module.v(122): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(125) " "Verilog HDL assignment warning at Time_module.v(125): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950994 "|clock|Time_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_module Display_module:U2 " "Elaborating entity \"Display_module\" for hierarchy \"Display_module:U2\"" {  } { { "clock.v" "U2" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662343950995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display_module.v(49) " "Verilog HDL assignment warning at Display_module.v(49): truncated value with size 32 to match size of target (2)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950996 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Display_module.v(52) " "Verilog HDL assignment warning at Display_module.v(52): truncated value with size 32 to match size of target (8)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950996 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DispDay Display_module.v(57) " "Verilog HDL Always Construct warning at Display_module.v(57): variable \"DispDay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343950996 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinL Display_module.v(73) " "Verilog HDL Always Construct warning at Display_module.v(73): variable \"MinL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343950996 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinH Display_module.v(74) " "Verilog HDL Always Construct warning at Display_module.v(74): variable \"MinH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343950996 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HourL Display_module.v(75) " "Verilog HDL Always Construct warning at Display_module.v(75): variable \"HourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343950996 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HourH Display_module.v(76) " "Verilog HDL Always Construct warning at Display_module.v(76): variable \"HourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(72) " "Verilog HDL Case Statement warning at Display_module.v(72): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display_module.v(72) " "Verilog HDL Case Statement information at Display_module.v(72): all case item expressions in this case statement are onehot" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(79) " "Verilog HDL Case Statement warning at Display_module.v(79): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 79 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SingleNum Display_module.v(70) " "Verilog HDL Always Construct warning at Display_module.v(70): inferring latch(es) for variable \"SingleNum\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Digitron_Out Display_module.v(70) " "Verilog HDL Always Construct warning at Display_module.v(70): inferring latch(es) for variable \"W_Digitron_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[0\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[0\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[1\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[1\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[2\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[2\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[3\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[3\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[4\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[4\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[5\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[5\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[6\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[6\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[7\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[7\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[0\] Display_module.v(70) " "Inferred latch for \"SingleNum\[0\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[1\] Display_module.v(70) " "Inferred latch for \"SingleNum\[1\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[2\] Display_module.v(70) " "Inferred latch for \"SingleNum\[2\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[3\] Display_module.v(70) " "Inferred latch for \"SingleNum\[3\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343950997 "|clock|Display_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_module Buzzer_module:U3 " "Elaborating entity \"Buzzer_module\" for hierarchy \"Buzzer_module:U3\"" {  } { { "clock.v" "U3" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662343950998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Buzzer_module.v(51) " "Verilog HDL assignment warning at Buzzer_module.v(51): truncated value with size 32 to match size of target (16)" {  } { { "Buzzer_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Buzzer_module.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343950999 "|clock|Buzzer_module:U3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[0\] " "Latch Display_module:U2\|W_Digitron_Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951529 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[1\] " "Latch Display_module:U2\|W_Digitron_Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|SingleNum\[2\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|SingleNum\[2\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951529 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[2\] " "Latch Display_module:U2\|W_Digitron_Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|SingleNum\[2\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|SingleNum\[2\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951529 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[3\] " "Latch Display_module:U2\|W_Digitron_Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951529 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[4\] " "Latch Display_module:U2\|W_Digitron_Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951530 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[5\] " "Latch Display_module:U2\|W_Digitron_Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951530 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[6\] " "Latch Display_module:U2\|W_Digitron_Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951530 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|SingleNum\[0\] " "Latch Display_module:U2\|SingleNum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|cnt\[1\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951530 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|SingleNum\[1\] " "Latch Display_module:U2\|SingleNum\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|cnt\[0\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951530 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|SingleNum\[2\] " "Latch Display_module:U2\|SingleNum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|cnt\[1\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951530 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|SingleNum\[3\] " "Latch Display_module:U2\|SingleNum\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|cnt\[1\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343951530 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343951530 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Buzzer_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Buzzer_module.v" 43 -1 0 } } { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1662343951532 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1662343951532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digitron_Out\[7\] GND " "Pin \"Digitron_Out\[7\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662343951612 "|clock|Digitron_Out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662343951612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662343951701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/FPGA/code/13 clock/output_files/clock.map.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/FPGA/code/13 clock/output_files/clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343952152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662343952308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662343952308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662343952372 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662343952372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662343952372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662343952372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662343952400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 10:12:32 2022 " "Processing ended: Mon Sep 05 10:12:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662343952400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662343952400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662343952400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343952400 ""}
