[*]
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
[*] Mon Dec 17 20:09:09 2018
[*]
[dumpfile] "/home/hellwig/GitHub/eco32/fpga/experiments/sim/dcache-dm/v1/dump.vcd"
[dumpfile_mtime] "Mon Dec 17 20:07:36 2018"
[dumpfile_size] 1787287
[savefile] "/home/hellwig/GitHub/eco32/fpga/experiments/sim/dcache-dm/v1/democache.cfg"
[timestart] 0
[size] 1213 745
[pos] -1 -1
*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] democache.
[sst_width] 223
[signals_width] 182
[sst_expanded] 1
[sst_vpaned_height] 203
@200
-Clock And Reset
@28
democache.clk
democache.rst
@200
-Demo Cache
@28
democache.cache_ready_out
democache.cache_valid_in
democache.cache_rd_in
democache.cache_wr_in
@22
democache.cache_addr_in[15:0]
democache.cache_data_in[7:0]
@28
democache.cache_ready_in
democache.cache_valid_out
@22
democache.cache_data_out[7:0]
@28
democache.test_ended
democache.test_error
@200
-Cache Test
@28
democache.cachetest_1.ready_in
democache.cachetest_1.holdoff_counting
@22
democache.cachetest_1.holdoff[7:0]
@28
democache.cachetest_1.distance_restart
@22
democache.cachetest_1.distance[3:0]
@28
democache.cachetest_1.gen_step
@22
democache.cachetest_1.gen_state[4:0]
@28
democache.cachetest_1.valid
democache.cachetest_1.read
democache.cachetest_1.write
democache.cachetest_1.addr_load
@22
democache.cachetest_1.addr_cnst[7:0]
@28
democache.cachetest_1.addr_incr
democache.cachetest_1.addr_skip
@22
democache.cachetest_1.addr_offs[7:0]
@28
democache.cachetest_1.data_sel
democache.cachetest_1.op[1:0]
@22
democache.cachetest_1.addr[7:0]
democache.cachetest_1.addr2[7:0]
democache.cachetest_1.addr3[15:0]
democache.cachetest_1.data[7:0]
@28
democache.cachetest_1.valid_out
democache.cachetest_1.rd_out
democache.cachetest_1.wr_out
@22
democache.cachetest_1.addr_out[15:0]
democache.cachetest_1.data_out[7:0]
@200
---------
@28
democache.cachetest_1.op_eop[1:0]
@22
democache.cachetest_1.sum[7:0]
@200
---------
@28
democache.cachetest_1.ready_out
democache.cachetest_1.valid_in
@22
democache.cachetest_1.data_in[7:0]
democache.cachetest_1.ref_out[7:0]
@28
democache.cachetest_1.data_error
@22
democache.cachetest_1.test_count[11:0]
@28
democache.cachetest_1.test_ended
democache.cachetest_1.test_error
@200
-Cache Ctrl
@28
democache.cachectrl_1.cache_ready_out
democache.cachectrl_1.cache_valid_in
democache.cachectrl_1.cache_rd_in
democache.cachectrl_1.cache_wr_in
@22
democache.cachectrl_1.cache_addr_in[15:0]
democache.cachectrl_1.cache_data_in[7:0]
@200
---------
@28
democache.cachectrl_1.valid_buf
democache.cachectrl_1.wr_buf
@22
democache.cachectrl_1.tag[7:0]
democache.cachectrl_1.index[5:0]
@28
democache.cachectrl_1.offset[1:0]
@22
democache.cachectrl_1.tag_buf[7:0]
democache.cachectrl_1.index_buf[5:0]
@28
democache.cachectrl_1.offset_buf[1:0]
@22
democache.cachectrl_1.data_buf[7:0]
@28
democache.cachectrl_1.line_valid_out
democache.cachectrl_1.line_dirty_out
@22
democache.cachectrl_1.line_tag_out[7:0]
democache.cachectrl_1.line_data_out[31:0]
democache.cachectrl_1.line_data_mod[31:0]
@28
democache.cachectrl_1.hit
@200
---------
@28
democache.cachectrl_1.cache_ready_in
democache.cachectrl_1.cache_valid_out
@22
democache.cachectrl_1.cache_data_out[7:0]
@200
-Memory
@28
democache.memory_1.stb
democache.memory_1.we
@22
democache.memory_1.addr[13:0]
democache.memory_1.data_in[31:0]
democache.memory_1.counter[3:0]
democache.memory_1.data_out[31:0]
@28
democache.memory_1.ack
[pattern_trace] 1
[pattern_trace] 0
