=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Copied C:/Xilinx/13.2/ISE_DS/EDK/data/xflow/bitgen_spartan6.ut to etc directory
Copied file C:/Xilinx/13.2/ISE_DS/EDK/data/xflow/fast_runtime_spartan6.opt to
etc directory
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/Xilinx/13.2/ISE_DS/EDK/data/xflow/bitgen_spartan6.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/Xilinx/13.2/ISE_DS/EDK/data/xflow/fast_runtime_spartan6.opt to
etc directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Jul 17 13:23:15 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
180 - processing license
Completion time: 3.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
129 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
305 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
90 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
111 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
129 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:generic_external_memory -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
212 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
225 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
290 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
305 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
340 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
352 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
365 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
64 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
97 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
104 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. soft_temac_wrapper.ngc
../soft_temac_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
soft_temac_wrapper/soft_temac_wrapper.ngc" ...
Loading design module "../soft_temac_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../soft_temac_wrapper_fifo_generator_v8_2_2.ngc"...
Loading design module "../soft_temac_wrapper_fifo_generator_v8_2_3.ngc"...
Loading design module "../soft_temac_wrapper_blk_mem_gen_v6_2.ngc"...
Executing edif2ngd -noa
"C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\implementation\
soft_temac_wrapper_fifo_generator_v6_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1.ngo"
Release 13.2 - edif2ngd O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.2 edif2ngd O.61xd (nt)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/13.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
238 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
305 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
365 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1245.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd


********************************************************************************
At Local date and time: Sun Jul 17 14:50:46 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
181 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
91 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
98 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
112 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
121 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
130 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:generic_external_memory -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
137 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
181 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
213 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
226 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
239 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
292 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
342 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
354 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
367 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
130 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
307 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
307 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
307 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 40.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd


********************************************************************************
At Local date and time: Sun Jul 17 14:56:15 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
181 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
91 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
98 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
112 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
121 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
130 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:generic_external_memory -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
137 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
181 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
213 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
226 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
239 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
292 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
342 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
354 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
367 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
130 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
307 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
307 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
307 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 38.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Jul 17 16:02:19 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0000000000-0x07ffffff) MCB_DDR3	microblaze_0_DXCL
  (0000000000-0x07ffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "check_cache_bus" line 89
   microblaze_0 (microblaze) - ICACHE address space [0x48000000:0x4FFFFFFF] does
   not match IP "MCB_DDR3" on bus "microblaze_0_IXCL" 
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Jul 17 16:25:23 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
181 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
91 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
98 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
112 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
121 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
130 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:generic_external_memory -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
137 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
181 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
213 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
226 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
239 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
294 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
344 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
356 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
369 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
130 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
309 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
309 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
309 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 39.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Jul 17 18:22:46 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
183 - processing license
Completion time: 2.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
67 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
114 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
123 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
132 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:generic_external_memory -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
139 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
183 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
215 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
228 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
241 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
298 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
348 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
360 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
373 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
132 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 40.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Jul 17 23:22:53 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
183 - processing license
Completion time: 3.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
67 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
114 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
123 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
132 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:generic_external_memory -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
139 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
183 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
215 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
228 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
241 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
298 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
348 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
360 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
373 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
132 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 65.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sun Jul 17 23:28:11 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: MB_Debug_Sys_Rst, CONNECTOR: Debug_SYS_Rst - No driver
   found. Port will be driven to GND -
   C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs
   line 366 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

ERROR:EDK:3900 - issued from TCL procedure
   "::hw_mdm_v2_00_b::check_syslevel_settings" line 9
   mdm_0 (mdm) - To be able to reset the system from the debugger, connect the
   PORT Debug_SYS_Rst in mdm_0 to the PORT MB_Debug_SYS_Rst in proc_sys_reset 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Jul 17 23:29:27 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) Generic_External_Memory	mb_plb
  (0xa8000000-0xafffffff) Generic_External_Memory	mb_plb
  (0xb0000000-0xb7ffffff) Generic_External_Memory	mb_plb
  (0xb8000000-0xbfffffff) Generic_External_Memory	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Generic_External_Memory - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
299 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
349 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
361 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
374 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
314 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:generic_external_memory -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
314 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
314 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 78.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Jul 18 00:12:12 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
183 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
91 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
98 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
112 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
121 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
130 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
183 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
215 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
228 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
241 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
298 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
348 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
360 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
373 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
130 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 86.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Jul 18 00:44:23 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-4 -lang vhdl -lp C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-4 -lang vhdl -lp
C:/Xilinx/13.2/ISE_DS/EDK/data/wizards/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 2.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
299 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
350 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
362 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
375 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 47.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 18 04:34:30 2011
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Jul 22 10:44:03 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 3.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
299 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
350 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
362 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
375 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 149.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK -  
   Error while running "make -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK -  
   Error while running "make -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK -  
   Error while running "make -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK -  
   Error while running "make -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK -  
   Error while running "make -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Jul 25 10:03:41 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...
ERROR:EDK:4067 - INSTANCE: proc_sys_reset_0, PORT: Ext_Reset_In - Parameter
   C_EXT_RESET_HIGH is set to 1 while input reset port is connected to an
   ACTIVE_LOW reset -
   C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs
   line 367
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Jul 25 10:04:14 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...
ERROR:EDK:4067 - INSTANCE: clock_generator_0, PORT: RST - Parameter
   C_EXT_RESET_HIGH is set to 0 while input reset port is connected to an
   ACTIVE_HIGH reset -
   C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs
   line 346
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Jul 25 10:05:20 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 3.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
299 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
350 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
375 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
362 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 54.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

No changes to be saved in MHS file
Saved project XMP file
Saved Make file
 (XMP) has changed on disk.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd


********************************************************************************
At Local date and time: Mon Jul 25 15:03:24 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in emc_flash's synthesis log file
Did not find timing summary in emc_flash's synthesis log file
Did not find device sumary in Soft_TEMAC's synthesis log file
Did not find timing summary in Soft_TEMAC's synthesis log file
Did not find device sumary in LEDS's synthesis log file
Did not find timing summary in LEDS's synthesis log file
Did not find device sumary in DIP_Switches's synthesis log file
Did not find timing summary in DIP_Switches's synthesis log file
Did not find device sumary in MCB_DDR3's synthesis log file
Did not find timing summary in MCB_DDR3's synthesis log file
Did not find device sumary in Generic_SPI's synthesis log file
Did not find timing summary in Generic_SPI's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in xps_intc_0's synthesis log file
Did not find timing summary in xps_intc_0's synthesis log file
Conversion to XML complete.
Done!

********************************************************************************
At Local date and time: Mon Jul 25 15:04:03 2011
 xsdk.exe -hwspec C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Assigned Driver tmrctr 2.03.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Mon Jul 25 15:11:57 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
299 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
350 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
362 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
375 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
385 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
375 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 90.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 25 15:14:31 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in emc_flash's synthesis log file
Did not find timing summary in emc_flash's synthesis log file
Did not find device sumary in Soft_TEMAC's synthesis log file
Did not find timing summary in Soft_TEMAC's synthesis log file
Did not find device sumary in LEDS's synthesis log file
Did not find timing summary in LEDS's synthesis log file
Did not find device sumary in DIP_Switches's synthesis log file
Did not find timing summary in DIP_Switches's synthesis log file
Did not find device sumary in MCB_DDR3's synthesis log file
Did not find timing summary in MCB_DDR3's synthesis log file
Did not find device sumary in Generic_SPI's synthesis log file
Did not find timing summary in Generic_SPI's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in xps_intc_0's synthesis log file
Did not find timing summary in xps_intc_0's synthesis log file
Did not find device sumary in xps_timer_0's synthesis log file
Did not find timing summary in xps_timer_0's synthesis log file
Conversion to XML complete.
Done!

********************************************************************************
At Local date and time: Mon Jul 25 15:15:03 2011
 xsdk.exe -hwspec C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00003fff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00003fff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00003fff - address space overlap!
ERROR:EDK:4056 - INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00003fff - address space overlap!

********************************************************************************
At Local date and time: Mon Jul 25 16:24:16 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
299 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
350 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
362 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
375 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
385 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 52.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 25 16:26:19 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in emc_flash's synthesis log file
Did not find timing summary in emc_flash's synthesis log file
Did not find device sumary in Soft_TEMAC's synthesis log file
Did not find timing summary in Soft_TEMAC's synthesis log file
Did not find device sumary in LEDS's synthesis log file
Did not find timing summary in LEDS's synthesis log file
Did not find device sumary in DIP_Switches's synthesis log file
Did not find timing summary in DIP_Switches's synthesis log file
Did not find device sumary in MCB_DDR3's synthesis log file
Did not find timing summary in MCB_DDR3's synthesis log file
Did not find device sumary in Generic_SPI's synthesis log file
Did not find timing summary in Generic_SPI's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in xps_intc_0's synthesis log file
Did not find timing summary in xps_intc_0's synthesis log file
Did not find device sumary in xps_timer_0's synthesis log file
Did not find timing summary in xps_timer_0's synthesis log file
Conversion to XML complete.
Done!

********************************************************************************
At Local date and time: Mon Jul 25 16:26:52 2011
 xsdk.exe -hwspec C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
The project file (XMP) has changed on disk.
The project file (XMP) has changed on disk.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Command = memgen -p xc6slx100tfgg900-3   -pe microblaze_0
C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/ws/hello_world_0/Debug/hello
_world_0.elf -od C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1
C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs 

Release 13.2 - Mem Generator Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: memgen -p xc6slx100tfgg900-3 -pe microblaze_0
C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/ws/hello_world_0/Debug/hello
_world_0.elf -od C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1
C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs 

MHS file              : C:\...\v2.0\FPGA_Designs\v0.1\system\system.mhs
Part (-p) [ family ]  : xc6slx100tfgg900-3 [ spartan6 ]
Output directory (-od):
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\



Mem Generator started ...

Reading MHS file ...

Reading MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".


Running UPDATE Tcl procedures for OPTION TESTBENCHGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
315 - elaborating IP

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\ws\hello_world_0\Debug\hell
o_world_0.elf" tag microblaze_0  -bx
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1 -u   -p
xc6slx100tfgg900-3 
Mem Generator done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jul 26 11:10:34 2011
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jul 26 17:15:57 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

ERROR:EDK:3900 - issued from TCL procedure "generate_spartan6_mcb_constraints"
   line 134
   MCB_DDR3 (mpmc) - Signal rzq is connected but C_MCB_RZQ_LOC is not set.  This
   parameter specifies the LOC constraint for this pin.  If you are upgrading
   from EDK 12.1 or older then this value was previously set to AA10
   automatically. If this is a new design, please select a valid pin that is
   compatible with your board layout. Open the MPMC IP Configurator and in the
   'Memory Interface->MCB' tab set this parameter. 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Jul 26 17:17:23 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 3.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
297 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
348 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
360 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
373 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
383 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 120.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

The project file (XMP) has changed on disk.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Command = memgen -p xc6slx100tfgg900-3   -pe microblaze_0
C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/ws/hello_world_0/Debug/hello
_world_0.elf -od C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1
C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs 

Release 13.2 - Mem Generator Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: memgen -p xc6slx100tfgg900-3 -pe microblaze_0
C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/ws/hello_world_0/Debug/hello
_world_0.elf -od C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1
C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs 

MHS file              : C:\...\v2.0\FPGA_Designs\v0.1\system\system.mhs
Part (-p) [ family ]  : xc6slx100tfgg900-3 [ spartan6 ]
Output directory (-od):
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\



Mem Generator started ...

Reading MHS file ...

Reading MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".


Running UPDATE Tcl procedures for OPTION TESTBENCHGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - elaborating IP

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\ws\hello_world_0\Debug\hell
o_world_0.elf" tag microblaze_0  -bx
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1 -u   -p
xc6slx100tfgg900-3 
Mem Generator done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jul 28 09:16:09 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 3.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
297 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
348 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
360 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
373 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
383 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
313 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd


********************************************************************************
At Local date and time: Thu Jul 28 09:28:30 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
300 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
351 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
363 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
376 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
386 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 140.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd


********************************************************************************
At Local date and time: Thu Jul 28 09:35:22 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
300 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
351 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
363 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
376 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
386 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 38.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd


********************************************************************************
At Local date and time: Fri Jul 29 09:42:27 2011
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Fri Jul 29 09:45:26 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - processing license
Completion time: 2.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
300 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
351 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
363 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
376 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
386 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx100tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.1/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 52.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.1\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 12 11:05:37 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - processing license
Completion time: 9.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
300 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
351 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
363 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
376 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
386 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 78.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 19 09:26:34 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - processing license
Completion time: 4.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
300 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
351 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
363 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
376 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
386 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 47.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 19 09:51:45 2011
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Fri Aug 19 09:54:10 2011
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Fri Aug 19 09:55:13 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

ERROR:EDK:3900 - issued from TCL procedure "generate_spartan6_mcb_constraints"
   line 134
   MCB_DDR3 (mpmc) - Signal rzq is connected but C_MCB_RZQ_LOC is not set.  This
   parameter specifies the LOC constraint for this pin.  If you are upgrading
   from EDK 12.1 or older then this value was previously set to G25
   automatically. If this is a new design, please select a valid pin that is
   compatible with your board layout. Open the MPMC IP Configurator and in the
   'Memory Interface->MCB' tab set this parameter. 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Fri Aug 19 09:56:32 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - processing license
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
300 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
351 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
363 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
376 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
386 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 42.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Fri Aug 19 10:05:57 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - processing license
Completion time: 2.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
300 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
351 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
363 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
376 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
386 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 49.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 19 10:35:33 2011
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 19 10:37:39 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
touch __xps/ise/system.xpssyn
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
touch __xps/ise/system.xpssim
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Aug 19 10:37:52 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - processing license
Completion time: 2.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
66 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
122 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
351 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
363 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
376 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
386 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
66 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
99 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
106 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. soft_temac_wrapper.ngc
../soft_temac_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
soft_temac_wrapper/soft_temac_wrapper.ngc" ...
Loading design module "../soft_temac_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../soft_temac_wrapper_fifo_generator_v8_2_2.ngc"...
Loading design module "../soft_temac_wrapper_fifo_generator_v8_2_3.ngc"...
Loading design module "../soft_temac_wrapper_blk_mem_gen_v6_2.ngc"...
Executing edif2ngd -noa
"C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\implementation\
soft_temac_wrapper_fifo_generator_v6_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1.ngo"
Release 13.2 - edif2ngd O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.2 edif2ngd O.61xd (nt)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/13.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
376 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1245.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK - elf file specified with tag ElfImp:
   D:\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\ws\hello_world_0\Debug\hello_w
   orld_0.elf not found
ERROR:EDK - elf file specified with tag ElfImp:
   D:\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\ws\hello_world_0\Debug\hello_w
   orld_0.elf not found
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK - elf file specified with tag ElfImp:
   C:\work\KEK\Hardware\EclCollector\v2.0\ws\hello_world_0\Debug\hello_world_0.e
   lf not found
ERROR:EDK - elf file specified with tag ElfImp:
   C:\work\KEK\Hardware\EclCollector\v2.0\ws\hello_world_0\Debug\hello_world_0.e
   lf not found
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Aug 27 15:55:20 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "check_ports_connectivity" line 10
   Soft_TEMAC (xps_ll_temac) - 
    The port MII_TX_CLK_0 is not connected directly to an external port.

WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

No changes to be saved in MHS file
No changes to be saved in XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Aug 27 16:08:42 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "check_ports_connectivity" line 10
   Soft_TEMAC (xps_ll_temac) - 
    The port MII_TX_CLK_0 is not connected directly to an external port.

WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

No changes to be saved in MHS file
Saved project XMP file
Saved Make file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

No changes to be saved in MHS file
Saved project XMP file
Saved Make file
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK -  
   Error while running "make -f system.make netlist".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Aug 27 16:47:09 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg900-3 -lang vhdl   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -toplevel no -ti system_i
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0xa0000000-0xa7ffffff) emc_flash	mb_plb
  (0xa8000000-0xafffffff) emc_flash	mb_plb
  (0xb0000000-0xb7ffffff) emc_flash	mb_plb
  (0xb8000000-0xbfffffff) emc_flash	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:emc_flash - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_02_a\data
   \xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111100001 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111101 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-3300
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - processing license
Completion time: 4.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
66 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
92 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
106 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:emc_flash -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
138 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
216 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
229 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
242 - Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
300 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
351 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
363 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
376 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
386 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
131 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\system.mhs line
316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/work/KEK/Hardware/EclCollector/v2.0/FPGA_Designs/v0.2/system/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 49.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

Writing filter settings....
Done writing filter settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.filters
Done writing Tab View settings to:
	C:\work\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\v0.2\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK - elf file specified with tag ElfImp:
   D:\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\ws\hello_world_0\Debug\hello_w
   orld_0.elf not found
ERROR:EDK - elf file specified with tag ElfImp:
   D:\KEK\Hardware\EclCollector\v2.0\FPGA_Designs\ws\hello_world_0\Debug\hello_w
   orld_0.elf not found
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK -  
   Error while running "make -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK - elf file specified with tag ElfImp:
   C:\work\KEK\Hardware\EclCollector\v2.0\ws\hello_world_0\Debug\hello_world_0.e
   lf not found
ERROR:EDK - elf file specified with tag ElfImp:
   C:\work\KEK\Hardware\EclCollector\v2.0\ws\hello_world_0\Debug\hello_world_0.e
   lf not found
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK - elf file specified with tag ElfImp:
   C:\work\KEK\Hardware\EclCollector\v2.0\ws\hello_world_0\Debug\hello_world_0.e
   lf not found
ERROR:EDK - elf file specified with tag ElfImp:
   C:\work\KEK\Hardware\EclCollector\v2.0\ws\hello_world_0\Debug\hello_world_0.e
   lf not found
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

ERROR:EDK - elf file specified with tag ElfImp:
   C:\work\KEK\Hardware\EclCollector\v2.0\ws\hello_world_0\Debug\hello_world_0.e
   lf not found
ERROR:EDK - elf file specified with tag ElfImp:
   C:\work\KEK\Hardware\EclCollector\v2.0\ws\hello_world_0\Debug\hello_world_0.e
   lf not found
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd

Xilinx EDK 13.2 Build EDK_O.61xd

