FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef DDK750_CHIP_H__
#define DDK750_CHIP_H__
#define DEFAULT_INPUT_CLOCK 14318181 /* Default reference clock */
#ifndef SM750LE_REVISION_ID
#define SM750LE_REVISION_ID ((unsigned char)0xfe)
#endif

#include <linux/io.h>
#include <linux/ioport.h>
#include <linux/uaccess.h>
/* bench 24189.2.0 79fe5a6c33ca */
/* bench 24189.2.1 ec8babd01f65 */
/* bench 24189.2.2 dec1539674f9 */
/* bench 24189.2.3 38daedc1692b */
/* bench 24189.2.4 8ccb8a1b0b2f */
/* bench 24189.2.5 eac4e362da73 */
/* bench 24189.2.6 681cdceb5050 */

extern void __iomem *mmio750;

/* software control endianness */
static inline u32 peek32(u32 addr)
{
	return readl(addr + mmio750);
}

static inline void poke32(u32 addr, u32 data)
{
	writel(data, addr + mmio750);
}

/* This is all the chips recognized by this library */
enum logical_chip_type {
	SM_UNKNOWN,
	SM718,
	SM750,
	SM750LE,
};

enum clock_type {
	MXCLK_PLL,
	PRIMARY_PLL,
	SECONDARY_PLL,
	VGA0_PLL,
	VGA1_PLL,
};

struct pll_value {
	enum clock_type clock_type;
	unsigned long input_freq; /* Input clock frequency to the PLL */

	/* Use this when clockType = PANEL_PLL */
	unsigned long M;
	unsigned long N;
	unsigned long OD;
	unsigned long POD;
};

/* input struct to initChipParam() function */
struct initchip_param {
	/* Use power mode 0 or 1 */
	unsigned short power_mode;

	/*
	 * Speed of main chip clock in MHz unit
	 * 0 = keep the current clock setting
	 * Others = the new main chip clock
	 */
	unsigned short chip_clock;

	/*
	 * Speed of memory clock in MHz unit
	 * 0 = keep the current clock setting
	 * Others = the new memory clock
	 */
	unsigned short mem_clock;

	/*
	 * Speed of master clock in MHz unit
	 * 0 = keep the current clock setting
	 * Others = the new master clock
	 */
	unsigned short master_clock;

	/*
	 * 0 = leave all engine state untouched.
/* bench 24331.6.0 9892a967428c */
/* bench 24331.6.1 d67aa24ce015 */
	 * 1 = make sure they are off: 2D, Overlay,
	 * video alpha, alpha, hardware cursors
	 */
	unsigned short set_all_eng_off;

	/*
	 * 0 = Do not reset the memory controller
	 * 1 = Reset the memory controller
	 */
	unsigned char reset_memory;

/* bench 20687.1.0 5f018dd5149d */
/* bench 20687.1.1 23d114421606 */
/* bench 20687.1.2 0a1e6d500911 */
/* bench 20687.1.3 278e8439e530 */
/* bench 20687.1.4 b0135256e5b1 */
/* bench 20687.1.5 ae8eead01e94 */
/* bench 20687.1.6 4d626e6e7964 */
/* bench 20687.1.7 7e772ee0dec6 */
/* bench 20687.1.8 ad665bc1e433 */
/* bench 20687.1.9 ed3b28485a8b */
enum logical_chip_type sm750_get_chip_type(void);
void sm750_set_chip_type(unsigned short dev_id, u8 rev_id);
unsigned int sm750_calc_pll_value(unsigned int request, struct  pll_value *pll);
unsigned int sm750_format_pll_reg(struct pll_value *p_PLL);
unsigned int ddk750_get_vm_size(void);
int ddk750_init_hw(struct initchip_param *pinit_param);

#endif
