<?xml version='1.0'?>
<island simulinkPath='' topLevelEntity='busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='bus_clk' dir='in' role='clock'/>
    <port name='bus_areset' dir='in' clock='bus_clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='bus_clk' reset='bus_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='bus_clk' reset='bus_areset' width='14' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='bus_clk' reset='bus_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField_x_tpl' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField1_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField1_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField1_x_tpl' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField2_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField2_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField2_x_tpl' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField3_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField3_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField3_x_tpl' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField1_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField1_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField1_x_tpl' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField2_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField2_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField2_x_tpl' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField3_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField3_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField3_x_tpl' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField4_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField4_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField4_x_tpl' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField6_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField6_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField6_x_tpl' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField7_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField7_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField7_x_tpl' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField8_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField8_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField8_x_tpl' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField9_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField9_x_tpl' stm='' highLevelName='out_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField9_x_tpl' highLevelIndex='12' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
