
FreeRTOSEx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000230c  080000c0  080000c0  000080c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  080023cc  080023cc  0000a3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002514  08002514  0000a514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002518  08002518  0000a518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  0800251c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001518  20000014  08002530  00010014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000152c  08002530  0001152c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00010014  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000638e  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000d059  00000000  00000000  000163ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002bad  00000000  00000000  00023423  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c00  00000000  00000000  00025fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c98  00000000  00000000  00026bd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00005a9f  00000000  00000000  00027868  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003ea8  00000000  00000000  0002d307  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      00000082  00000000  00000000  000311af  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001d8c  00000000  00000000  00031234  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080023b4 	.word	0x080023b4

080000e8 <frame_dummy>:
 80000e8:	b508      	push	{r3, lr}
 80000ea:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4803      	ldr	r0, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4904      	ldr	r1, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd08      	pop	{r3, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	080023b4 	.word	0x080023b4
 8000104:	20000018 	.word	0x20000018

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__aeabi_uidiv>:
 800011c:	2900      	cmp	r1, #0
 800011e:	d034      	beq.n	800018a <.udivsi3_skip_div0_test+0x6a>

08000120 <.udivsi3_skip_div0_test>:
 8000120:	2301      	movs	r3, #1
 8000122:	2200      	movs	r2, #0
 8000124:	b410      	push	{r4}
 8000126:	4288      	cmp	r0, r1
 8000128:	d32c      	bcc.n	8000184 <.udivsi3_skip_div0_test+0x64>
 800012a:	2401      	movs	r4, #1
 800012c:	0724      	lsls	r4, r4, #28
 800012e:	42a1      	cmp	r1, r4
 8000130:	d204      	bcs.n	800013c <.udivsi3_skip_div0_test+0x1c>
 8000132:	4281      	cmp	r1, r0
 8000134:	d202      	bcs.n	800013c <.udivsi3_skip_div0_test+0x1c>
 8000136:	0109      	lsls	r1, r1, #4
 8000138:	011b      	lsls	r3, r3, #4
 800013a:	e7f8      	b.n	800012e <.udivsi3_skip_div0_test+0xe>
 800013c:	00e4      	lsls	r4, r4, #3
 800013e:	42a1      	cmp	r1, r4
 8000140:	d204      	bcs.n	800014c <.udivsi3_skip_div0_test+0x2c>
 8000142:	4281      	cmp	r1, r0
 8000144:	d202      	bcs.n	800014c <.udivsi3_skip_div0_test+0x2c>
 8000146:	0049      	lsls	r1, r1, #1
 8000148:	005b      	lsls	r3, r3, #1
 800014a:	e7f8      	b.n	800013e <.udivsi3_skip_div0_test+0x1e>
 800014c:	4288      	cmp	r0, r1
 800014e:	d301      	bcc.n	8000154 <.udivsi3_skip_div0_test+0x34>
 8000150:	1a40      	subs	r0, r0, r1
 8000152:	431a      	orrs	r2, r3
 8000154:	084c      	lsrs	r4, r1, #1
 8000156:	42a0      	cmp	r0, r4
 8000158:	d302      	bcc.n	8000160 <.udivsi3_skip_div0_test+0x40>
 800015a:	1b00      	subs	r0, r0, r4
 800015c:	085c      	lsrs	r4, r3, #1
 800015e:	4322      	orrs	r2, r4
 8000160:	088c      	lsrs	r4, r1, #2
 8000162:	42a0      	cmp	r0, r4
 8000164:	d302      	bcc.n	800016c <.udivsi3_skip_div0_test+0x4c>
 8000166:	1b00      	subs	r0, r0, r4
 8000168:	089c      	lsrs	r4, r3, #2
 800016a:	4322      	orrs	r2, r4
 800016c:	08cc      	lsrs	r4, r1, #3
 800016e:	42a0      	cmp	r0, r4
 8000170:	d302      	bcc.n	8000178 <.udivsi3_skip_div0_test+0x58>
 8000172:	1b00      	subs	r0, r0, r4
 8000174:	08dc      	lsrs	r4, r3, #3
 8000176:	4322      	orrs	r2, r4
 8000178:	2800      	cmp	r0, #0
 800017a:	d003      	beq.n	8000184 <.udivsi3_skip_div0_test+0x64>
 800017c:	091b      	lsrs	r3, r3, #4
 800017e:	d001      	beq.n	8000184 <.udivsi3_skip_div0_test+0x64>
 8000180:	0909      	lsrs	r1, r1, #4
 8000182:	e7e3      	b.n	800014c <.udivsi3_skip_div0_test+0x2c>
 8000184:	1c10      	adds	r0, r2, #0
 8000186:	bc10      	pop	{r4}
 8000188:	4770      	bx	lr
 800018a:	2800      	cmp	r0, #0
 800018c:	d001      	beq.n	8000192 <.udivsi3_skip_div0_test+0x72>
 800018e:	2000      	movs	r0, #0
 8000190:	43c0      	mvns	r0, r0
 8000192:	b407      	push	{r0, r1, r2}
 8000194:	4802      	ldr	r0, [pc, #8]	; (80001a0 <.udivsi3_skip_div0_test+0x80>)
 8000196:	a102      	add	r1, pc, #8	; (adr r1, 80001a0 <.udivsi3_skip_div0_test+0x80>)
 8000198:	1840      	adds	r0, r0, r1
 800019a:	9002      	str	r0, [sp, #8]
 800019c:	bd03      	pop	{r0, r1, pc}
 800019e:	46c0      	nop			; (mov r8, r8)
 80001a0:	00000019 	.word	0x00000019

080001a4 <__aeabi_uidivmod>:
 80001a4:	2900      	cmp	r1, #0
 80001a6:	d0f0      	beq.n	800018a <.udivsi3_skip_div0_test+0x6a>
 80001a8:	b503      	push	{r0, r1, lr}
 80001aa:	f7ff ffb9 	bl	8000120 <.udivsi3_skip_div0_test>
 80001ae:	bc0e      	pop	{r1, r2, r3}
 80001b0:	4342      	muls	r2, r0
 80001b2:	1a89      	subs	r1, r1, r2
 80001b4:	4718      	bx	r3
 80001b6:	46c0      	nop			; (mov r8, r8)

080001b8 <__aeabi_idiv0>:
 80001b8:	4770      	bx	lr
 80001ba:	46c0      	nop			; (mov r8, r8)

080001bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80001bc:	480d      	ldr	r0, [pc, #52]	; (80001f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80001be:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001c0:	480d      	ldr	r0, [pc, #52]	; (80001f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80001c2:	490e      	ldr	r1, [pc, #56]	; (80001fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80001c4:	4a0e      	ldr	r2, [pc, #56]	; (8000200 <LoopForever+0xe>)
  movs r3, #0
 80001c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80001c8:	e002      	b.n	80001d0 <LoopCopyDataInit>

080001ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80001ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80001cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80001ce:	3304      	adds	r3, #4

080001d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80001d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80001d4:	d3f9      	bcc.n	80001ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80001d6:	4a0b      	ldr	r2, [pc, #44]	; (8000204 <LoopForever+0x12>)
  ldr r4, =_ebss
 80001d8:	4c0b      	ldr	r4, [pc, #44]	; (8000208 <LoopForever+0x16>)
  movs r3, #0
 80001da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80001dc:	e001      	b.n	80001e2 <LoopFillZerobss>

080001de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80001de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001e0:	3204      	adds	r2, #4

080001e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001e4:	d3fb      	bcc.n	80001de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80001e6:	f000 f813 	bl	8000210 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80001ea:	f002 f8a5 	bl	8002338 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80001ee:	f000 f8b5 	bl	800035c <main>

080001f2 <LoopForever>:

LoopForever:
    b LoopForever
 80001f2:	e7fe      	b.n	80001f2 <LoopForever>

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80001f4:	20002000 	.word	0x20002000
  mov   sp, r0          /* set stack pointer */

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80001fc:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000200:	0800251c 	.word	0x0800251c
  adds r4, r0, r3
  cmp r4, r1
  bcc CopyDataInit
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000204:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000208:	2000152c 	.word	0x2000152c

0800020c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800020c:	e7fe      	b.n	800020c <ADC1_COMP_IRQHandler>
	...

08000210 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000210:	4b11      	ldr	r3, [pc, #68]	; (8000258 <SystemInit+0x48>)
 8000212:	2201      	movs	r2, #1
 8000214:	6819      	ldr	r1, [r3, #0]
 8000216:	4311      	orrs	r1, r2
 8000218:	6019      	str	r1, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 800021a:	6858      	ldr	r0, [r3, #4]
 800021c:	490f      	ldr	r1, [pc, #60]	; (800025c <SystemInit+0x4c>)
 800021e:	4001      	ands	r1, r0
 8000220:	6059      	str	r1, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000222:	6818      	ldr	r0, [r3, #0]
 8000224:	490e      	ldr	r1, [pc, #56]	; (8000260 <SystemInit+0x50>)
 8000226:	4001      	ands	r1, r0
 8000228:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800022a:	6818      	ldr	r0, [r3, #0]
 800022c:	490d      	ldr	r1, [pc, #52]	; (8000264 <SystemInit+0x54>)
 800022e:	4001      	ands	r1, r0
 8000230:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000232:	6858      	ldr	r0, [r3, #4]
 8000234:	490c      	ldr	r1, [pc, #48]	; (8000268 <SystemInit+0x58>)
 8000236:	4001      	ands	r1, r0
 8000238:	6059      	str	r1, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800023a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800023c:	200f      	movs	r0, #15
 800023e:	4381      	bics	r1, r0
 8000240:	62d9      	str	r1, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8000242:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000244:	4909      	ldr	r1, [pc, #36]	; (800026c <SystemInit+0x5c>)
 8000246:	4001      	ands	r1, r0
 8000248:	6319      	str	r1, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800024a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800024c:	4391      	bics	r1, r2

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800024e:	2200      	movs	r2, #0
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000250:	6359      	str	r1, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000252:	609a      	str	r2, [r3, #8]

}
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	40021000 	.word	0x40021000
 800025c:	f8ffb80c 	.word	0xf8ffb80c
 8000260:	fef6ffff 	.word	0xfef6ffff
 8000264:	fffbffff 	.word	0xfffbffff
 8000268:	ffc0ffff 	.word	0xffc0ffff
 800026c:	fffffeac 	.word	0xfffffeac

08000270 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000270:	4770      	bx	lr

08000272 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000272:	e7fe      	b.n	8000272 <HardFault_Handler>

08000274 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000274:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000276:	f002 f841 	bl	80022fc <HAL_IncTick>
  osSystickHandler();
 800027a:	f000 ffa3 	bl	80011c4 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800027e:	bd08      	pop	{r3, pc}

08000280 <USART1_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8000280:	b508      	push	{r3, lr}
	HAL_UART1_IRQ();
 8000282:	f000 f8b0 	bl	80003e6 <HAL_UART1_IRQ>
}
 8000286:	bd08      	pop	{r3, pc}

08000288 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000288:	b508      	push	{r3, lr}
	HAL_UART2_IRQ();
 800028a:	f000 f8b1 	bl	80003f0 <HAL_UART2_IRQ>
}
 800028e:	bd08      	pop	{r3, pc}

08000290 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000290:	4b0e      	ldr	r3, [pc, #56]	; (80002cc <HAL_MspInit+0x3c>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000292:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000294:	6999      	ldr	r1, [r3, #24]
 8000296:	2201      	movs	r2, #1
 8000298:	4311      	orrs	r1, r2
 800029a:	6199      	str	r1, [r3, #24]
 800029c:	699b      	ldr	r3, [r3, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800029e:	2100      	movs	r1, #0
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002a0:	401a      	ands	r2, r3

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002a2:	2005      	movs	r0, #5
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002a4:	9201      	str	r2, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002a6:	4240      	negs	r0, r0
 80002a8:	1c0a      	adds	r2, r1, #0
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002aa:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002ac:	f001 ffa0 	bl	80021f0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80002b0:	2002      	movs	r0, #2
 80002b2:	4240      	negs	r0, r0
 80002b4:	2103      	movs	r1, #3
 80002b6:	2200      	movs	r2, #0
 80002b8:	f001 ff9a 	bl	80021f0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 80002bc:	2001      	movs	r0, #1
 80002be:	4240      	negs	r0, r0
 80002c0:	2103      	movs	r1, #3
 80002c2:	2200      	movs	r2, #0
 80002c4:	f001 ff94 	bl	80021f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002c8:	bd07      	pop	{r0, r1, r2, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)
 80002cc:	40021000 	.word	0x40021000

080002d0 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80002d0:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80002d2:	6802      	ldr	r2, [r0, #0]
 80002d4:	4b14      	ldr	r3, [pc, #80]	; (8000328 <HAL_UART_MspInit+0x58>)
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80002d6:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80002d8:	429a      	cmp	r2, r3
 80002da:	d122      	bne.n	8000322 <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80002dc:	4b13      	ldr	r3, [pc, #76]	; (800032c <HAL_UART_MspInit+0x5c>)
 80002de:	2280      	movs	r2, #128	; 0x80
 80002e0:	69d9      	ldr	r1, [r3, #28]
 80002e2:	0292      	lsls	r2, r2, #10
 80002e4:	4311      	orrs	r1, r2
 80002e6:	61d9      	str	r1, [r3, #28]
 80002e8:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002ea:	2090      	movs	r0, #144	; 0x90
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80002ec:	401a      	ands	r2, r3
 80002ee:	9200      	str	r2, [sp, #0]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80002f0:	2503      	movs	r5, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80002f2:	2401      	movs	r4, #1
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80002f4:	9b00      	ldr	r3, [sp, #0]
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002f6:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f8:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002fa:	05c0      	lsls	r0, r0, #23
 80002fc:	a901      	add	r1, sp, #4
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fe:	9303      	str	r3, [sp, #12]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000300:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000302:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000304:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000306:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000308:	f001 fe18 	bl	8001f3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800030c:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800030e:	230c      	movs	r3, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000310:	05c0      	lsls	r0, r0, #23
 8000312:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000314:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000316:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000318:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800031a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800031c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031e:	f001 fe0d 	bl	8001f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000322:	b006      	add	sp, #24
 8000324:	bd70      	pop	{r4, r5, r6, pc}
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	40004400 	.word	0x40004400
 800032c:	40021000 	.word	0x40021000

08000330 <HAL_UART_MspDeInit>:
  }

}

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000330:	b508      	push	{r3, lr}

  if(huart->Instance==USART2)
 8000332:	6802      	ldr	r2, [r0, #0]
 8000334:	4b06      	ldr	r3, [pc, #24]	; (8000350 <HAL_UART_MspDeInit+0x20>)
 8000336:	429a      	cmp	r2, r3
 8000338:	d109      	bne.n	800034e <HAL_UART_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800033a:	4b06      	ldr	r3, [pc, #24]	; (8000354 <HAL_UART_MspDeInit+0x24>)
 800033c:	4a06      	ldr	r2, [pc, #24]	; (8000358 <HAL_UART_MspDeInit+0x28>)
 800033e:	69d9      	ldr	r1, [r3, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8000340:	2090      	movs	r0, #144	; 0x90
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8000342:	400a      	ands	r2, r1
 8000344:	61da      	str	r2, [r3, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8000346:	05c0      	lsls	r0, r0, #23
 8000348:	210f      	movs	r1, #15
 800034a:	f001 fea9 	bl	80020a0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 800034e:	bd08      	pop	{r3, pc}
 8000350:	40004400 	.word	0x40004400
 8000354:	40021000 	.word	0x40021000
 8000358:	fffdffff 	.word	0xfffdffff

0800035c <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "Drone_App.h"

int main(void)
{
 800035c:	b508      	push	{r3, lr}

	systemInit();
 800035e:	f000 fa7f 	bl	8000860 <systemInit>
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
  //pbq = xQueueCreate(10, sizeof(int));

	taskCreation();
 8000362:	f000 fa2b 	bl	80007bc <taskCreation>

    /* Start the RTOS Scheduler */
    vTaskStartScheduler();
 8000366:	f000 fb9d 	bl	8000aa4 <vTaskStartScheduler>
 800036a:	e7fe      	b.n	800036a <main+0xe>

0800036c <initString>:
#include "Strings.h"

void initString(char * buffer, uint8_t length)
{
	uint8_t i;
	for(i=0;i<length;i++)
 800036c:	1c03      	adds	r3, r0, #0
 800036e:	1a1a      	subs	r2, r3, r0
 8000370:	b2d2      	uxtb	r2, r2
 8000372:	428a      	cmp	r2, r1
 8000374:	d203      	bcs.n	800037e <initString+0x12>
	{
		buffer[i] = 0;
 8000376:	2200      	movs	r2, #0
 8000378:	701a      	strb	r2, [r3, #0]
 800037a:	3301      	adds	r3, #1
 800037c:	e7f7      	b.n	800036e <initString+0x2>
	}
}
 800037e:	4770      	bx	lr

08000380 <CreateFIFO>:

void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
	buffer->bufferLen = size;
	buffer->rxPtr = 0;
 8000380:	2300      	movs	r3, #0
//#include "interrupts.h"


void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
 8000382:	6041      	str	r1, [r0, #4]
	buffer->bufferLen = size;
 8000384:	8102      	strh	r2, [r0, #8]
	buffer->rxPtr = 0;
 8000386:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 8000388:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 800038a:	8143      	strh	r3, [r0, #10]
}
 800038c:	4770      	bx	lr

0800038e <ResetFIFO>:

void ResetFIFO(CircularBuffer* buffer)
{
	buffer->rxPtr = 0;
 800038e:	2300      	movs	r3, #0
 8000390:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 8000392:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 8000394:	8143      	strh	r3, [r0, #10]
}
 8000396:	4770      	bx	lr

08000398 <GetFIFOByte>:

uint8_t GetFIFOByte(CircularBuffer* buffer)
{
 8000398:	b538      	push	{r3, r4, r5, lr}
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
 800039a:	6842      	ldr	r2, [r0, #4]
 800039c:	8803      	ldrh	r3, [r0, #0]
	buffer->txPtr = 0;
    buffer->numOfBytes = 0;
}

uint8_t GetFIFOByte(CircularBuffer* buffer)
{
 800039e:	1c04      	adds	r4, r0, #0
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
 80003a0:	5cd5      	ldrb	r5, [r2, r3]
    buffer->numOfBytes--;
 80003a2:	8942      	ldrh	r2, [r0, #10]
    buffer->rxPtr++;
 80003a4:	3301      	adds	r3, #1
uint8_t GetFIFOByte(CircularBuffer* buffer)
{
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
    buffer->numOfBytes--;
 80003a6:	3a01      	subs	r2, #1
 80003a8:	8142      	strh	r2, [r0, #10]
    buffer->rxPtr++;
    buffer->rxPtr %= buffer->bufferLen;
 80003aa:	8921      	ldrh	r1, [r4, #8]
 80003ac:	b298      	uxth	r0, r3
 80003ae:	f7ff fef9 	bl	80001a4 <__aeabi_uidivmod>
    //interruptsEnable();
    return result;
}
 80003b2:	1c28      	adds	r0, r5, #0
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
    buffer->numOfBytes--;
    buffer->rxPtr++;
    buffer->rxPtr %= buffer->bufferLen;
 80003b4:	8021      	strh	r1, [r4, #0]
    //interruptsEnable();
    return result;
}
 80003b6:	bd38      	pop	{r3, r4, r5, pc}

080003b8 <AddFIFOByte>:

void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
 80003b8:	b510      	push	{r4, lr}
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
 80003ba:	6842      	ldr	r2, [r0, #4]
 80003bc:	8843      	ldrh	r3, [r0, #2]
    //interruptsEnable();
    return result;
}

void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
 80003be:	1c04      	adds	r4, r0, #0
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
 80003c0:	54d1      	strb	r1, [r2, r3]
    buffer->numOfBytes++;
 80003c2:	8943      	ldrh	r3, [r0, #10]
 80003c4:	3301      	adds	r3, #1
 80003c6:	8143      	strh	r3, [r0, #10]
    buffer->txPtr++;
 80003c8:	8840      	ldrh	r0, [r0, #2]
    buffer->txPtr %= buffer->bufferLen;
 80003ca:	8921      	ldrh	r1, [r4, #8]
void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
    buffer->numOfBytes++;
    buffer->txPtr++;
 80003cc:	3001      	adds	r0, #1
    buffer->txPtr %= buffer->bufferLen;
 80003ce:	b280      	uxth	r0, r0
 80003d0:	f7ff fee8 	bl	80001a4 <__aeabi_uidivmod>
 80003d4:	8061      	strh	r1, [r4, #2]
	//interruptsEnable();
}
 80003d6:	bd10      	pop	{r4, pc}

080003d8 <GetFIFOPendingBytes>:



uint16_t GetFIFOPendingBytes(CircularBuffer* buffer)
{
    return buffer->numOfBytes;
 80003d8:	8940      	ldrh	r0, [r0, #10]
}
 80003da:	4770      	bx	lr

080003dc <GetFIFOFreeBytes>:

uint16_t GetFIFOFreeBytes(CircularBuffer* buffer)
{
    return (buffer->bufferLen)-(buffer->numOfBytes);
 80003dc:	8902      	ldrh	r2, [r0, #8]
 80003de:	8943      	ldrh	r3, [r0, #10]
 80003e0:	1ad0      	subs	r0, r2, r3
 80003e2:	b280      	uxth	r0, r0
}
 80003e4:	4770      	bx	lr

080003e6 <HAL_UART1_IRQ>:
//		/* IRQ_B1			*/	{EXTI0_1_IRQn		,	IRQ_PRIORITY_1	 ,	IRQ_SUBPRIORITY_0,		IRQ_ENABLE	},
};


void HAL_UART1_IRQ(void)
{
 80003e6:	b508      	push	{r3, lr}
#ifdef IS_UART1
	uartInterruptHandler(UART_1);
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 f82d 	bl	8000448 <uartInterruptHandler>
#endif
}
 80003ee:	bd08      	pop	{r3, pc}

080003f0 <HAL_UART2_IRQ>:

void HAL_UART2_IRQ(void)
{
 80003f0:	b508      	push	{r3, lr}
#ifdef IS_UART2
	uartInterruptHandler(UART_2);
 80003f2:	2001      	movs	r0, #1
 80003f4:	f000 f828 	bl	8000448 <uartInterruptHandler>
#endif
}
 80003f8:	bd08      	pop	{r3, pc}

080003fa <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
	//buttonInterruptHandler();
}
 80003fa:	4770      	bx	lr

080003fc <interruptsInit>:
#include "interrupts_map.h"

extern tInterruptsInstanceMap interruptsInstanceMap[NUM_OF_IRQS];

void interruptsInit( void )
{
 80003fc:	b510      	push	{r4, lr}
 80003fe:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (SVC_IRQn <= (interruptsInstanceMap[i].IRQn))
 8000400:	4b06      	ldr	r3, [pc, #24]	; (800041c <interruptsInit+0x20>)
 8000402:	2000      	movs	r0, #0
 8000404:	18e3      	adds	r3, r4, r3
 8000406:	5618      	ldrsb	r0, [r3, r0]
 8000408:	1d42      	adds	r2, r0, #5
 800040a:	db03      	blt.n	8000414 <interruptsInit+0x18>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
 800040c:	7859      	ldrb	r1, [r3, #1]
 800040e:	789a      	ldrb	r2, [r3, #2]
 8000410:	f001 feee 	bl	80021f0 <HAL_NVIC_SetPriority>
 8000414:	3404      	adds	r4, #4

void interruptsInit( void )
{
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
 8000416:	2c0c      	cmp	r4, #12
 8000418:	d1f2      	bne.n	8000400 <interruptsInit+0x4>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
		}
	}

}
 800041a:	bd10      	pop	{r4, pc}
 800041c:	20000004 	.word	0x20000004

08000420 <interruptsStart>:

void interruptsStart( void )
{
 8000420:	b510      	push	{r4, lr}
 8000422:	2400      	movs	r4, #0
 8000424:	4b07      	ldr	r3, [pc, #28]	; (8000444 <interruptsStart+0x24>)
 8000426:	18e3      	adds	r3, r4, r3
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (interruptsInstanceMap[i].State == IRQ_ENABLE)
 8000428:	78da      	ldrb	r2, [r3, #3]
 800042a:	2a01      	cmp	r2, #1
 800042c:	d105      	bne.n	800043a <interruptsStart+0x1a>
		{
			if (IS_NVIC_DEVICE_IRQ(interruptsInstanceMap[i].IRQn))
 800042e:	2000      	movs	r0, #0
 8000430:	5618      	ldrsb	r0, [r3, r0]
 8000432:	2800      	cmp	r0, #0
 8000434:	db01      	blt.n	800043a <interruptsStart+0x1a>
			{
				HAL_NVIC_EnableIRQ(interruptsInstanceMap[i].IRQn);
 8000436:	f001 ff0d 	bl	8002254 <HAL_NVIC_EnableIRQ>
 800043a:	3404      	adds	r4, #4

void interruptsStart( void )
{
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
 800043c:	2c0c      	cmp	r4, #12
 800043e:	d1f1      	bne.n	8000424 <interruptsStart+0x4>
			}

		}
	}

}
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	20000004 	.word	0x20000004

08000448 <uartInterruptHandler>:
uint8_t RxByte;
static eUart uartPortIRQ;


void uartInterruptHandler(eUart uartPort)
{
 8000448:	b508      	push	{r3, lr}
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el código de MTG
    uart_instance = &uartHandlers[uartPort];
    uartPortIRQ = uartPort;
 800044a:	4b04      	ldr	r3, [pc, #16]	; (800045c <uartInterruptHandler+0x14>)
 800044c:	7018      	strb	r0, [r3, #0]

void uartInterruptHandler(eUart uartPort)
{
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el código de MTG
    uart_instance = &uartHandlers[uartPort];
 800044e:	2370      	movs	r3, #112	; 0x70
 8000450:	4358      	muls	r0, r3
 8000452:	4b03      	ldr	r3, [pc, #12]	; (8000460 <uartInterruptHandler+0x18>)
 8000454:	18c0      	adds	r0, r0, r3
    uartPortIRQ = uartPort;
    HAL_UART_IRQHandler(uart_instance);
 8000456:	f001 f999 	bl	800178c <HAL_UART_IRQHandler>
}
 800045a:	bd08      	pop	{r3, pc}
 800045c:	20000030 	.word	0x20000030
 8000460:	20001374 	.word	0x20001374

08000464 <uartInit>:
    const tUartInstanceMap* uart_instance;
    uint8_t i;


	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
 8000464:	4b1d      	ldr	r3, [pc, #116]	; (80004dc <uartInit+0x78>)
    HAL_UART_IRQHandler(uart_instance);
}


void uartInit(void)
{
 8000466:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    const tUartInstanceMap* uart_instance;
    uint8_t i;


	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
 8000468:	6999      	ldr	r1, [r3, #24]
 800046a:	2280      	movs	r2, #128	; 0x80
 800046c:	01d2      	lsls	r2, r2, #7
 800046e:	4311      	orrs	r1, r2
 8000470:	6199      	str	r1, [r3, #24]
 8000472:	6999      	ldr	r1, [r3, #24]
 8000474:	4c1a      	ldr	r4, [pc, #104]	; (80004e0 <uartInit+0x7c>)
 8000476:	400a      	ands	r2, r1
 8000478:	9200      	str	r2, [sp, #0]
 800047a:	9a00      	ldr	r2, [sp, #0]
	#endif
	#ifdef IS_UART1
        __HAL_RCC_USART2_CLK_ENABLE();
 800047c:	69d9      	ldr	r1, [r3, #28]
 800047e:	2280      	movs	r2, #128	; 0x80
 8000480:	0292      	lsls	r2, r2, #10
 8000482:	4311      	orrs	r1, r2
 8000484:	61d9      	str	r1, [r3, #28]
 8000486:	69db      	ldr	r3, [r3, #28]
 8000488:	4d16      	ldr	r5, [pc, #88]	; (80004e4 <uartInit+0x80>)
 800048a:	401a      	ands	r2, r3
 800048c:	9201      	str	r2, [sp, #4]
 800048e:	9b01      	ldr	r3, [sp, #4]
 8000490:	2600      	movs	r6, #0

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 8000492:	6862      	ldr	r2, [r4, #4]
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
 8000494:	6823      	ldr	r3, [r4, #0]
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 8000496:	606a      	str	r2, [r5, #4]
        uart_handler->Init.WordLength = uart_instance->dataSize;
 8000498:	7a22      	ldrb	r2, [r4, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 800049a:	210c      	movs	r1, #12
    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
 800049c:	60aa      	str	r2, [r5, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 800049e:	7aa2      	ldrb	r2, [r4, #10]
        uart_handler->Init.Parity     = uart_instance->parity;
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 80004a0:	6169      	str	r1, [r5, #20]
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 80004a2:	60ea      	str	r2, [r5, #12]
        uart_handler->Init.Parity     = uart_instance->parity;
 80004a4:	7a62      	ldrb	r2, [r4, #9]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
        //se pueden añadir los parámetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 80004a6:	2120      	movs	r1, #32
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
 80004a8:	612a      	str	r2, [r5, #16]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80004aa:	2200      	movs	r2, #0
 80004ac:	61aa      	str	r2, [r5, #24]
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004ae:	626a      	str	r2, [r5, #36]	; 0x24
        //se pueden añadir los parámetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 80004b0:	681a      	ldr	r2, [r3, #0]
 80004b2:	4f0d      	ldr	r7, [pc, #52]	; (80004e8 <uartInit+0x84>)
 80004b4:	430a      	orrs	r2, r1
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
 80004b6:	602b      	str	r3, [r5, #0]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
        //se pueden añadir los parámetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	19f0      	adds	r0, r6, r7

		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 80004bc:	8aa2      	ldrh	r2, [r4, #20]
 80004be:	69a1      	ldr	r1, [r4, #24]
 80004c0:	370c      	adds	r7, #12
 80004c2:	f7ff ff5d 	bl	8000380 <CreateFIFO>
 80004c6:	19b8      	adds	r0, r7, r6
                UARTInstanceMap[i].rxBufferPtr,
                UARTInstanceMap[i].rxBufferSize);

		CreateFIFO(&uartCircularBuffers[i].txBuffer,
 80004c8:	89a2      	ldrh	r2, [r4, #12]
 80004ca:	6921      	ldr	r1, [r4, #16]
 80004cc:	3618      	adds	r6, #24
 80004ce:	f7ff ff57 	bl	8000380 <CreateFIFO>
 80004d2:	342c      	adds	r4, #44	; 0x2c
 80004d4:	3570      	adds	r5, #112	; 0x70
	#endif
	#ifdef IS_UART1
        __HAL_RCC_USART2_CLK_ENABLE();
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
 80004d6:	2e30      	cmp	r6, #48	; 0x30
 80004d8:	d1db      	bne.n	8000492 <uartInit+0x2e>

		CreateFIFO(&uartCircularBuffers[i].txBuffer,
                UARTInstanceMap[i].txBufferPtr,
                UARTInstanceMap[i].txBufferSize);
    }
}
 80004da:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80004dc:	40021000 	.word	0x40021000
 80004e0:	08002404 	.word	0x08002404
 80004e4:	20001374 	.word	0x20001374
 80004e8:	20001344 	.word	0x20001344

080004ec <uartStart>:

    return HAL_OK;
}

HAL_StatusTypeDef uartStart(void)
{
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	4c0c      	ldr	r4, [pc, #48]	; (8000520 <uartStart+0x34>)
 80004f0:	1c26      	adds	r6, r4, #0
 80004f2:	36e0      	adds	r6, #224	; 0xe0
    uint8_t i;
    UART_HandleTypeDef* uart_handler;

    for(i=0; i<NUM_OF_UART; i++){
        uart_handler = &uartHandlers[i];
        if(HAL_UART_DeInit(uart_handler) != HAL_OK)
 80004f4:	1c20      	adds	r0, r4, #0
 80004f6:	f000 fe7f 	bl	80011f8 <HAL_UART_DeInit>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	d001      	beq.n	8000502 <uartStart+0x16>
        {
            return HAL_ERROR;
 80004fe:	2501      	movs	r5, #1
 8000500:	e00c      	b.n	800051c <uartStart+0x30>
        }
        if(HAL_UART_Init(uart_handler) != HAL_OK)
 8000502:	1c20      	adds	r0, r4, #0
 8000504:	f001 f890 	bl	8001628 <HAL_UART_Init>
 8000508:	1e05      	subs	r5, r0, #0
 800050a:	d1f8      	bne.n	80004fe <uartStart+0x12>
        {
            return HAL_ERROR;
        }
        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 800050c:	1c20      	adds	r0, r4, #0
 800050e:	4905      	ldr	r1, [pc, #20]	; (8000524 <uartStart+0x38>)
 8000510:	2201      	movs	r2, #1
 8000512:	3470      	adds	r4, #112	; 0x70
 8000514:	f000 feba 	bl	800128c <HAL_UART_Receive_IT>
HAL_StatusTypeDef uartStart(void)
{
    uint8_t i;
    UART_HandleTypeDef* uart_handler;

    for(i=0; i<NUM_OF_UART; i++){
 8000518:	42b4      	cmp	r4, r6
 800051a:	d1eb      	bne.n	80004f4 <uartStart+0x8>
            return HAL_ERROR;
        }
        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
    }
    return HAL_OK;
}
 800051c:	1c28      	adds	r0, r5, #0
 800051e:	bd70      	pop	{r4, r5, r6, pc}
 8000520:	20001374 	.word	0x20001374
 8000524:	20001454 	.word	0x20001454

08000528 <uartRead>:

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
 8000528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t i=0;
    uint8_t byte=0;
    uint32_t bufferSize = 30;
    uint8_t result;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 5 ){
 800052a:	2518      	movs	r5, #24
 800052c:	4345      	muls	r5, r0
 800052e:	4b12      	ldr	r3, [pc, #72]	; (8000578 <uartRead+0x50>)
    }
    return HAL_OK;
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
 8000530:	1c0e      	adds	r6, r1, #0
    uint32_t i=0;
    uint8_t byte=0;
    uint32_t bufferSize = 30;
    uint8_t result;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 5 ){
 8000532:	18ed      	adds	r5, r5, r3
 8000534:	1c28      	adds	r0, r5, #0
    }
    return HAL_OK;
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
 8000536:	1c17      	adds	r7, r2, #0
    uint32_t i=0;
    uint8_t byte=0;
    uint32_t bufferSize = 30;
    uint8_t result;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 5 ){
 8000538:	f7ff ff4e 	bl	80003d8 <GetFIFOPendingBytes>
 800053c:	2804      	cmp	r0, #4
 800053e:	d805      	bhi.n	800054c <uartRead+0x24>
		initString(buffer,bufferSize);
 8000540:	1c30      	adds	r0, r6, #0
 8000542:	211e      	movs	r1, #30
 8000544:	f7ff ff12 	bl	800036c <initString>
		result = HAL_ERROR;
 8000548:	2001      	movs	r0, #1
 800054a:	e013      	b.n	8000574 <uartRead+0x4c>
    }else{
    	GPIOWrite(GPIO_1, GPIO_HIGH);
 800054c:	2007      	movs	r0, #7
 800054e:	2101      	movs	r1, #1
 8000550:	f000 f8ac 	bl	80006ac <GPIOWrite>
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
    uint32_t i=0;
    uint8_t byte=0;
 8000554:	2000      	movs	r0, #0
    return HAL_OK;
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
    uint32_t i=0;
 8000556:	1c04      	adds	r4, r0, #0
    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 5 ){
		initString(buffer,bufferSize);
		result = HAL_ERROR;
    }else{
    	GPIOWrite(GPIO_1, GPIO_HIGH);
        while((byte != lastChar) && (i<bufferSize) )
 8000558:	42b8      	cmp	r0, r7
 800055a:	d007      	beq.n	800056c <uartRead+0x44>
 800055c:	2c1e      	cmp	r4, #30
 800055e:	d005      	beq.n	800056c <uartRead+0x44>
        {
            byte = GetFIFOByte(&uartCircularBuffers[uartPort].rxBuffer);
 8000560:	1c28      	adds	r0, r5, #0
 8000562:	f7ff ff19 	bl	8000398 <GetFIFOByte>
            buffer[i] = byte;
 8000566:	5530      	strb	r0, [r6, r4]
            i++;
 8000568:	3401      	adds	r4, #1
 800056a:	e7f5      	b.n	8000558 <uartRead+0x30>
        }
        ResetFIFO(&uartCircularBuffers[uartPort].rxBuffer);
 800056c:	1c28      	adds	r0, r5, #0
 800056e:	f7ff ff0e 	bl	800038e <ResetFIFO>
        result = HAL_OK;
 8000572:	2000      	movs	r0, #0
    }

    return result;
}
 8000574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	20001344 	.word	0x20001344

0800057c <uartWrite>:

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
 800057c:	b538      	push	{r3, r4, r5, lr}
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 800057e:	2470      	movs	r4, #112	; 0x70
 8000580:	4344      	muls	r4, r0
 8000582:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <uartWrite+0x38>)
 8000584:	1c08      	adds	r0, r1, #0

    return result;
}

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
 8000586:	1c0d      	adds	r5, r1, #0
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 8000588:	18e4      	adds	r4, r4, r3
 800058a:	f001 ff0c 	bl	80023a6 <strlen>
 800058e:	1c29      	adds	r1, r5, #0
 8000590:	b282      	uxth	r2, r0
 8000592:	1c20      	adds	r0, r4, #0
 8000594:	f000 fe4d 	bl	8001232 <HAL_UART_Transmit_IT>
 8000598:	1c05      	adds	r5, r0, #0
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 800059a:	1c20      	adds	r0, r4, #0
 800059c:	f000 fecc 	bl	8001338 <HAL_UART_GetState>
 80005a0:	2821      	cmp	r0, #33	; 0x21
 80005a2:	d0fa      	beq.n	800059a <uartWrite+0x1e>
    HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX_RX);
 80005a4:	1c20      	adds	r0, r4, #0
 80005a6:	f000 fec7 	bl	8001338 <HAL_UART_GetState>

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 80005aa:	2823      	cmp	r0, #35	; 0x23
 80005ac:	d0f5      	beq.n	800059a <uartWrite+0x1e>
    HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX_RX);
    return error;

}
 80005ae:	1c28      	adds	r0, r5, #0
 80005b0:	bd38      	pop	{r3, r4, r5, pc}
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	20001374 	.word	0x20001374

080005b8 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{

}
 80005b8:	4770      	bx	lr
	...

080005bc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart_handler)
{
 80005bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 80005be:	4e0c      	ldr	r6, [pc, #48]	; (80005f0 <HAL_UART_RxCpltCallback+0x34>)
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart_handler)
{
 80005c0:	9001      	str	r0, [sp, #4]

	if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 80005c2:	7830      	ldrb	r0, [r6, #0]
 80005c4:	2518      	movs	r5, #24
 80005c6:	4368      	muls	r0, r5
 80005c8:	4f0a      	ldr	r7, [pc, #40]	; (80005f4 <HAL_UART_RxCpltCallback+0x38>)
 80005ca:	19c0      	adds	r0, r0, r7
 80005cc:	f7ff ff06 	bl	80003dc <GetFIFOFreeBytes>
 80005d0:	4c09      	ldr	r4, [pc, #36]	; (80005f8 <HAL_UART_RxCpltCallback+0x3c>)
 80005d2:	2800      	cmp	r0, #0
 80005d4:	d005      	beq.n	80005e2 <HAL_UART_RxCpltCallback+0x26>
		AddFIFOByte(&uartCircularBuffers[uartPortIRQ].rxBuffer, RxByte);
 80005d6:	7830      	ldrb	r0, [r6, #0]
 80005d8:	7821      	ldrb	r1, [r4, #0]
 80005da:	4345      	muls	r5, r0
 80005dc:	19e8      	adds	r0, r5, r7
 80005de:	f7ff feeb 	bl	80003b8 <AddFIFOByte>
	}

	 HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 80005e2:	9801      	ldr	r0, [sp, #4]
 80005e4:	1c21      	adds	r1, r4, #0
 80005e6:	2201      	movs	r2, #1
 80005e8:	f000 fe50 	bl	800128c <HAL_UART_Receive_IT>

}
 80005ec:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	20000030 	.word	0x20000030
 80005f4:	20001344 	.word	0x20001344
 80005f8:	20001454 	.word	0x20001454

080005fc <InitGPIOClock>:

void InitGPIOClock(eGPIO port)
{
	/* Enable the GPIO Clock */
#ifdef GPIOA
	if ( GPIOInstanceMap[port].port == GPIOA ){
 80005fc:	4b25      	ldr	r3, [pc, #148]	; (8000694 <InitGPIOClock+0x98>)
 80005fe:	0100      	lsls	r0, r0, #4
 8000600:	58c3      	ldr	r3, [r0, r3]
 8000602:	2290      	movs	r2, #144	; 0x90

extern const tGPIOInstanceMap GPIOInstanceMap[NUM_OF_GPIO];


void InitGPIOClock(eGPIO port)
{
 8000604:	b086      	sub	sp, #24
	/* Enable the GPIO Clock */
#ifdef GPIOA
	if ( GPIOInstanceMap[port].port == GPIOA ){
 8000606:	05d2      	lsls	r2, r2, #23
 8000608:	4293      	cmp	r3, r2
 800060a:	d10a      	bne.n	8000622 <InitGPIOClock+0x26>
		__GPIOA_CLK_ENABLE();
 800060c:	4b22      	ldr	r3, [pc, #136]	; (8000698 <InitGPIOClock+0x9c>)
 800060e:	2280      	movs	r2, #128	; 0x80
 8000610:	6959      	ldr	r1, [r3, #20]
 8000612:	0292      	lsls	r2, r2, #10
 8000614:	4311      	orrs	r1, r2
 8000616:	6159      	str	r1, [r3, #20]
 8000618:	695b      	ldr	r3, [r3, #20]
 800061a:	401a      	ands	r2, r3
 800061c:	9201      	str	r2, [sp, #4]
 800061e:	9b01      	ldr	r3, [sp, #4]
 8000620:	e036      	b.n	8000690 <InitGPIOClock+0x94>
	}
#endif //GPIOA

#ifdef GPIOB
	if( GPIOInstanceMap[port].port == GPIOB ){
 8000622:	4a1e      	ldr	r2, [pc, #120]	; (800069c <InitGPIOClock+0xa0>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d10a      	bne.n	800063e <InitGPIOClock+0x42>
		__GPIOB_CLK_ENABLE();
 8000628:	4b1b      	ldr	r3, [pc, #108]	; (8000698 <InitGPIOClock+0x9c>)
 800062a:	2280      	movs	r2, #128	; 0x80
 800062c:	6959      	ldr	r1, [r3, #20]
 800062e:	02d2      	lsls	r2, r2, #11
 8000630:	4311      	orrs	r1, r2
 8000632:	6159      	str	r1, [r3, #20]
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	401a      	ands	r2, r3
 8000638:	9202      	str	r2, [sp, #8]
 800063a:	9b02      	ldr	r3, [sp, #8]
 800063c:	e028      	b.n	8000690 <InitGPIOClock+0x94>
	}
#endif //GPIOB

#ifdef GPIOC
	if( GPIOInstanceMap[port].port == GPIOC ){
 800063e:	4a18      	ldr	r2, [pc, #96]	; (80006a0 <InitGPIOClock+0xa4>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d10a      	bne.n	800065a <InitGPIOClock+0x5e>
		__GPIOC_CLK_ENABLE();
 8000644:	4b14      	ldr	r3, [pc, #80]	; (8000698 <InitGPIOClock+0x9c>)
 8000646:	2280      	movs	r2, #128	; 0x80
 8000648:	6959      	ldr	r1, [r3, #20]
 800064a:	0312      	lsls	r2, r2, #12
 800064c:	4311      	orrs	r1, r2
 800064e:	6159      	str	r1, [r3, #20]
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	401a      	ands	r2, r3
 8000654:	9203      	str	r2, [sp, #12]
 8000656:	9b03      	ldr	r3, [sp, #12]
 8000658:	e01a      	b.n	8000690 <InitGPIOClock+0x94>
	}
#endif //GPIOC

#ifdef GPIOD
	if( GPIOInstanceMap[port].port == GPIOD ){
 800065a:	4a12      	ldr	r2, [pc, #72]	; (80006a4 <InitGPIOClock+0xa8>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d10a      	bne.n	8000676 <InitGPIOClock+0x7a>
		__GPIOD_CLK_ENABLE();
 8000660:	4b0d      	ldr	r3, [pc, #52]	; (8000698 <InitGPIOClock+0x9c>)
 8000662:	2280      	movs	r2, #128	; 0x80
 8000664:	6959      	ldr	r1, [r3, #20]
 8000666:	0352      	lsls	r2, r2, #13
 8000668:	4311      	orrs	r1, r2
 800066a:	6159      	str	r1, [r3, #20]
 800066c:	695b      	ldr	r3, [r3, #20]
 800066e:	401a      	ands	r2, r3
 8000670:	9204      	str	r2, [sp, #16]
 8000672:	9b04      	ldr	r3, [sp, #16]
 8000674:	e00c      	b.n	8000690 <InitGPIOClock+0x94>
	}
#endif //GPIOD

#ifdef GPIOF
	if( GPIOInstanceMap[port].port == GPIOF ){
 8000676:	4a0c      	ldr	r2, [pc, #48]	; (80006a8 <InitGPIOClock+0xac>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d109      	bne.n	8000690 <InitGPIOClock+0x94>
		__GPIOF_CLK_ENABLE();
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <InitGPIOClock+0x9c>)
 800067e:	2280      	movs	r2, #128	; 0x80
 8000680:	6959      	ldr	r1, [r3, #20]
 8000682:	03d2      	lsls	r2, r2, #15
 8000684:	4311      	orrs	r1, r2
 8000686:	6159      	str	r1, [r3, #20]
 8000688:	695b      	ldr	r3, [r3, #20]
 800068a:	401a      	ands	r2, r3
 800068c:	9205      	str	r2, [sp, #20]
 800068e:	9b05      	ldr	r3, [sp, #20]
	}
#endif //GPIOF

}
 8000690:	b006      	add	sp, #24
 8000692:	4770      	bx	lr
 8000694:	0800245c 	.word	0x0800245c
 8000698:	40021000 	.word	0x40021000
 800069c:	48000400 	.word	0x48000400
 80006a0:	48000800 	.word	0x48000800
 80006a4:	48000c00 	.word	0x48000c00
 80006a8:	48001400 	.word	0x48001400

080006ac <GPIOWrite>:
		/* No else needed */
	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
 80006ac:	b510      	push	{r4, lr}
 80006ae:	1e0a      	subs	r2, r1, #0
	if ( value != GPIO_DEFAULT )
 80006b0:	2a03      	cmp	r2, #3
 80006b2:	d00e      	beq.n	80006d2 <GPIOWrite+0x26>
 80006b4:	4c07      	ldr	r4, [pc, #28]	; (80006d4 <GPIOWrite+0x28>)
 80006b6:	0103      	lsls	r3, r0, #4
	{
		if ( value != GPIO_TOGGLE )
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 80006b8:	58e0      	ldr	r0, [r4, r3]
 80006ba:	18e3      	adds	r3, r4, r3
 80006bc:	8899      	ldrh	r1, [r3, #4]

void GPIOWrite(eGPIO port, eGPIOValue value)
{
	if ( value != GPIO_DEFAULT )
	{
		if ( value != GPIO_TOGGLE )
 80006be:	2a02      	cmp	r2, #2
 80006c0:	d002      	beq.n	80006c8 <GPIOWrite+0x1c>
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 80006c2:	f001 fd67 	bl	8002194 <HAL_GPIO_WritePin>
 80006c6:	e004      	b.n	80006d2 <GPIOWrite+0x26>
		{
//			  GPIOWrite(port, GPIO_HIGH);
//			  HAL_Delay(200);
//			  GPIOWrite(port, GPIO_LOW);
//			  HAL_Delay(200);
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 80006c8:	f001 fd6a 	bl	80021a0 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 80006cc:	2064      	movs	r0, #100	; 0x64
 80006ce:	f001 fe23 	bl	8002318 <HAL_Delay>
		}
	}
}
 80006d2:	bd10      	pop	{r4, pc}
 80006d4:	0800245c 	.word	0x0800245c

080006d8 <GPIOInit>:

}


void GPIOInit( void )
{
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	4c11      	ldr	r4, [pc, #68]	; (8000720 <GPIOInit+0x48>)
 80006dc:	b087      	sub	sp, #28
	uint8_t 			port;
	GPIO_InitTypeDef  	GPIO_InitStructure;

	for (port = 0; port < NUM_OF_GPIO; port++)
 80006de:	2500      	movs	r5, #0
	{
		/* Enable GPIO clock of corresponding port */
		InitGPIOClock(port);
 80006e0:	1c28      	adds	r0, r5, #0
 80006e2:	f7ff ff8b 	bl	80005fc <InitGPIOClock>

		/* Configure the GPIO parameters */
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 80006e6:	8823      	ldrh	r3, [r4, #0]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;

		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 80006e8:	a901      	add	r1, sp, #4
	{
		/* Enable GPIO clock of corresponding port */
		InitGPIOClock(port);

		/* Configure the GPIO parameters */
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 80006ea:	9301      	str	r3, [sp, #4]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 80006ec:	6863      	ldr	r3, [r4, #4]
 80006ee:	9302      	str	r3, [sp, #8]
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
 80006f0:	7a23      	ldrb	r3, [r4, #8]
 80006f2:	9304      	str	r3, [sp, #16]
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
 80006f4:	7a63      	ldrb	r3, [r4, #9]
 80006f6:	9303      	str	r3, [sp, #12]
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;
 80006f8:	7aa3      	ldrb	r3, [r4, #10]
 80006fa:	9305      	str	r3, [sp, #20]
 80006fc:	1f23      	subs	r3, r4, #4

		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 80006fe:	6818      	ldr	r0, [r3, #0]
 8000700:	f001 fc1c 	bl	8001f3c <HAL_GPIO_Init>

		/* Set GPIO initial value */
		if ( GPIOInstanceMap[port].initialValue != GPIO_DEFAULT )
 8000704:	7ae1      	ldrb	r1, [r4, #11]
 8000706:	2903      	cmp	r1, #3
 8000708:	d002      	beq.n	8000710 <GPIOInit+0x38>
		{
			GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 800070a:	1c28      	adds	r0, r5, #0
 800070c:	f7ff ffce 	bl	80006ac <GPIOWrite>
void GPIOInit( void )
{
	uint8_t 			port;
	GPIO_InitTypeDef  	GPIO_InitStructure;

	for (port = 0; port < NUM_OF_GPIO; port++)
 8000710:	3501      	adds	r5, #1
 8000712:	b2ed      	uxtb	r5, r5
 8000714:	3410      	adds	r4, #16
 8000716:	2d08      	cmp	r5, #8
 8000718:	d1e2      	bne.n	80006e0 <GPIOInit+0x8>
		{
			GPIOWrite(port, GPIOInstanceMap[port].initialValue);
		}
		/* No else needed */
	}
}
 800071a:	b007      	add	sp, #28
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	08002460 	.word	0x08002460

08000724 <GPIORead>:
		}
	}
}

eGPIOValue GPIORead(eGPIO port)
{
 8000724:	b508      	push	{r3, lr}
	return HAL_GPIO_ReadPin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 8000726:	4a04      	ldr	r2, [pc, #16]	; (8000738 <GPIORead+0x14>)
 8000728:	0103      	lsls	r3, r0, #4
 800072a:	5898      	ldr	r0, [r3, r2]
 800072c:	18d3      	adds	r3, r2, r3
 800072e:	8899      	ldrh	r1, [r3, #4]
 8000730:	f001 fd2a 	bl	8002188 <HAL_GPIO_ReadPin>
}
 8000734:	bd08      	pop	{r3, pc}
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	0800245c 	.word	0x0800245c

0800073c <sendDataUART>:
	GPIOWrite(GPIO_LED_3, GPIO_LOW);
    vTaskDelay(1600 / portTICK_RATE_MS);
  }
}

void sendDataUART(void *pvParameters){
 800073c:	b538      	push	{r3, r4, r5, lr}
	strcpy(SerialTXBuffer, "DISPARO,DronA/");
 800073e:	4c10      	ldr	r4, [pc, #64]	; (8000780 <sendDataUART+0x44>)
 8000740:	4910      	ldr	r1, [pc, #64]	; (8000784 <sendDataUART+0x48>)
 8000742:	1c20      	adds	r0, r4, #0
 8000744:	f001 fe27 	bl	8002396 <strcpy>
 8000748:	1c25      	adds	r5, r4, #0
	while(1){
		if (GPIORead(USER_BUTTON_B1) == GPIO_HIGH)
 800074a:	2006      	movs	r0, #6
 800074c:	f7ff ffea 	bl	8000724 <GPIORead>
 8000750:	1e04      	subs	r4, r0, #0
 8000752:	2c01      	cmp	r4, #1
 8000754:	d1f9      	bne.n	800074a <sendDataUART+0xe>
		{
			uartWrite(UART_2, SerialTXBuffer);
 8000756:	1c29      	adds	r1, r5, #0
 8000758:	f7ff ff10 	bl	800057c <uartWrite>
			//IRDA_TO_UART_CP = FALSE;
			pushed = !pushed;
 800075c:	4b0a      	ldr	r3, [pc, #40]	; (8000788 <sendDataUART+0x4c>)
			if (pushed)
				GPIOWrite(GPIO_LED_3, GPIO_HIGH);
 800075e:	2004      	movs	r0, #4
	while(1){
		if (GPIORead(USER_BUTTON_B1) == GPIO_HIGH)
		{
			uartWrite(UART_2, SerialTXBuffer);
			//IRDA_TO_UART_CP = FALSE;
			pushed = !pushed;
 8000760:	7819      	ldrb	r1, [r3, #0]
 8000762:	424a      	negs	r2, r1
 8000764:	4151      	adcs	r1, r2
 8000766:	b2c9      	uxtb	r1, r1
 8000768:	7019      	strb	r1, [r3, #0]
			if (pushed)
 800076a:	2900      	cmp	r1, #0
 800076c:	d000      	beq.n	8000770 <sendDataUART+0x34>
				GPIOWrite(GPIO_LED_3, GPIO_HIGH);
 800076e:	1c21      	adds	r1, r4, #0
			else
				GPIOWrite(GPIO_LED_3, GPIO_LOW);
 8000770:	f7ff ff9c 	bl	80006ac <GPIOWrite>
			vTaskDelay(1600 / portTICK_RATE_MS);
 8000774:	20c8      	movs	r0, #200	; 0xc8
 8000776:	00c0      	lsls	r0, r0, #3
 8000778:	f000 fab2 	bl	8000ce0 <vTaskDelay>
 800077c:	e7e5      	b.n	800074a <sendDataUART+0xe>
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	20001491 	.word	0x20001491
 8000784:	080024dc 	.word	0x080024dc
 8000788:	20000031 	.word	0x20000031

0800078c <receiveDataUART>:
		}
	}
}

void receiveDataUART(void *pvParameters){
 800078c:	b510      	push	{r4, lr}
	while(1){
		if (uartRead(UART_2, SerialRXBuffer, '/') == HAL_OK)
 800078e:	4c0a      	ldr	r4, [pc, #40]	; (80007b8 <receiveDataUART+0x2c>)
 8000790:	2001      	movs	r0, #1
 8000792:	1c21      	adds	r1, r4, #0
 8000794:	222f      	movs	r2, #47	; 0x2f
 8000796:	f7ff fec7 	bl	8000528 <uartRead>
 800079a:	2800      	cmp	r0, #0
 800079c:	d107      	bne.n	80007ae <receiveDataUART+0x22>
		{
				uartWrite(UART_2, SerialRXBuffer);
 800079e:	1c21      	adds	r1, r4, #0
 80007a0:	2001      	movs	r0, #1
 80007a2:	f7ff feeb 	bl	800057c <uartWrite>
				GPIOWrite(GPIO_LED_4, GPIO_HIGH);
 80007a6:	2005      	movs	r0, #5
 80007a8:	2101      	movs	r1, #1
 80007aa:	f7ff ff7f 	bl	80006ac <GPIOWrite>
				//UART_TO_IRDA_CP = enterBridgeMode(SerialRXBuffer, strlen(SerialRXBuffer), IrDATXBuffer, strlen(IrDATXBuffer));

		}
		vTaskDelay(1000 / portTICK_RATE_MS);
 80007ae:	20fa      	movs	r0, #250	; 0xfa
 80007b0:	0080      	lsls	r0, r0, #2
 80007b2:	f000 fa95 	bl	8000ce0 <vTaskDelay>
	}
 80007b6:	e7ea      	b.n	800078e <receiveDataUART+0x2>
 80007b8:	20001458 	.word	0x20001458

080007bc <taskCreation>:
	  interruptsInit();
	  interruptsStart();
}

void taskCreation(void)
{
 80007bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
//  		  NULL,                     /* Pointer to tasks arguments (parameter) */
//  		  tskIDLE_PRIORITY + 2,           /* Task priority*/
//  		  NULL                              /* Task handle */
//    );

    xTaskCreate(
 80007be:	2400      	movs	r4, #0
 80007c0:	2505      	movs	r5, #5
 80007c2:	9500      	str	r5, [sp, #0]
 80007c4:	1c23      	adds	r3, r4, #0
 80007c6:	9401      	str	r4, [sp, #4]
 80007c8:	4906      	ldr	r1, [pc, #24]	; (80007e4 <taskCreation+0x28>)
 80007ca:	2280      	movs	r2, #128	; 0x80
 80007cc:	4806      	ldr	r0, [pc, #24]	; (80007e8 <taskCreation+0x2c>)
 80007ce:	f000 f8a5 	bl	800091c <xTaskCreate>
  		  NULL,                     /* Pointer to tasks arguments (parameter) */
  		  tskIDLE_PRIORITY + 5,           /* Task priority*/
  		  NULL                              /* Task handle */
    );

    xTaskCreate(
 80007d2:	9500      	str	r5, [sp, #0]
 80007d4:	9401      	str	r4, [sp, #4]
 80007d6:	4905      	ldr	r1, [pc, #20]	; (80007ec <taskCreation+0x30>)
 80007d8:	2280      	movs	r2, #128	; 0x80
 80007da:	1c23      	adds	r3, r4, #0
 80007dc:	4804      	ldr	r0, [pc, #16]	; (80007f0 <taskCreation+0x34>)
 80007de:	f000 f89d 	bl	800091c <xTaskCreate>
//   		  configMINIMAL_STACK_SIZE,         /* Stack depth in words */
//   		  NULL,                     /* Pointer to tasks arguments (parameter) */
//   		  tskIDLE_PRIORITY + 5,           /* Task priority*/
//   		  NULL                              /* Task handle */
//     );
}
 80007e2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 80007e4:	080024eb 	.word	0x080024eb
 80007e8:	0800073d 	.word	0x0800073d
 80007ec:	080024f8 	.word	0x080024f8
 80007f0:	0800078d 	.word	0x0800078d

080007f4 <SystemClock_Config>:
//
//}
/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80007f4:	b510      	push	{r4, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f6:	2302      	movs	r3, #2
//
//}
/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80007f8:	b096      	sub	sp, #88	; 0x58
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007fa:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80007fc:	2310      	movs	r3, #16
 80007fe:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000800:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000802:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000804:	a80a      	add	r0, sp, #40	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000806:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000808:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080a:	f001 f8e9 	bl	80019e0 <HAL_RCC_OscConfig>
 800080e:	1e01      	subs	r1, r0, #0
 8000810:	d000      	beq.n	8000814 <SystemClock_Config+0x20>
 8000812:	e7fe      	b.n	8000812 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000814:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000816:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000818:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800081a:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800081c:	a801      	add	r0, sp, #4
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800081e:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000820:	f001 fae0 	bl	8001de4 <HAL_RCC_ClockConfig>
 8000824:	2800      	cmp	r0, #0
 8000826:	d000      	beq.n	800082a <SystemClock_Config+0x36>
 8000828:	e7fe      	b.n	8000828 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800082a:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800082c:	a805      	add	r0, sp, #20
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800082e:	9405      	str	r4, [sp, #20]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000830:	f001 f848 	bl	80018c4 <HAL_RCCEx_PeriphCLKConfig>
 8000834:	1e04      	subs	r4, r0, #0
 8000836:	d000      	beq.n	800083a <SystemClock_Config+0x46>
 8000838:	e7fe      	b.n	8000838 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800083a:	f001 fb69 	bl	8001f10 <HAL_RCC_GetHCLKFreq>
 800083e:	21fa      	movs	r1, #250	; 0xfa
 8000840:	0089      	lsls	r1, r1, #2
 8000842:	f7ff fc6b 	bl	800011c <__aeabi_uidiv>
 8000846:	f001 fd0f 	bl	8002268 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800084a:	2004      	movs	r0, #4
 800084c:	f001 fd26 	bl	800229c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8000850:	2001      	movs	r0, #1
 8000852:	4240      	negs	r0, r0
 8000854:	2103      	movs	r1, #3
 8000856:	1c22      	adds	r2, r4, #0
 8000858:	f001 fcca 	bl	80021f0 <HAL_NVIC_SetPriority>
}
 800085c:	b016      	add	sp, #88	; 0x58
 800085e:	bd10      	pop	{r4, pc}

08000860 <systemInit>:

xQueueHandle pbq;


void systemInit(void)
{
 8000860:	b508      	push	{r3, lr}
	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 8000862:	f001 fd3b 	bl	80022dc <HAL_Init>


	  /* Configure the system clock */
	  SystemClock_Config();
 8000866:	f7ff ffc5 	bl	80007f4 <SystemClock_Config>


	  /* Initialize all configured peripherals */

	  GPIOInit();
 800086a:	f7ff ff35 	bl	80006d8 <GPIOInit>
	  uartInit();
 800086e:	f7ff fdf9 	bl	8000464 <uartInit>
	  uartStart();
 8000872:	f7ff fe3b 	bl	80004ec <uartStart>
	  interruptsInit();
 8000876:	f7ff fdc1 	bl	80003fc <interruptsInit>
	  interruptsStart();
 800087a:	f7ff fdd1 	bl	8000420 <interruptsStart>
}
 800087e:	bd08      	pop	{r3, pc}

08000880 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000880:	4a07      	ldr	r2, [pc, #28]	; (80008a0 <prvResetNextTaskUnblockTime+0x20>)
 8000882:	6813      	ldr	r3, [r2, #0]
 8000884:	6819      	ldr	r1, [r3, #0]
 8000886:	4b07      	ldr	r3, [pc, #28]	; (80008a4 <prvResetNextTaskUnblockTime+0x24>)
 8000888:	2900      	cmp	r1, #0
 800088a:	d102      	bne.n	8000892 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800088c:	2201      	movs	r2, #1
 800088e:	4252      	negs	r2, r2
 8000890:	e003      	b.n	800089a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000892:	6812      	ldr	r2, [r2, #0]
 8000894:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8000896:	68d2      	ldr	r2, [r2, #12]
 8000898:	6852      	ldr	r2, [r2, #4]
 800089a:	601a      	str	r2, [r3, #0]
	}
}
 800089c:	4770      	bx	lr
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	20000038 	.word	0x20000038
 80008a4:	20000120 	.word	0x20000120

080008a8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80008a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80008aa:	4b16      	ldr	r3, [pc, #88]	; (8000904 <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80008ac:	4d16      	ldr	r5, [pc, #88]	; (8000908 <prvAddCurrentTaskToDelayedList+0x60>)


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80008ae:	681e      	ldr	r6, [r3, #0]
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80008b0:	1c04      	adds	r4, r0, #0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80008b2:	6828      	ldr	r0, [r5, #0]
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80008b4:	1c0f      	adds	r7, r1, #0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80008b6:	3004      	adds	r0, #4
 80008b8:	f000 fc74 	bl	80011a4 <uxListRemove>
 80008bc:	1c2b      	adds	r3, r5, #0
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80008be:	1c62      	adds	r2, r4, #1
 80008c0:	d107      	bne.n	80008d2 <prvAddCurrentTaskToDelayedList+0x2a>
 80008c2:	2f00      	cmp	r7, #0
 80008c4:	d005      	beq.n	80008d2 <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80008c6:	6829      	ldr	r1, [r5, #0]
 80008c8:	4810      	ldr	r0, [pc, #64]	; (800090c <prvAddCurrentTaskToDelayedList+0x64>)
 80008ca:	3104      	adds	r1, #4
 80008cc:	f000 fc46 	bl	800115c <vListInsertEnd>
 80008d0:	e016      	b.n	8000900 <prvAddCurrentTaskToDelayedList+0x58>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80008d2:	681a      	ldr	r2, [r3, #0]
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80008d4:	19a4      	adds	r4, r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80008d6:	6054      	str	r4, [r2, #4]

			if( xTimeToWake < xConstTickCount )
 80008d8:	42b4      	cmp	r4, r6
 80008da:	d206      	bcs.n	80008ea <prvAddCurrentTaskToDelayedList+0x42>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80008dc:	4a0c      	ldr	r2, [pc, #48]	; (8000910 <prvAddCurrentTaskToDelayedList+0x68>)
 80008de:	6810      	ldr	r0, [r2, #0]
 80008e0:	6819      	ldr	r1, [r3, #0]
 80008e2:	3104      	adds	r1, #4
 80008e4:	f000 fc46 	bl	8001174 <vListInsert>
 80008e8:	e00a      	b.n	8000900 <prvAddCurrentTaskToDelayedList+0x58>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80008ea:	4a0a      	ldr	r2, [pc, #40]	; (8000914 <prvAddCurrentTaskToDelayedList+0x6c>)
 80008ec:	6810      	ldr	r0, [r2, #0]
 80008ee:	6819      	ldr	r1, [r3, #0]
 80008f0:	3104      	adds	r1, #4
 80008f2:	f000 fc3f 	bl	8001174 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80008f6:	4b08      	ldr	r3, [pc, #32]	; (8000918 <prvAddCurrentTaskToDelayedList+0x70>)
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	4294      	cmp	r4, r2
 80008fc:	d200      	bcs.n	8000900 <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
 80008fe:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8000900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	2000011c 	.word	0x2000011c
 8000908:	20000104 	.word	0x20000104
 800090c:	20000144 	.word	0x20000144
 8000910:	20000058 	.word	0x20000058
 8000914:	20000038 	.word	0x20000038
 8000918:	20000120 	.word	0x20000120

0800091c <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800091c:	b5f0      	push	{r4, r5, r6, r7, lr}
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800091e:	0096      	lsls	r6, r2, #2
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000920:	b085      	sub	sp, #20
 8000922:	9002      	str	r0, [sp, #8]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000924:	1c30      	adds	r0, r6, #0
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000926:	1c0f      	adds	r7, r1, #0
 8000928:	9303      	str	r3, [sp, #12]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800092a:	f000 fa8f 	bl	8000e4c <pvPortMalloc>
 800092e:	1e05      	subs	r5, r0, #0

			if( pxStack != NULL )
 8000930:	d100      	bne.n	8000934 <xTaskCreate+0x18>
 8000932:	e098      	b.n	8000a66 <xTaskCreate+0x14a>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8000934:	2054      	movs	r0, #84	; 0x54
 8000936:	f000 fa89 	bl	8000e4c <pvPortMalloc>
 800093a:	1e04      	subs	r4, r0, #0

				if( pxNewTCB != NULL )
 800093c:	d007      	beq.n	800094e <xTaskCreate+0x32>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800093e:	3e04      	subs	r6, #4
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8000940:	2307      	movs	r3, #7
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */

				if( pxNewTCB != NULL )
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8000942:	6305      	str	r5, [r0, #48]	; 0x30
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8000944:	19ad      	adds	r5, r5, r6
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8000946:	439d      	bics	r5, r3
 8000948:	9501      	str	r5, [sp, #4]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800094a:	2300      	movs	r3, #0
 800094c:	e006      	b.n	800095c <xTaskCreate+0x40>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800094e:	1c28      	adds	r0, r5, #0
 8000950:	f000 fb00 	bl	8000f54 <vPortFree>
 8000954:	e087      	b.n	8000a66 <xTaskCreate+0x14a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000956:	3301      	adds	r3, #1
 8000958:	2b10      	cmp	r3, #16
 800095a:	d006      	beq.n	800096a <xTaskCreate+0x4e>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800095c:	5cf9      	ldrb	r1, [r7, r3]
 800095e:	18e2      	adds	r2, r4, r3
 8000960:	3234      	adds	r2, #52	; 0x34
 8000962:	7011      	strb	r1, [r2, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8000964:	5cfa      	ldrb	r2, [r7, r3]
 8000966:	2a00      	cmp	r2, #0
 8000968:	d1f5      	bne.n	8000956 <xTaskCreate+0x3a>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800096a:	1c23      	adds	r3, r4, #0
 800096c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800096e:	2600      	movs	r6, #0
 8000970:	3343      	adds	r3, #67	; 0x43
 8000972:	701e      	strb	r6, [r3, #0]
 8000974:	2d06      	cmp	r5, #6
 8000976:	d900      	bls.n	800097a <xTaskCreate+0x5e>
 8000978:	2506      	movs	r5, #6
		pxNewTCB->uxBasePriority = uxPriority;
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800097a:	1d21      	adds	r1, r4, #4
 800097c:	1c08      	adds	r0, r1, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800097e:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8000980:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8000982:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000984:	9100      	str	r1, [sp, #0]
 8000986:	f000 fbe6 	bl	8001156 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800098a:	1c20      	adds	r0, r4, #0
 800098c:	3018      	adds	r0, #24
 800098e:	f000 fbe2 	bl	8001156 <vListInitialiseItem>
	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000992:	2307      	movs	r3, #7
 8000994:	1b5d      	subs	r5, r3, r5
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8000996:	1c23      	adds	r3, r4, #0
 8000998:	3350      	adds	r3, #80	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800099a:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800099c:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800099e:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80009a0:	64e6      	str	r6, [r4, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80009a2:	9a03      	ldr	r2, [sp, #12]
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80009a4:	701e      	strb	r6, [r3, #0]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80009a6:	9801      	ldr	r0, [sp, #4]
 80009a8:	9902      	ldr	r1, [sp, #8]
 80009aa:	f000 fb21 	bl	8000ff0 <pxPortInitialiseStack>
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80009ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80009b0:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80009b2:	2a00      	cmp	r2, #0
 80009b4:	d000      	beq.n	80009b8 <xTaskCreate+0x9c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80009b6:	6014      	str	r4, [r2, #0]

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80009b8:	f000 fb38 	bl	800102c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80009bc:	4b2c      	ldr	r3, [pc, #176]	; (8000a70 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 80009be:	4d2d      	ldr	r5, [pc, #180]	; (8000a74 <xTaskCreate+0x158>)
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
	{
		uxCurrentNumberOfTasks++;
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	3201      	adds	r2, #1
 80009c4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80009c6:	682a      	ldr	r2, [r5, #0]
 80009c8:	2a00      	cmp	r2, #0
 80009ca:	d122      	bne.n	8000a12 <xTaskCreate+0xf6>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80009cc:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d128      	bne.n	8000a26 <xTaskCreate+0x10a>
 80009d4:	4e28      	ldr	r6, [pc, #160]	; (8000a78 <xTaskCreate+0x15c>)
 80009d6:	1c37      	adds	r7, r6, #0
 80009d8:	378c      	adds	r7, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80009da:	1c30      	adds	r0, r6, #0
 80009dc:	3614      	adds	r6, #20
 80009de:	f000 fbaf 	bl	8001140 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80009e2:	42be      	cmp	r6, r7
 80009e4:	d1f9      	bne.n	80009da <xTaskCreate+0xbe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80009e6:	4e25      	ldr	r6, [pc, #148]	; (8000a7c <xTaskCreate+0x160>)
 80009e8:	1c30      	adds	r0, r6, #0
 80009ea:	f000 fba9 	bl	8001140 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80009ee:	4f24      	ldr	r7, [pc, #144]	; (8000a80 <xTaskCreate+0x164>)
 80009f0:	1c38      	adds	r0, r7, #0
 80009f2:	f000 fba5 	bl	8001140 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80009f6:	4823      	ldr	r0, [pc, #140]	; (8000a84 <xTaskCreate+0x168>)
 80009f8:	f000 fba2 	bl	8001140 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80009fc:	4822      	ldr	r0, [pc, #136]	; (8000a88 <xTaskCreate+0x16c>)
 80009fe:	f000 fb9f 	bl	8001140 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8000a02:	4822      	ldr	r0, [pc, #136]	; (8000a8c <xTaskCreate+0x170>)
 8000a04:	f000 fb9c 	bl	8001140 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8000a08:	4b21      	ldr	r3, [pc, #132]	; (8000a90 <xTaskCreate+0x174>)
 8000a0a:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8000a0c:	4b21      	ldr	r3, [pc, #132]	; (8000a94 <xTaskCreate+0x178>)
 8000a0e:	601f      	str	r7, [r3, #0]
 8000a10:	e009      	b.n	8000a26 <xTaskCreate+0x10a>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8000a12:	4b21      	ldr	r3, [pc, #132]	; (8000a98 <xTaskCreate+0x17c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d105      	bne.n	8000a26 <xTaskCreate+0x10a>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000a1a:	682b      	ldr	r3, [r5, #0]
 8000a1c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a20:	428b      	cmp	r3, r1
 8000a22:	d800      	bhi.n	8000a26 <xTaskCreate+0x10a>
				{
					pxCurrentTCB = pxNewTCB;
 8000a24:	602c      	str	r4, [r5, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8000a26:	4b1d      	ldr	r3, [pc, #116]	; (8000a9c <xTaskCreate+0x180>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	3201      	adds	r2, #1
 8000a2c:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8000a2e:	4a1c      	ldr	r2, [pc, #112]	; (8000aa0 <xTaskCreate+0x184>)
 8000a30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a32:	6811      	ldr	r1, [r2, #0]
 8000a34:	428b      	cmp	r3, r1
 8000a36:	d900      	bls.n	8000a3a <xTaskCreate+0x11e>
 8000a38:	6013      	str	r3, [r2, #0]
 8000a3a:	2014      	movs	r0, #20
 8000a3c:	4343      	muls	r3, r0
 8000a3e:	4a0e      	ldr	r2, [pc, #56]	; (8000a78 <xTaskCreate+0x15c>)
 8000a40:	9900      	ldr	r1, [sp, #0]
 8000a42:	18d0      	adds	r0, r2, r3
 8000a44:	f000 fb8a 	bl	800115c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8000a48:	f000 fafc 	bl	8001044 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8000a4c:	4b12      	ldr	r3, [pc, #72]	; (8000a98 <xTaskCreate+0x17c>)
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
 8000a4e:	2601      	movs	r6, #1

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();

	if( xSchedulerRunning != pdFALSE )
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d009      	beq.n	8000a6a <xTaskCreate+0x14e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000a56:	682b      	ldr	r3, [r5, #0]
 8000a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a5a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d204      	bcs.n	8000a6a <xTaskCreate+0x14e>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8000a60:	f000 fad8 	bl	8001014 <vPortYield>
 8000a64:	e001      	b.n	8000a6a <xTaskCreate+0x14e>
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000a66:	2601      	movs	r6, #1
 8000a68:	4276      	negs	r6, r6
		}

		return xReturn;
	}
 8000a6a:	1c30      	adds	r0, r6, #0
 8000a6c:	b005      	add	sp, #20
 8000a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a70:	20000128 	.word	0x20000128
 8000a74:	20000104 	.word	0x20000104
 8000a78:	20000060 	.word	0x20000060
 8000a7c:	20000044 	.word	0x20000044
 8000a80:	2000012c 	.word	0x2000012c
 8000a84:	20000108 	.word	0x20000108
 8000a88:	200000ec 	.word	0x200000ec
 8000a8c:	20000144 	.word	0x20000144
 8000a90:	20000038 	.word	0x20000038
 8000a94:	20000058 	.word	0x20000058
 8000a98:	2000003c 	.word	0x2000003c
 8000a9c:	20000124 	.word	0x20000124
 8000aa0:	20000158 	.word	0x20000158

08000aa4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000aa4:	b507      	push	{r0, r1, r2, lr}
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8000aa6:	4a0f      	ldr	r2, [pc, #60]	; (8000ae4 <vTaskStartScheduler+0x40>)
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	9201      	str	r2, [sp, #4]
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	480e      	ldr	r0, [pc, #56]	; (8000ae8 <vTaskStartScheduler+0x44>)
 8000ab0:	490e      	ldr	r1, [pc, #56]	; (8000aec <vTaskStartScheduler+0x48>)
 8000ab2:	2280      	movs	r2, #128	; 0x80
 8000ab4:	f7ff ff32 	bl	800091c <xTaskCreate>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8000ab8:	2801      	cmp	r0, #1
 8000aba:	d10d      	bne.n	8000ad8 <vTaskStartScheduler+0x34>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8000abc:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8000abe:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <vTaskStartScheduler+0x4c>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	4252      	negs	r2, r2
 8000ac4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <vTaskStartScheduler+0x50>)
 8000ac8:	2201      	movs	r2, #1
 8000aca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8000acc:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <vTaskStartScheduler+0x54>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8000ad2:	f000 fb1b 	bl	800110c <xPortStartScheduler>
 8000ad6:	e003      	b.n	8000ae0 <vTaskStartScheduler+0x3c>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000ad8:	3001      	adds	r0, #1
 8000ada:	d101      	bne.n	8000ae0 <vTaskStartScheduler+0x3c>
 8000adc:	b672      	cpsid	i
 8000ade:	e7fe      	b.n	8000ade <vTaskStartScheduler+0x3a>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8000ae0:	bd07      	pop	{r0, r1, r2, pc}
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	20000140 	.word	0x20000140
 8000ae8:	08000d15 	.word	0x08000d15
 8000aec:	08002508 	.word	0x08002508
 8000af0:	20000120 	.word	0x20000120
 8000af4:	2000003c 	.word	0x2000003c
 8000af8:	2000011c 	.word	0x2000011c

08000afc <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8000afc:	4b02      	ldr	r3, [pc, #8]	; (8000b08 <vTaskSuspendAll+0xc>)
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	3201      	adds	r2, #1
 8000b02:	601a      	str	r2, [r3, #0]
}
 8000b04:	4770      	bx	lr
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	20000040 	.word	0x20000040

08000b0c <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000b0c:	4b34      	ldr	r3, [pc, #208]	; (8000be0 <xTaskIncrementTick+0xd4>)

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000b0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d133      	bne.n	8000b7e <xTaskIncrementTick+0x72>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8000b16:	4b33      	ldr	r3, [pc, #204]	; (8000be4 <xTaskIncrementTick+0xd8>)
 8000b18:	681e      	ldr	r6, [r3, #0]
 8000b1a:	3601      	adds	r6, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8000b1c:	601e      	str	r6, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8000b1e:	2e00      	cmp	r6, #0
 8000b20:	d111      	bne.n	8000b46 <xTaskIncrementTick+0x3a>
		{
			taskSWITCH_DELAYED_LISTS();
 8000b22:	4b31      	ldr	r3, [pc, #196]	; (8000be8 <xTaskIncrementTick+0xdc>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	6812      	ldr	r2, [r2, #0]
 8000b28:	2a00      	cmp	r2, #0
 8000b2a:	d001      	beq.n	8000b30 <xTaskIncrementTick+0x24>
 8000b2c:	b672      	cpsid	i
 8000b2e:	e7fe      	b.n	8000b2e <xTaskIncrementTick+0x22>
 8000b30:	4a2e      	ldr	r2, [pc, #184]	; (8000bec <xTaskIncrementTick+0xe0>)
 8000b32:	6819      	ldr	r1, [r3, #0]
 8000b34:	6810      	ldr	r0, [r2, #0]
 8000b36:	6018      	str	r0, [r3, #0]
 8000b38:	4b2d      	ldr	r3, [pc, #180]	; (8000bf0 <xTaskIncrementTick+0xe4>)
 8000b3a:	6011      	str	r1, [r2, #0]
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	3201      	adds	r2, #1
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	f7ff fe9d 	bl	8000880 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8000b46:	4f2b      	ldr	r7, [pc, #172]	; (8000bf4 <xTaskIncrementTick+0xe8>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8000b48:	2500      	movs	r5, #0

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	429e      	cmp	r6, r3
 8000b4e:	d30b      	bcc.n	8000b68 <xTaskIncrementTick+0x5c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000b50:	4b25      	ldr	r3, [pc, #148]	; (8000be8 <xTaskIncrementTick+0xdc>)
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	6812      	ldr	r2, [r2, #0]
 8000b56:	2a00      	cmp	r2, #0
 8000b58:	d03d      	beq.n	8000bd6 <xTaskIncrementTick+0xca>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000b60:	6863      	ldr	r3, [r4, #4]

					if( xConstTickCount < xItemValue )
 8000b62:	429e      	cmp	r6, r3
 8000b64:	d216      	bcs.n	8000b94 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000b66:	603b      	str	r3, [r7, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8000b68:	4b23      	ldr	r3, [pc, #140]	; (8000bf8 <xTaskIncrementTick+0xec>)
 8000b6a:	2214      	movs	r2, #20
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b70:	4353      	muls	r3, r2
 8000b72:	4a22      	ldr	r2, [pc, #136]	; (8000bfc <xTaskIncrementTick+0xf0>)
 8000b74:	58d3      	ldr	r3, [r2, r3]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d906      	bls.n	8000b88 <xTaskIncrementTick+0x7c>
			{
				xSwitchRequired = pdTRUE;
 8000b7a:	2501      	movs	r5, #1
 8000b7c:	e004      	b.n	8000b88 <xTaskIncrementTick+0x7c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8000b7e:	4b20      	ldr	r3, [pc, #128]	; (8000c00 <xTaskIncrementTick+0xf4>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8000b80:	2500      	movs	r5, #0
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	3201      	adds	r2, #1
 8000b86:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8000b88:	4b1e      	ldr	r3, [pc, #120]	; (8000c04 <xTaskIncrementTick+0xf8>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d025      	beq.n	8000bdc <xTaskIncrementTick+0xd0>
		{
			xSwitchRequired = pdTRUE;
 8000b90:	2501      	movs	r5, #1
 8000b92:	e023      	b.n	8000bdc <xTaskIncrementTick+0xd0>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000b94:	1d22      	adds	r2, r4, #4
 8000b96:	1c10      	adds	r0, r2, #0
 8000b98:	9201      	str	r2, [sp, #4]
 8000b9a:	f000 fb03 	bl	80011a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000b9e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d003      	beq.n	8000bac <xTaskIncrementTick+0xa0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000ba4:	1c20      	adds	r0, r4, #0
 8000ba6:	3018      	adds	r0, #24
 8000ba8:	f000 fafc 	bl	80011a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8000bac:	4a16      	ldr	r2, [pc, #88]	; (8000c08 <xTaskIncrementTick+0xfc>)
 8000bae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000bb0:	6811      	ldr	r1, [r2, #0]
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	d900      	bls.n	8000bb8 <xTaskIncrementTick+0xac>
 8000bb6:	6013      	str	r3, [r2, #0]
 8000bb8:	2014      	movs	r0, #20
 8000bba:	4343      	muls	r3, r0
 8000bbc:	4a0f      	ldr	r2, [pc, #60]	; (8000bfc <xTaskIncrementTick+0xf0>)
 8000bbe:	9901      	ldr	r1, [sp, #4]
 8000bc0:	18d0      	adds	r0, r2, r3
 8000bc2:	f000 facb 	bl	800115c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000bc6:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <xTaskIncrementTick+0xec>)
 8000bc8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d3be      	bcc.n	8000b50 <xTaskIncrementTick+0x44>
						{
							xSwitchRequired = pdTRUE;
 8000bd2:	2501      	movs	r5, #1
 8000bd4:	e7bc      	b.n	8000b50 <xTaskIncrementTick+0x44>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	425b      	negs	r3, r3
 8000bda:	e7c4      	b.n	8000b66 <xTaskIncrementTick+0x5a>
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 8000bdc:	1c28      	adds	r0, r5, #0
 8000bde:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000be0:	20000040 	.word	0x20000040
 8000be4:	2000011c 	.word	0x2000011c
 8000be8:	20000038 	.word	0x20000038
 8000bec:	20000058 	.word	0x20000058
 8000bf0:	20000034 	.word	0x20000034
 8000bf4:	20000120 	.word	0x20000120
 8000bf8:	20000104 	.word	0x20000104
 8000bfc:	20000060 	.word	0x20000060
 8000c00:	2000005c 	.word	0x2000005c
 8000c04:	2000015c 	.word	0x2000015c
 8000c08:	20000158 	.word	0x20000158

08000c0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000c0c:	b538      	push	{r3, r4, r5, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8000c0e:	4c2c      	ldr	r4, [pc, #176]	; (8000cc0 <xTaskResumeAll+0xb4>)
 8000c10:	6823      	ldr	r3, [r4, #0]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d101      	bne.n	8000c1a <xTaskResumeAll+0xe>
 8000c16:	b672      	cpsid	i
 8000c18:	e7fe      	b.n	8000c18 <xTaskResumeAll+0xc>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8000c1a:	f000 fa07 	bl	800102c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8000c1e:	6823      	ldr	r3, [r4, #0]
 8000c20:	3b01      	subs	r3, #1
 8000c22:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000c24:	6824      	ldr	r4, [r4, #0]
 8000c26:	2c00      	cmp	r4, #0
 8000c28:	d001      	beq.n	8000c2e <xTaskResumeAll+0x22>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 8000c2a:	2400      	movs	r4, #0
 8000c2c:	e043      	b.n	8000cb6 <xTaskResumeAll+0xaa>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000c2e:	4b25      	ldr	r3, [pc, #148]	; (8000cc4 <xTaskResumeAll+0xb8>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d0f9      	beq.n	8000c2a <xTaskResumeAll+0x1e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000c36:	4b24      	ldr	r3, [pc, #144]	; (8000cc8 <xTaskResumeAll+0xbc>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d020      	beq.n	8000c80 <xTaskResumeAll+0x74>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000c42:	1c20      	adds	r0, r4, #0
 8000c44:	3018      	adds	r0, #24
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000c46:	1d25      	adds	r5, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000c48:	f000 faac 	bl	80011a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000c4c:	1c28      	adds	r0, r5, #0
 8000c4e:	f000 faa9 	bl	80011a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8000c52:	4a1e      	ldr	r2, [pc, #120]	; (8000ccc <xTaskResumeAll+0xc0>)
 8000c54:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c56:	6811      	ldr	r1, [r2, #0]
 8000c58:	428b      	cmp	r3, r1
 8000c5a:	d900      	bls.n	8000c5e <xTaskResumeAll+0x52>
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	2014      	movs	r0, #20
 8000c60:	4343      	muls	r3, r0
 8000c62:	481b      	ldr	r0, [pc, #108]	; (8000cd0 <xTaskResumeAll+0xc4>)
 8000c64:	1c29      	adds	r1, r5, #0
 8000c66:	18c0      	adds	r0, r0, r3
 8000c68:	f000 fa78 	bl	800115c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000c6c:	4b19      	ldr	r3, [pc, #100]	; (8000cd4 <xTaskResumeAll+0xc8>)
 8000c6e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d3de      	bcc.n	8000c36 <xTaskResumeAll+0x2a>
					{
						xYieldPending = pdTRUE;
 8000c78:	4b17      	ldr	r3, [pc, #92]	; (8000cd8 <xTaskResumeAll+0xcc>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	e7da      	b.n	8000c36 <xTaskResumeAll+0x2a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8000c80:	2c00      	cmp	r4, #0
 8000c82:	d001      	beq.n	8000c88 <xTaskResumeAll+0x7c>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8000c84:	f7ff fdfc 	bl	8000880 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8000c88:	4b14      	ldr	r3, [pc, #80]	; (8000cdc <xTaskResumeAll+0xd0>)
 8000c8a:	681c      	ldr	r4, [r3, #0]
 8000c8c:	1c1d      	adds	r5, r3, #0

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8000c8e:	2c00      	cmp	r4, #0
 8000c90:	d00a      	beq.n	8000ca8 <xTaskResumeAll+0x9c>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8000c92:	f7ff ff3b 	bl	8000b0c <xTaskIncrementTick>
 8000c96:	2800      	cmp	r0, #0
 8000c98:	d002      	beq.n	8000ca0 <xTaskResumeAll+0x94>
							{
								xYieldPending = pdTRUE;
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <xTaskResumeAll+0xcc>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8000ca0:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8000ca2:	2c00      	cmp	r4, #0
 8000ca4:	d1f5      	bne.n	8000c92 <xTaskResumeAll+0x86>

						uxPendedTicks = 0;
 8000ca6:	602c      	str	r4, [r5, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8000ca8:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <xTaskResumeAll+0xcc>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d0bc      	beq.n	8000c2a <xTaskResumeAll+0x1e>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8000cb0:	f000 f9b0 	bl	8001014 <vPortYield>

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8000cb4:	2401      	movs	r4, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8000cb6:	f000 f9c5 	bl	8001044 <vPortExitCritical>

	return xAlreadyYielded;
}
 8000cba:	1c20      	adds	r0, r4, #0
 8000cbc:	bd38      	pop	{r3, r4, r5, pc}
 8000cbe:	46c0      	nop			; (mov r8, r8)
 8000cc0:	20000040 	.word	0x20000040
 8000cc4:	20000128 	.word	0x20000128
 8000cc8:	20000108 	.word	0x20000108
 8000ccc:	20000158 	.word	0x20000158
 8000cd0:	20000060 	.word	0x20000060
 8000cd4:	20000104 	.word	0x20000104
 8000cd8:	2000015c 	.word	0x2000015c
 8000cdc:	2000005c 	.word	0x2000005c

08000ce0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8000ce0:	b538      	push	{r3, r4, r5, lr}
 8000ce2:	1e05      	subs	r5, r0, #0
	BaseType_t xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8000ce4:	d102      	bne.n	8000cec <vTaskDelay+0xc>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 8000ce6:	f000 f995 	bl	8001014 <vPortYield>
 8000cea:	e00f      	b.n	8000d0c <vTaskDelay+0x2c>
	BaseType_t xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <vTaskDelay+0x30>)
 8000cee:	681c      	ldr	r4, [r3, #0]
 8000cf0:	2c00      	cmp	r4, #0
 8000cf2:	d001      	beq.n	8000cf8 <vTaskDelay+0x18>
 8000cf4:	b672      	cpsid	i
 8000cf6:	e7fe      	b.n	8000cf6 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8000cf8:	f7ff ff00 	bl	8000afc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8000cfc:	1c28      	adds	r0, r5, #0
 8000cfe:	1c21      	adds	r1, r4, #0
 8000d00:	f7ff fdd2 	bl	80008a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8000d04:	f7ff ff82 	bl	8000c0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	d0ec      	beq.n	8000ce6 <vTaskDelay+0x6>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8000d0c:	bd38      	pop	{r3, r4, r5, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	20000040 	.word	0x20000040

08000d14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000d14:	b570      	push	{r4, r5, r6, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000d16:	4d15      	ldr	r5, [pc, #84]	; (8000d6c <prvIdleTask+0x58>)
 8000d18:	682b      	ldr	r3, [r5, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d01e      	beq.n	8000d5c <prvIdleTask+0x48>
		{
			vTaskSuspendAll();
 8000d1e:	f7ff feed 	bl	8000afc <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8000d22:	4c13      	ldr	r4, [pc, #76]	; (8000d70 <prvIdleTask+0x5c>)
 8000d24:	6826      	ldr	r6, [r4, #0]
			}
			( void ) xTaskResumeAll();
 8000d26:	f7ff ff71 	bl	8000c0c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d0f3      	beq.n	8000d16 <prvIdleTask+0x2>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8000d2e:	f000 f97d 	bl	800102c <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8000d32:	68e3      	ldr	r3, [r4, #12]
 8000d34:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000d36:	1d20      	adds	r0, r4, #4
 8000d38:	f000 fa34 	bl	80011a4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8000d3c:	4b0d      	ldr	r3, [pc, #52]	; (8000d74 <prvIdleTask+0x60>)
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	3a01      	subs	r2, #1
 8000d42:	601a      	str	r2, [r3, #0]
					--uxDeletedTasksWaitingCleanUp;
 8000d44:	682b      	ldr	r3, [r5, #0]
 8000d46:	3b01      	subs	r3, #1
 8000d48:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
 8000d4a:	f000 f97b 	bl	8001044 <vPortExitCritical>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8000d4e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000d50:	f000 f900 	bl	8000f54 <vPortFree>
			vPortFree( pxTCB );
 8000d54:	1c20      	adds	r0, r4, #0
 8000d56:	f000 f8fd 	bl	8000f54 <vPortFree>
 8000d5a:	e7dc      	b.n	8000d16 <prvIdleTask+0x2>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8000d5c:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <prvIdleTask+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d9d8      	bls.n	8000d16 <prvIdleTask+0x2>
			{
				taskYIELD();
 8000d64:	f000 f956 	bl	8001014 <vPortYield>
 8000d68:	e7d5      	b.n	8000d16 <prvIdleTask+0x2>
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	20000100 	.word	0x20000100
 8000d70:	200000ec 	.word	0x200000ec
 8000d74:	20000128 	.word	0x20000128
 8000d78:	20000060 	.word	0x20000060

08000d7c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000d7c:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <vTaskSwitchContext+0x54>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000d7e:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <vTaskSwitchContext+0x58>)
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	d002      	beq.n	8000d8e <vTaskSwitchContext+0x12>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8000d88:	2201      	movs	r2, #1
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	e01e      	b.n	8000dcc <vTaskSwitchContext+0x50>
	}
	else
	{
		xYieldPending = pdFALSE;
 8000d8e:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8000d90:	4a11      	ldr	r2, [pc, #68]	; (8000dd8 <vTaskSwitchContext+0x5c>)
 8000d92:	6813      	ldr	r3, [r2, #0]
 8000d94:	1c10      	adds	r0, r2, #0
 8000d96:	2214      	movs	r2, #20
 8000d98:	435a      	muls	r2, r3
 8000d9a:	4910      	ldr	r1, [pc, #64]	; (8000ddc <vTaskSwitchContext+0x60>)
 8000d9c:	5854      	ldr	r4, [r2, r1]
 8000d9e:	2c00      	cmp	r4, #0
 8000da0:	d105      	bne.n	8000dae <vTaskSwitchContext+0x32>
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <vTaskSwitchContext+0x2e>
 8000da6:	b672      	cpsid	i
 8000da8:	e7fe      	b.n	8000da8 <vTaskSwitchContext+0x2c>
 8000daa:	3b01      	subs	r3, #1
 8000dac:	e7f3      	b.n	8000d96 <vTaskSwitchContext+0x1a>
 8000dae:	188a      	adds	r2, r1, r2
 8000db0:	6851      	ldr	r1, [r2, #4]
 8000db2:	1c14      	adds	r4, r2, #0
 8000db4:	6849      	ldr	r1, [r1, #4]
 8000db6:	3408      	adds	r4, #8
 8000db8:	6051      	str	r1, [r2, #4]
 8000dba:	42a1      	cmp	r1, r4
 8000dbc:	d101      	bne.n	8000dc2 <vTaskSwitchContext+0x46>
 8000dbe:	6849      	ldr	r1, [r1, #4]
 8000dc0:	6051      	str	r1, [r2, #4]
 8000dc2:	6852      	ldr	r2, [r2, #4]
 8000dc4:	68d1      	ldr	r1, [r2, #12]
 8000dc6:	4a06      	ldr	r2, [pc, #24]	; (8000de0 <vTaskSwitchContext+0x64>)
 8000dc8:	6011      	str	r1, [r2, #0]
 8000dca:	6003      	str	r3, [r0, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8000dcc:	bd10      	pop	{r4, pc}
 8000dce:	46c0      	nop			; (mov r8, r8)
 8000dd0:	20000040 	.word	0x20000040
 8000dd4:	2000015c 	.word	0x2000015c
 8000dd8:	20000158 	.word	0x20000158
 8000ddc:	20000060 	.word	0x20000060
 8000de0:	20000104 	.word	0x20000104

08000de4 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8000de4:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <xTaskGetSchedulerState+0x18>)
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8000de6:	2001      	movs	r0, #1

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d004      	beq.n	8000df8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000dee:	4b04      	ldr	r3, [pc, #16]	; (8000e00 <xTaskGetSchedulerState+0x1c>)
 8000df0:	6818      	ldr	r0, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
 8000df2:	4243      	negs	r3, r0
 8000df4:	4158      	adcs	r0, r3
 8000df6:	0040      	lsls	r0, r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 8000df8:	4770      	bx	lr
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	2000003c 	.word	0x2000003c
 8000e00:	20000040 	.word	0x20000040

08000e04 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000e04:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000e06:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <prvInsertBlockIntoFreeList+0x40>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4282      	cmp	r2, r0
 8000e0c:	d201      	bcs.n	8000e12 <prvInsertBlockIntoFreeList+0xe>
 8000e0e:	1c13      	adds	r3, r2, #0
 8000e10:	e7fa      	b.n	8000e08 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000e12:	6859      	ldr	r1, [r3, #4]
 8000e14:	185c      	adds	r4, r3, r1
 8000e16:	4284      	cmp	r4, r0
 8000e18:	d103      	bne.n	8000e22 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000e1a:	6840      	ldr	r0, [r0, #4]
 8000e1c:	1841      	adds	r1, r0, r1
 8000e1e:	6059      	str	r1, [r3, #4]
 8000e20:	1c18      	adds	r0, r3, #0
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000e22:	6841      	ldr	r1, [r0, #4]
 8000e24:	1844      	adds	r4, r0, r1
 8000e26:	4294      	cmp	r4, r2
 8000e28:	d107      	bne.n	8000e3a <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000e2a:	4c07      	ldr	r4, [pc, #28]	; (8000e48 <prvInsertBlockIntoFreeList+0x44>)
 8000e2c:	6824      	ldr	r4, [r4, #0]
 8000e2e:	42a2      	cmp	r2, r4
 8000e30:	d003      	beq.n	8000e3a <prvInsertBlockIntoFreeList+0x36>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000e32:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000e34:	6812      	ldr	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000e3a:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000e3c:	4283      	cmp	r3, r0
 8000e3e:	d000      	beq.n	8000e42 <prvInsertBlockIntoFreeList+0x3e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000e40:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000e42:	bd10      	pop	{r4, pc}
 8000e44:	20000168 	.word	0x20000168
 8000e48:	20000164 	.word	0x20000164

08000e4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000e4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000e4e:	1c06      	adds	r6, r0, #0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8000e50:	f7ff fe54 	bl	8000afc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8000e54:	4839      	ldr	r0, [pc, #228]	; (8000f3c <pvPortMalloc+0xf0>)
 8000e56:	4c3a      	ldr	r4, [pc, #232]	; (8000f40 <pvPortMalloc+0xf4>)
 8000e58:	6803      	ldr	r3, [r0, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d121      	bne.n	8000ea2 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8000e5e:	4a39      	ldr	r2, [pc, #228]	; (8000f44 <pvPortMalloc+0xf8>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000e60:	2107      	movs	r1, #7
 8000e62:	420a      	tst	r2, r1
 8000e64:	d007      	beq.n	8000e76 <pvPortMalloc+0x2a>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000e66:	1853      	adds	r3, r2, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000e68:	438b      	bics	r3, r1
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000e6a:	21c0      	movs	r1, #192	; 0xc0
 8000e6c:	0109      	lsls	r1, r1, #4
 8000e6e:	1852      	adds	r2, r2, r1
 8000e70:	1ad1      	subs	r1, r2, r3
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000e72:	1c1a      	adds	r2, r3, #0
 8000e74:	e001      	b.n	8000e7a <pvPortMalloc+0x2e>
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000e76:	21c0      	movs	r1, #192	; 0xc0
 8000e78:	0109      	lsls	r1, r1, #4

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000e7a:	4d33      	ldr	r5, [pc, #204]	; (8000f48 <pvPortMalloc+0xfc>)
	xStart.xBlockSize = ( size_t ) 0;
 8000e7c:	2300      	movs	r3, #0

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000e7e:	1851      	adds	r1, r2, r1
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 8000e80:	606b      	str	r3, [r5, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000e82:	602a      	str	r2, [r5, #0]
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 8000e84:	3908      	subs	r1, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000e86:	2507      	movs	r5, #7
 8000e88:	43a9      	bics	r1, r5
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 8000e8a:	604b      	str	r3, [r1, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000e8c:	600b      	str	r3, [r1, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000e8e:	1a8b      	subs	r3, r1, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000e90:	c20a      	stmia	r2!, {r1, r3}

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000e92:	4a2e      	ldr	r2, [pc, #184]	; (8000f4c <pvPortMalloc+0x100>)
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 8000e94:	6001      	str	r1, [r0, #0]
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000e96:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000e98:	4a2d      	ldr	r2, [pc, #180]	; (8000f50 <pvPortMalloc+0x104>)
 8000e9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	061b      	lsls	r3, r3, #24
 8000ea0:	6023      	str	r3, [r4, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000ea2:	6825      	ldr	r5, [r4, #0]
 8000ea4:	4235      	tst	r5, r6
 8000ea6:	d140      	bne.n	8000f2a <pvPortMalloc+0xde>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d03f      	beq.n	8000f2c <pvPortMalloc+0xe0>
			{
				xWantedSize += xHeapStructSize;
 8000eac:	1c33      	adds	r3, r6, #0
 8000eae:	3308      	adds	r3, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000eb0:	2207      	movs	r2, #7
 8000eb2:	4213      	tst	r3, r2
 8000eb4:	d001      	beq.n	8000eba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000eb6:	4393      	bics	r3, r2
 8000eb8:	3308      	adds	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d033      	beq.n	8000f26 <pvPortMalloc+0xda>
 8000ebe:	4f24      	ldr	r7, [pc, #144]	; (8000f50 <pvPortMalloc+0x104>)
 8000ec0:	683e      	ldr	r6, [r7, #0]
 8000ec2:	42b3      	cmp	r3, r6
 8000ec4:	d831      	bhi.n	8000f2a <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8000ec6:	4a20      	ldr	r2, [pc, #128]	; (8000f48 <pvPortMalloc+0xfc>)
 8000ec8:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000eca:	6861      	ldr	r1, [r4, #4]
 8000ecc:	9100      	str	r1, [sp, #0]
 8000ece:	4299      	cmp	r1, r3
 8000ed0:	d303      	bcc.n	8000eda <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8000ed2:	6800      	ldr	r0, [r0, #0]
 8000ed4:	4284      	cmp	r4, r0
 8000ed6:	d106      	bne.n	8000ee6 <pvPortMalloc+0x9a>
 8000ed8:	e027      	b.n	8000f2a <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000eda:	6821      	ldr	r1, [r4, #0]
 8000edc:	2900      	cmp	r1, #0
 8000ede:	d0f8      	beq.n	8000ed2 <pvPortMalloc+0x86>
 8000ee0:	1c22      	adds	r2, r4, #0
				{
					pxPreviousBlock = pxBlock;
					pxBlock = pxBlock->pxNextFreeBlock;
 8000ee2:	1c0c      	adds	r4, r1, #0
 8000ee4:	e7f1      	b.n	8000eca <pvPortMalloc+0x7e>
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000ee6:	6811      	ldr	r1, [r2, #0]
 8000ee8:	9101      	str	r1, [sp, #4]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000eea:	6821      	ldr	r1, [r4, #0]
 8000eec:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000eee:	9900      	ldr	r1, [sp, #0]
 8000ef0:	1aca      	subs	r2, r1, r3
 8000ef2:	2a10      	cmp	r2, #16
 8000ef4:	d908      	bls.n	8000f08 <pvPortMalloc+0xbc>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000ef6:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000ef8:	0741      	lsls	r1, r0, #29
 8000efa:	d001      	beq.n	8000f00 <pvPortMalloc+0xb4>
 8000efc:	b672      	cpsid	i
 8000efe:	e7fe      	b.n	8000efe <pvPortMalloc+0xb2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000f00:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8000f02:	6063      	str	r3, [r4, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000f04:	f7ff ff7e 	bl	8000e04 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000f08:	4a10      	ldr	r2, [pc, #64]	; (8000f4c <pvPortMalloc+0x100>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000f0a:	6863      	ldr	r3, [r4, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000f0c:	6811      	ldr	r1, [r2, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000f0e:	1af6      	subs	r6, r6, r3
 8000f10:	603e      	str	r6, [r7, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000f12:	428e      	cmp	r6, r1
 8000f14:	d200      	bcs.n	8000f18 <pvPortMalloc+0xcc>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000f16:	6016      	str	r6, [r2, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000f18:	9e01      	ldr	r6, [sp, #4]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000f1a:	431d      	orrs	r5, r3
					pxBlock->pxNextFreeBlock = NULL;
 8000f1c:	2300      	movs	r3, #0
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000f1e:	3608      	adds	r6, #8
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000f20:	6065      	str	r5, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8000f22:	6023      	str	r3, [r4, #0]
 8000f24:	e002      	b.n	8000f2c <pvPortMalloc+0xe0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000f26:	1c1e      	adds	r6, r3, #0
 8000f28:	e000      	b.n	8000f2c <pvPortMalloc+0xe0>
 8000f2a:	2600      	movs	r6, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000f2c:	f7ff fe6e 	bl	8000c0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000f30:	0773      	lsls	r3, r6, #29
 8000f32:	d001      	beq.n	8000f38 <pvPortMalloc+0xec>
 8000f34:	b672      	cpsid	i
 8000f36:	e7fe      	b.n	8000f36 <pvPortMalloc+0xea>
	return pvReturn;
}
 8000f38:	1c30      	adds	r0, r6, #0
 8000f3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000f3c:	20000164 	.word	0x20000164
 8000f40:	20000d70 	.word	0x20000d70
 8000f44:	20000170 	.word	0x20000170
 8000f48:	20000168 	.word	0x20000168
 8000f4c:	20000d74 	.word	0x20000d74
 8000f50:	20000160 	.word	0x20000160

08000f54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8000f54:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8000f56:	2800      	cmp	r0, #0
 8000f58:	d01b      	beq.n	8000f92 <vPortFree+0x3e>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000f5a:	1c04      	adds	r4, r0, #0
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	; (8000f94 <vPortFree+0x40>)
 8000f5e:	3c08      	subs	r4, #8
 8000f60:	6863      	ldr	r3, [r4, #4]
 8000f62:	6812      	ldr	r2, [r2, #0]
 8000f64:	4213      	tst	r3, r2
 8000f66:	d101      	bne.n	8000f6c <vPortFree+0x18>
 8000f68:	b672      	cpsid	i
 8000f6a:	e7fe      	b.n	8000f6a <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000f6c:	6820      	ldr	r0, [r4, #0]
 8000f6e:	2800      	cmp	r0, #0
 8000f70:	d001      	beq.n	8000f76 <vPortFree+0x22>
 8000f72:	b672      	cpsid	i
 8000f74:	e7fe      	b.n	8000f74 <vPortFree+0x20>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000f76:	4393      	bics	r3, r2
 8000f78:	6063      	str	r3, [r4, #4]

				vTaskSuspendAll();
 8000f7a:	f7ff fdbf 	bl	8000afc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8000f7e:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <vPortFree+0x44>)
 8000f80:	6861      	ldr	r1, [r4, #4]
 8000f82:	6818      	ldr	r0, [r3, #0]
 8000f84:	180a      	adds	r2, r1, r0
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000f86:	1c20      	adds	r0, r4, #0
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8000f88:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000f8a:	f7ff ff3b 	bl	8000e04 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8000f8e:	f7ff fe3d 	bl	8000c0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8000f92:	bd10      	pop	{r4, pc}
 8000f94:	20000d70 	.word	0x20000d70
 8000f98:	20000160 	.word	0x20000160

08000f9c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <prvTaskExitError+0x10>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	d001      	beq.n	8000fa8 <prvTaskExitError+0xc>
 8000fa4:	b672      	cpsid	i
 8000fa6:	e7fe      	b.n	8000fa6 <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8000fa8:	b672      	cpsid	i
 8000faa:	e7fe      	b.n	8000faa <prvTaskExitError+0xe>
 8000fac:	20000010 	.word	0x20000010

08000fb0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8000fb0:	4a0b      	ldr	r2, [pc, #44]	; (8000fe0 <pxCurrentTCBConst2>)
 8000fb2:	6813      	ldr	r3, [r2, #0]
 8000fb4:	6818      	ldr	r0, [r3, #0]
 8000fb6:	3020      	adds	r0, #32
 8000fb8:	f380 8809 	msr	PSP, r0
 8000fbc:	2002      	movs	r0, #2
 8000fbe:	f380 8814 	msr	CONTROL, r0
 8000fc2:	f3bf 8f6f 	isb	sy
 8000fc6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8000fc8:	46ae      	mov	lr, r5
 8000fca:	bc08      	pop	{r3}
 8000fcc:	bc04      	pop	{r2}
 8000fce:	b662      	cpsie	i
 8000fd0:	4718      	bx	r3
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46c0      	nop			; (mov r8, r8)
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46c0      	nop			; (mov r8, r8)
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	46c0      	nop			; (mov r8, r8)
 8000fde:	46c0      	nop			; (mov r8, r8)

08000fe0 <pxCurrentTCBConst2>:
 8000fe0:	20000104 	.word	0x20000104
 8000fe4:	46c0      	nop			; (mov r8, r8)
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	46c0      	nop			; (mov r8, r8)
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	46c0      	nop			; (mov r8, r8)
 8000fee:	46c0      	nop			; (mov r8, r8)

08000ff0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000ff0:	b510      	push	{r4, lr}
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000ff2:	2480      	movs	r4, #128	; 0x80
 8000ff4:	1f03      	subs	r3, r0, #4
 8000ff6:	0464      	lsls	r4, r4, #17
 8000ff8:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8000ffa:	3b04      	subs	r3, #4
 8000ffc:	6019      	str	r1, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000ffe:	4903      	ldr	r1, [pc, #12]	; (800100c <pxPortInitialiseStack+0x1c>)
 8001000:	3b04      	subs	r3, #4
 8001002:	6019      	str	r1, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001004:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
 8001006:	3840      	subs	r0, #64	; 0x40
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001008:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
}
 800100a:	bd10      	pop	{r4, pc}
 800100c:	08000f9d 	.word	0x08000f9d

08001010 <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8001010:	4770      	bx	lr
	...

08001014 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8001014:	4b04      	ldr	r3, [pc, #16]	; (8001028 <vPortYield+0x14>)
 8001016:	2280      	movs	r2, #128	; 0x80
 8001018:	0552      	lsls	r2, r2, #21
 800101a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 800101c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8001020:	f3bf 8f6f 	isb	sy
}
 8001024:	4770      	bx	lr
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	e000ed04 	.word	0xe000ed04

0800102c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 800102c:	b672      	cpsid	i
    uxCriticalNesting++;
 800102e:	4b04      	ldr	r3, [pc, #16]	; (8001040 <vPortEnterCritical+0x14>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	3201      	adds	r2, #1
 8001034:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
 8001036:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800103a:	f3bf 8f6f 	isb	sy
}
 800103e:	4770      	bx	lr
 8001040:	20000010 	.word	0x20000010

08001044 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001044:	4a05      	ldr	r2, [pc, #20]	; (800105c <vPortExitCritical+0x18>)
 8001046:	6813      	ldr	r3, [r2, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <vPortExitCritical+0xc>
 800104c:	b672      	cpsid	i
 800104e:	e7fe      	b.n	800104e <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8001050:	3b01      	subs	r3, #1
 8001052:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8001054:	2b00      	cmp	r3, #0
 8001056:	d100      	bne.n	800105a <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 8001058:	b662      	cpsie	i
    }
}
 800105a:	4770      	bx	lr
 800105c:	20000010 	.word	0x20000010

08001060 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8001060:	f3ef 8010 	mrs	r0, PRIMASK
 8001064:	b672      	cpsid	i
 8001066:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 8001068:	2000      	movs	r0, #0

0800106a <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 800106a:	f380 8810 	msr	PRIMASK, r0
 800106e:	4770      	bx	lr

08001070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001070:	f3ef 8009 	mrs	r0, PSP
 8001074:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <pxCurrentTCBConst>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	3820      	subs	r0, #32
 800107a:	6010      	str	r0, [r2, #0]
 800107c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800107e:	4644      	mov	r4, r8
 8001080:	464d      	mov	r5, r9
 8001082:	4656      	mov	r6, sl
 8001084:	465f      	mov	r7, fp
 8001086:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001088:	b508      	push	{r3, lr}
 800108a:	b672      	cpsid	i
 800108c:	f7ff fe76 	bl	8000d7c <vTaskSwitchContext>
 8001090:	b662      	cpsie	i
 8001092:	bc0c      	pop	{r2, r3}
 8001094:	6811      	ldr	r1, [r2, #0]
 8001096:	6808      	ldr	r0, [r1, #0]
 8001098:	3010      	adds	r0, #16
 800109a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800109c:	46a0      	mov	r8, r4
 800109e:	46a9      	mov	r9, r5
 80010a0:	46b2      	mov	sl, r6
 80010a2:	46bb      	mov	fp, r7
 80010a4:	f380 8809 	msr	PSP, r0
 80010a8:	3820      	subs	r0, #32
 80010aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80010ac:	4718      	bx	r3
 80010ae:	46c0      	nop			; (mov r8, r8)

080010b0 <pxCurrentTCBConst>:
 80010b0:	20000104 	.word	0x20000104
 80010b4:	46c0      	nop			; (mov r8, r8)
 80010b6:	46c0      	nop			; (mov r8, r8)
 80010b8:	46c0      	nop			; (mov r8, r8)
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	46c0      	nop			; (mov r8, r8)
 80010be:	46c0      	nop			; (mov r8, r8)

080010c0 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80010c0:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80010c2:	f7ff ffcd 	bl	8001060 <ulSetInterruptMaskFromISR>
 80010c6:	1c04      	adds	r4, r0, #0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80010c8:	f7ff fd20 	bl	8000b0c <xTaskIncrementTick>
 80010cc:	2800      	cmp	r0, #0
 80010ce:	d003      	beq.n	80010d8 <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80010d0:	2280      	movs	r2, #128	; 0x80
 80010d2:	4b03      	ldr	r3, [pc, #12]	; (80010e0 <xPortSysTickHandler+0x20>)
 80010d4:	0552      	lsls	r2, r2, #21
 80010d6:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80010d8:	1c20      	adds	r0, r4, #0
 80010da:	f7ff ffc6 	bl	800106a <vClearInterruptMaskFromISR>
}
 80010de:	bd10      	pop	{r4, pc}
 80010e0:	e000ed04 	.word	0xe000ed04

080010e4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80010e4:	b508      	push	{r3, lr}
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80010e6:	4b06      	ldr	r3, [pc, #24]	; (8001100 <vPortSetupTimerInterrupt+0x1c>)
 80010e8:	21fa      	movs	r1, #250	; 0xfa
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	0089      	lsls	r1, r1, #2
 80010ee:	f7ff f815 	bl	800011c <__aeabi_uidiv>
 80010f2:	4b04      	ldr	r3, [pc, #16]	; (8001104 <vPortSetupTimerInterrupt+0x20>)
 80010f4:	3801      	subs	r0, #1
 80010f6:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80010f8:	4b03      	ldr	r3, [pc, #12]	; (8001108 <vPortSetupTimerInterrupt+0x24>)
 80010fa:	2207      	movs	r2, #7
 80010fc:	601a      	str	r2, [r3, #0]
}
 80010fe:	bd08      	pop	{r3, pc}
 8001100:	20000000 	.word	0x20000000
 8001104:	e000e014 	.word	0xe000e014
 8001108:	e000e010 	.word	0xe000e010

0800110c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800110c:	b508      	push	{r3, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800110e:	4b0a      	ldr	r3, [pc, #40]	; (8001138 <xPortStartScheduler+0x2c>)
 8001110:	22ff      	movs	r2, #255	; 0xff
 8001112:	6819      	ldr	r1, [r3, #0]
 8001114:	0412      	lsls	r2, r2, #16
 8001116:	430a      	orrs	r2, r1
 8001118:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800111a:	6819      	ldr	r1, [r3, #0]
 800111c:	22ff      	movs	r2, #255	; 0xff
 800111e:	0612      	lsls	r2, r2, #24
 8001120:	430a      	orrs	r2, r1
 8001122:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001124:	f7ff ffde 	bl	80010e4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <xPortStartScheduler+0x30>)
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800112e:	f7ff ff3f 	bl	8000fb0 <vPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8001132:	f7ff ff33 	bl	8000f9c <prvTaskExitError>
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	e000ed20 	.word	0xe000ed20
 800113c:	20000010 	.word	0x20000010

08001140 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001140:	1c03      	adds	r3, r0, #0
 8001142:	3308      	adds	r3, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001144:	2201      	movs	r2, #1
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001146:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001148:	4252      	negs	r2, r2

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800114a:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800114c:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800114e:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001150:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001152:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001154:	4770      	bx	lr

08001156 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001156:	2300      	movs	r3, #0
 8001158:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800115a:	4770      	bx	lr

0800115c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800115c:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800115e:	689a      	ldr	r2, [r3, #8]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001160:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001162:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001164:	689a      	ldr	r2, [r3, #8]
 8001166:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001168:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800116a:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800116c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800116e:	3301      	adds	r3, #1
 8001170:	6003      	str	r3, [r0, #0]
}
 8001172:	4770      	bx	lr

08001174 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001174:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001176:	680c      	ldr	r4, [r1, #0]
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001178:	1c03      	adds	r3, r0, #0
 800117a:	3308      	adds	r3, #8
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800117c:	1c62      	adds	r2, r4, #1
 800117e:	d101      	bne.n	8001184 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001180:	6903      	ldr	r3, [r0, #16]
 8001182:	e005      	b.n	8001190 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	6815      	ldr	r5, [r2, #0]
 8001188:	42a5      	cmp	r5, r4
 800118a:	d801      	bhi.n	8001190 <vListInsert+0x1c>
 800118c:	1c13      	adds	r3, r2, #0
 800118e:	e7f9      	b.n	8001184 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001194:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001196:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001198:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800119a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800119c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800119e:	3301      	adds	r3, #1
 80011a0:	6003      	str	r3, [r0, #0]
}
 80011a2:	bd30      	pop	{r4, r5, pc}

080011a4 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80011a4:	6841      	ldr	r1, [r0, #4]
 80011a6:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80011a8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80011aa:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80011ac:	6882      	ldr	r2, [r0, #8]
 80011ae:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80011b0:	6859      	ldr	r1, [r3, #4]
 80011b2:	4281      	cmp	r1, r0
 80011b4:	d100      	bne.n	80011b8 <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80011b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80011b8:	2200      	movs	r2, #0
 80011ba:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80011bc:	6818      	ldr	r0, [r3, #0]
 80011be:	3801      	subs	r0, #1
 80011c0:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80011c2:	4770      	bx	lr

080011c4 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80011c4:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80011c6:	f7ff fe0d 	bl	8000de4 <xTaskGetSchedulerState>
 80011ca:	2801      	cmp	r0, #1
 80011cc:	d001      	beq.n	80011d2 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80011ce:	f7ff ff77 	bl	80010c0 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80011d2:	bd08      	pop	{r3, pc}

080011d4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80011d4:	4770      	bx	lr
	...

080011d8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80011d8:	6803      	ldr	r3, [r0, #0]
 80011da:	4a06      	ldr	r2, [pc, #24]	; (80011f4 <UART_EndRxTransfer+0x1c>)
 80011dc:	6819      	ldr	r1, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80011de:	306a      	adds	r0, #106	; 0x6a
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80011e0:	400a      	ands	r2, r1
 80011e2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80011e4:	689a      	ldr	r2, [r3, #8]
 80011e6:	2101      	movs	r1, #1
 80011e8:	438a      	bics	r2, r1
 80011ea:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80011ec:	2320      	movs	r3, #32
 80011ee:	7003      	strb	r3, [r0, #0]
}
 80011f0:	4770      	bx	lr
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	fffffedf 	.word	0xfffffedf

080011f8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80011f8:	b570      	push	{r4, r5, r6, lr}
 80011fa:	1e05      	subs	r5, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 80011fc:	d017      	beq.n	800122e <HAL_UART_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80011fe:	1c06      	adds	r6, r0, #0
 8001200:	3669      	adds	r6, #105	; 0x69
 8001202:	2324      	movs	r3, #36	; 0x24
 8001204:	7033      	strb	r3, [r6, #0]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001206:	6803      	ldr	r3, [r0, #0]
 8001208:	2101      	movs	r1, #1
 800120a:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800120c:	2400      	movs	r4, #0
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800120e:	438a      	bics	r2, r1
 8001210:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8001212:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8001214:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8001216:	609c      	str	r4, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8001218:	f7ff f88a 	bl	8000330 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 800121c:	1c2b      	adds	r3, r5, #0
  huart->Instance->CR3 = 0x0U;

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800121e:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 8001220:	336a      	adds	r3, #106	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8001222:	3568      	adds	r5, #104	; 0x68

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
 8001224:	7034      	strb	r4, [r6, #0]
  huart->RxState   = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 8001226:	1c20      	adds	r0, r4, #0
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 8001228:	701c      	strb	r4, [r3, #0]

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800122a:	702c      	strb	r4, [r5, #0]

  return HAL_OK;
 800122c:	e000      	b.n	8001230 <HAL_UART_DeInit+0x38>
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 800122e:	2001      	movs	r0, #1

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 8001230:	bd70      	pop	{r4, r5, r6, pc}

08001232 <HAL_UART_Transmit_IT>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001232:	b570      	push	{r4, r5, r6, lr}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001234:	1c05      	adds	r5, r0, #0
 8001236:	3569      	adds	r5, #105	; 0x69
 8001238:	782c      	ldrb	r4, [r5, #0]
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800123a:	1c03      	adds	r3, r0, #0

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800123c:	2002      	movs	r0, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800123e:	2c20      	cmp	r4, #32
 8001240:	d123      	bne.n	800128a <HAL_UART_Transmit_IT+0x58>
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return HAL_ERROR;
 8001242:	2001      	movs	r0, #1
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
 8001244:	2900      	cmp	r1, #0
 8001246:	d020      	beq.n	800128a <HAL_UART_Transmit_IT+0x58>
 8001248:	2a00      	cmp	r2, #0
 800124a:	d01e      	beq.n	800128a <HAL_UART_Transmit_IT+0x58>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800124c:	689e      	ldr	r6, [r3, #8]
 800124e:	2480      	movs	r4, #128	; 0x80
 8001250:	0164      	lsls	r4, r4, #5
 8001252:	42a6      	cmp	r6, r4
 8001254:	d104      	bne.n	8001260 <HAL_UART_Transmit_IT+0x2e>
 8001256:	691c      	ldr	r4, [r3, #16]
 8001258:	2c00      	cmp	r4, #0
 800125a:	d101      	bne.n	8001260 <HAL_UART_Transmit_IT+0x2e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 800125c:	4201      	tst	r1, r0
 800125e:	d114      	bne.n	800128a <HAL_UART_Transmit_IT+0x58>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001260:	1c1c      	adds	r4, r3, #0
 8001262:	3468      	adds	r4, #104	; 0x68
 8001264:	7826      	ldrb	r6, [r4, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001266:	2002      	movs	r0, #2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001268:	2e01      	cmp	r6, #1
 800126a:	d00e      	beq.n	800128a <HAL_UART_Transmit_IT+0x58>

    huart->pTxBuffPtr = pData;
 800126c:	64d9      	str	r1, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 800126e:	1c19      	adds	r1, r3, #0
 8001270:	3150      	adds	r1, #80	; 0x50
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001272:	2000      	movs	r0, #0
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8001274:	804a      	strh	r2, [r1, #2]

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
 8001276:	800a      	strh	r2, [r1, #0]
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001278:	66d8      	str	r0, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800127a:	2221      	movs	r2, #33	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800127c:	681b      	ldr	r3, [r3, #0]
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800127e:	702a      	strb	r2, [r5, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	2180      	movs	r1, #128	; 0x80
 8001284:	430a      	orrs	r2, r1

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001286:	7020      	strb	r0, [r4, #0]

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001288:	601a      	str	r2, [r3, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800128a:	bd70      	pop	{r4, r5, r6, pc}

0800128c <HAL_UART_Receive_IT>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800128c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800128e:	1c06      	adds	r6, r0, #0
 8001290:	366a      	adds	r6, #106	; 0x6a
 8001292:	7834      	ldrb	r4, [r6, #0]
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001294:	1c03      	adds	r3, r0, #0

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001296:	2002      	movs	r0, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001298:	2c20      	cmp	r4, #32
 800129a:	d13e      	bne.n	800131a <HAL_UART_Receive_IT+0x8e>
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return HAL_ERROR;
 800129c:	2001      	movs	r0, #1
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
 800129e:	2900      	cmp	r1, #0
 80012a0:	d03b      	beq.n	800131a <HAL_UART_Receive_IT+0x8e>
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	d039      	beq.n	800131a <HAL_UART_Receive_IT+0x8e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be received from RDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80012a6:	689d      	ldr	r5, [r3, #8]
 80012a8:	2480      	movs	r4, #128	; 0x80
 80012aa:	0164      	lsls	r4, r4, #5
 80012ac:	42a5      	cmp	r5, r4
 80012ae:	d104      	bne.n	80012ba <HAL_UART_Receive_IT+0x2e>
 80012b0:	691c      	ldr	r4, [r3, #16]
 80012b2:	2c00      	cmp	r4, #0
 80012b4:	d101      	bne.n	80012ba <HAL_UART_Receive_IT+0x2e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 80012b6:	4201      	tst	r1, r0
 80012b8:	d12f      	bne.n	800131a <HAL_UART_Receive_IT+0x8e>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80012ba:	1c1c      	adds	r4, r3, #0
 80012bc:	3468      	adds	r4, #104	; 0x68
 80012be:	7827      	ldrb	r7, [r4, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80012c0:	2002      	movs	r0, #2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80012c2:	2f01      	cmp	r7, #1
 80012c4:	d029      	beq.n	800131a <HAL_UART_Receive_IT+0x8e>
 80012c6:	2001      	movs	r0, #1
 80012c8:	7020      	strb	r0, [r4, #0]

    huart->pRxBuffPtr = pData;
 80012ca:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80012cc:	1c19      	adds	r1, r3, #0
 80012ce:	3158      	adds	r1, #88	; 0x58
 80012d0:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 80012d2:	804a      	strh	r2, [r1, #2]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80012d4:	2280      	movs	r2, #128	; 0x80
 80012d6:	0152      	lsls	r2, r2, #5
 80012d8:	4295      	cmp	r5, r2
 80012da:	d106      	bne.n	80012ea <HAL_UART_Receive_IT+0x5e>
 80012dc:	691a      	ldr	r2, [r3, #16]
 80012de:	2a00      	cmp	r2, #0
 80012e0:	d101      	bne.n	80012e6 <HAL_UART_Receive_IT+0x5a>
 80012e2:	490e      	ldr	r1, [pc, #56]	; (800131c <HAL_UART_Receive_IT+0x90>)
 80012e4:	e007      	b.n	80012f6 <HAL_UART_Receive_IT+0x6a>
 80012e6:	21ff      	movs	r1, #255	; 0xff
 80012e8:	e005      	b.n	80012f6 <HAL_UART_Receive_IT+0x6a>
 80012ea:	2d00      	cmp	r5, #0
 80012ec:	d106      	bne.n	80012fc <HAL_UART_Receive_IT+0x70>
 80012ee:	691a      	ldr	r2, [r3, #16]
 80012f0:	2a00      	cmp	r2, #0
 80012f2:	d0f8      	beq.n	80012e6 <HAL_UART_Receive_IT+0x5a>
 80012f4:	217f      	movs	r1, #127	; 0x7f
 80012f6:	1c1a      	adds	r2, r3, #0
 80012f8:	325c      	adds	r2, #92	; 0x5c
 80012fa:	8011      	strh	r1, [r2, #0]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012fc:	2000      	movs	r0, #0
 80012fe:	66d8      	str	r0, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001300:	2222      	movs	r2, #34	; 0x22

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001302:	681b      	ldr	r3, [r3, #0]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001304:	7032      	strb	r2, [r6, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001306:	689a      	ldr	r2, [r3, #8]
 8001308:	2101      	movs	r1, #1
 800130a:	430a      	orrs	r2, r1

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800130c:	7020      	strb	r0, [r4, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800130e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001310:	6819      	ldr	r1, [r3, #0]
 8001312:	2290      	movs	r2, #144	; 0x90
 8001314:	0052      	lsls	r2, r2, #1
 8001316:	430a      	orrs	r2, r1
 8001318:	601a      	str	r2, [r3, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800131a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800131c:	000001ff 	.word	0x000001ff

08001320 <HAL_UART_ErrorCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001320:	4770      	bx	lr

08001322 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8001322:	6a40      	ldr	r0, [r0, #36]	; 0x24
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001324:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
  huart->RxXferCount = 0U;
 8001326:	1c02      	adds	r2, r0, #0
 8001328:	2300      	movs	r3, #0
 800132a:	325a      	adds	r2, #90	; 0x5a
 800132c:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 800132e:	3a08      	subs	r2, #8
 8001330:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8001332:	f7ff fff5 	bl	8001320 <HAL_UART_ErrorCallback>
}
 8001336:	bd08      	pop	{r3, pc}

08001338 <HAL_UART_GetState>:
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
  uint32_t temp1= 0x00U, temp2 = 0x00U;
  temp1 = huart->gState;
 8001338:	1c03      	adds	r3, r0, #0
 800133a:	3369      	adds	r3, #105	; 0x69
  temp2 = huart->RxState;
 800133c:	306a      	adds	r0, #106	; 0x6a
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
  uint32_t temp1= 0x00U, temp2 = 0x00U;
  temp1 = huart->gState;
 800133e:	781b      	ldrb	r3, [r3, #0]
  temp2 = huart->RxState;
 8001340:	7800      	ldrb	r0, [r0, #0]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8001342:	4318      	orrs	r0, r3
}
 8001344:	4770      	bx	lr
	...

08001348 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001348:	b570      	push	{r4, r5, r6, lr}
 800134a:	1c04      	adds	r4, r0, #0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800134c:	68a2      	ldr	r2, [r4, #8]
 800134e:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001350:	6805      	ldr	r5, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001352:	4311      	orrs	r1, r2
 8001354:	6962      	ldr	r2, [r4, #20]
 8001356:	69c3      	ldr	r3, [r0, #28]
 8001358:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800135a:	6828      	ldr	r0, [r5, #0]
 800135c:	4a3f      	ldr	r2, [pc, #252]	; (800145c <UART_SetConfig+0x114>)
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800135e:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001360:	4002      	ands	r2, r0
 8001362:	430a      	orrs	r2, r1
 8001364:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001366:	6869      	ldr	r1, [r5, #4]
 8001368:	4a3d      	ldr	r2, [pc, #244]	; (8001460 <UART_SetConfig+0x118>)
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800136a:	4e3e      	ldr	r6, [pc, #248]	; (8001464 <UART_SetConfig+0x11c>)
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800136c:	400a      	ands	r2, r1
 800136e:	68e1      	ldr	r1, [r4, #12]
 8001370:	430a      	orrs	r2, r1
 8001372:	606a      	str	r2, [r5, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001374:	6a21      	ldr	r1, [r4, #32]
 8001376:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001378:	68a8      	ldr	r0, [r5, #8]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800137a:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800137c:	4a3a      	ldr	r2, [pc, #232]	; (8001468 <UART_SetConfig+0x120>)
 800137e:	4002      	ands	r2, r0
 8001380:	430a      	orrs	r2, r1
 8001382:	60aa      	str	r2, [r5, #8]
 8001384:	2280      	movs	r2, #128	; 0x80
 8001386:	0212      	lsls	r2, r2, #8

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001388:	42b5      	cmp	r5, r6
 800138a:	d108      	bne.n	800139e <UART_SetConfig+0x56>
 800138c:	4937      	ldr	r1, [pc, #220]	; (800146c <UART_SetConfig+0x124>)
 800138e:	6b08      	ldr	r0, [r1, #48]	; 0x30
 8001390:	2103      	movs	r1, #3
 8001392:	4001      	ands	r1, r0
 8001394:	4836      	ldr	r0, [pc, #216]	; (8001470 <UART_SetConfig+0x128>)
 8001396:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001398:	4293      	cmp	r3, r2
 800139a:	d134      	bne.n	8001406 <UART_SetConfig+0xbe>
 800139c:	e003      	b.n	80013a6 <UART_SetConfig+0x5e>
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800139e:	4935      	ldr	r1, [pc, #212]	; (8001474 <UART_SetConfig+0x12c>)
 80013a0:	428d      	cmp	r5, r1
 80013a2:	d123      	bne.n	80013ec <UART_SetConfig+0xa4>
 80013a4:	e008      	b.n	80013b8 <UART_SetConfig+0x70>
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    switch (clocksource)
 80013a6:	2808      	cmp	r0, #8
 80013a8:	d822      	bhi.n	80013f0 <UART_SetConfig+0xa8>
 80013aa:	f7fe fead 	bl	8000108 <__gnu_thumb1_case_uqi>
 80013ae:	2107      	.short	0x2107
 80013b0:	210e210a 	.word	0x210e210a
 80013b4:	2121      	.short	0x2121
 80013b6:	15          	.byte	0x15
 80013b7:	00          	.byte	0x00

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d12d      	bne.n	8001418 <UART_SetConfig+0xd0>
  {
    switch (clocksource)
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80013bc:	f000 fdae 	bl	8001f1c <HAL_RCC_GetPCLK1Freq>
 80013c0:	e005      	b.n	80013ce <UART_SetConfig+0x86>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80013c2:	6861      	ldr	r1, [r4, #4]
 80013c4:	4b2c      	ldr	r3, [pc, #176]	; (8001478 <UART_SetConfig+0x130>)
 80013c6:	0848      	lsrs	r0, r1, #1
 80013c8:	e004      	b.n	80013d4 <UART_SetConfig+0x8c>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80013ca:	f000 fcd9 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 80013ce:	6861      	ldr	r1, [r4, #4]
 80013d0:	0040      	lsls	r0, r0, #1
 80013d2:	084b      	lsrs	r3, r1, #1
 80013d4:	18c0      	adds	r0, r0, r3
 80013d6:	e004      	b.n	80013e2 <UART_SetConfig+0x9a>
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80013d8:	6861      	ldr	r1, [r4, #4]
 80013da:	2280      	movs	r2, #128	; 0x80
 80013dc:	0848      	lsrs	r0, r1, #1
 80013de:	0252      	lsls	r2, r2, #9
 80013e0:	1880      	adds	r0, r0, r2
 80013e2:	f7fe fe9b 	bl	800011c <__aeabi_uidiv>
 80013e6:	b283      	uxth	r3, r0
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 80013e8:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
        break;
 80013ea:	e003      	b.n	80013f4 <UART_SetConfig+0xac>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d132      	bne.n	8001456 <UART_SetConfig+0x10e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80013f0:	2001      	movs	r0, #1
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
 80013f2:	2300      	movs	r3, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 80013f4:	220f      	movs	r2, #15
 80013f6:	1c1d      	adds	r5, r3, #0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80013f8:	4013      	ands	r3, r2
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 80013fa:	4395      	bics	r5, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 80013fc:	6821      	ldr	r1, [r4, #0]
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80013fe:	105b      	asrs	r3, r3, #1
    huart->Instance->BRR = brrtemp;
 8001400:	432b      	orrs	r3, r5
 8001402:	60cb      	str	r3, [r1, #12]
 8001404:	e028      	b.n	8001458 <UART_SetConfig+0x110>
  }
  else
  {
    switch (clocksource)
 8001406:	2808      	cmp	r0, #8
 8001408:	d825      	bhi.n	8001456 <UART_SetConfig+0x10e>
 800140a:	f7fe fe7d 	bl	8000108 <__gnu_thumb1_case_uqi>
 800140e:	2405      	.short	0x2405
 8001410:	2413240f 	.word	0x2413240f
 8001414:	2424      	.short	0x2424
 8001416:	19          	.byte	0x19
 8001417:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001418:	f000 fd80 	bl	8001f1c <HAL_RCC_GetPCLK1Freq>
 800141c:	6861      	ldr	r1, [r4, #4]
 800141e:	084b      	lsrs	r3, r1, #1
 8001420:	18c0      	adds	r0, r0, r3
 8001422:	f7fe fe7b 	bl	800011c <__aeabi_uidiv>
 8001426:	b280      	uxth	r0, r0
 8001428:	60e8      	str	r0, [r5, #12]
 800142a:	e012      	b.n	8001452 <UART_SetConfig+0x10a>
        break;
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800142c:	6861      	ldr	r1, [r4, #4]
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <UART_SetConfig+0x134>)
 8001430:	0848      	lsrs	r0, r1, #1
 8001432:	e003      	b.n	800143c <UART_SetConfig+0xf4>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001434:	f000 fca4 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8001438:	6861      	ldr	r1, [r4, #4]
 800143a:	084b      	lsrs	r3, r1, #1
 800143c:	18c0      	adds	r0, r0, r3
 800143e:	e004      	b.n	800144a <UART_SetConfig+0x102>
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001440:	6861      	ldr	r1, [r4, #4]
 8001442:	2280      	movs	r2, #128	; 0x80
 8001444:	0848      	lsrs	r0, r1, #1
 8001446:	0212      	lsls	r2, r2, #8
 8001448:	1880      	adds	r0, r0, r2
 800144a:	f7fe fe67 	bl	800011c <__aeabi_uidiv>
 800144e:	b280      	uxth	r0, r0
 8001450:	60f0      	str	r0, [r6, #12]
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001452:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
 8001454:	e000      	b.n	8001458 <UART_SetConfig+0x110>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001456:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8001458:	bd70      	pop	{r4, r5, r6, pc}
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	ffff69f3 	.word	0xffff69f3
 8001460:	ffffcfff 	.word	0xffffcfff
 8001464:	40013800 	.word	0x40013800
 8001468:	fffff4ff 	.word	0xfffff4ff
 800146c:	40021000 	.word	0x40021000
 8001470:	0800250d 	.word	0x0800250d
 8001474:	40004400 	.word	0x40004400
 8001478:	00f42400 	.word	0x00f42400
 800147c:	007a1200 	.word	0x007a1200

08001480 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001480:	6a43      	ldr	r3, [r0, #36]	; 0x24
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001482:	b530      	push	{r4, r5, lr}
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001484:	07da      	lsls	r2, r3, #31
 8001486:	d506      	bpl.n	8001496 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001488:	6802      	ldr	r2, [r0, #0]
 800148a:	4928      	ldr	r1, [pc, #160]	; (800152c <UART_AdvFeatureConfig+0xac>)
 800148c:	6854      	ldr	r4, [r2, #4]
 800148e:	4021      	ands	r1, r4
 8001490:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001492:	4321      	orrs	r1, r4
 8001494:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001496:	079a      	lsls	r2, r3, #30
 8001498:	d506      	bpl.n	80014a8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800149a:	6802      	ldr	r2, [r0, #0]
 800149c:	4924      	ldr	r1, [pc, #144]	; (8001530 <UART_AdvFeatureConfig+0xb0>)
 800149e:	6854      	ldr	r4, [r2, #4]
 80014a0:	4021      	ands	r1, r4
 80014a2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80014a4:	4321      	orrs	r1, r4
 80014a6:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80014a8:	075a      	lsls	r2, r3, #29
 80014aa:	d506      	bpl.n	80014ba <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80014ac:	6802      	ldr	r2, [r0, #0]
 80014ae:	4921      	ldr	r1, [pc, #132]	; (8001534 <UART_AdvFeatureConfig+0xb4>)
 80014b0:	6854      	ldr	r4, [r2, #4]
 80014b2:	4021      	ands	r1, r4
 80014b4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80014b6:	4321      	orrs	r1, r4
 80014b8:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80014ba:	071a      	lsls	r2, r3, #28
 80014bc:	d506      	bpl.n	80014cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80014be:	6802      	ldr	r2, [r0, #0]
 80014c0:	491d      	ldr	r1, [pc, #116]	; (8001538 <UART_AdvFeatureConfig+0xb8>)
 80014c2:	6854      	ldr	r4, [r2, #4]
 80014c4:	4021      	ands	r1, r4
 80014c6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80014c8:	4321      	orrs	r1, r4
 80014ca:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80014cc:	06da      	lsls	r2, r3, #27
 80014ce:	d506      	bpl.n	80014de <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80014d0:	6802      	ldr	r2, [r0, #0]
 80014d2:	491a      	ldr	r1, [pc, #104]	; (800153c <UART_AdvFeatureConfig+0xbc>)
 80014d4:	6894      	ldr	r4, [r2, #8]
 80014d6:	4021      	ands	r1, r4
 80014d8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80014da:	4321      	orrs	r1, r4
 80014dc:	6091      	str	r1, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80014de:	069a      	lsls	r2, r3, #26
 80014e0:	d506      	bpl.n	80014f0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80014e2:	6802      	ldr	r2, [r0, #0]
 80014e4:	4916      	ldr	r1, [pc, #88]	; (8001540 <UART_AdvFeatureConfig+0xc0>)
 80014e6:	6894      	ldr	r4, [r2, #8]
 80014e8:	4021      	ands	r1, r4
 80014ea:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80014ec:	4321      	orrs	r1, r4
 80014ee:	6091      	str	r1, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80014f0:	065a      	lsls	r2, r3, #25
 80014f2:	d510      	bpl.n	8001516 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80014f4:	6802      	ldr	r2, [r0, #0]
 80014f6:	4c13      	ldr	r4, [pc, #76]	; (8001544 <UART_AdvFeatureConfig+0xc4>)
 80014f8:	6855      	ldr	r5, [r2, #4]
 80014fa:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80014fc:	402c      	ands	r4, r5
 80014fe:	430c      	orrs	r4, r1
 8001500:	6054      	str	r4, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001502:	2480      	movs	r4, #128	; 0x80
 8001504:	0364      	lsls	r4, r4, #13
 8001506:	42a1      	cmp	r1, r4
 8001508:	d105      	bne.n	8001516 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800150a:	6854      	ldr	r4, [r2, #4]
 800150c:	490e      	ldr	r1, [pc, #56]	; (8001548 <UART_AdvFeatureConfig+0xc8>)
 800150e:	4021      	ands	r1, r4
 8001510:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001512:	4321      	orrs	r1, r4
 8001514:	6051      	str	r1, [r2, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001516:	061a      	lsls	r2, r3, #24
 8001518:	d506      	bpl.n	8001528 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800151a:	6803      	ldr	r3, [r0, #0]
 800151c:	4a0b      	ldr	r2, [pc, #44]	; (800154c <UART_AdvFeatureConfig+0xcc>)
 800151e:	6859      	ldr	r1, [r3, #4]
 8001520:	400a      	ands	r2, r1
 8001522:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001524:	430a      	orrs	r2, r1
 8001526:	605a      	str	r2, [r3, #4]
  }
}
 8001528:	bd30      	pop	{r4, r5, pc}
 800152a:	46c0      	nop			; (mov r8, r8)
 800152c:	fffdffff 	.word	0xfffdffff
 8001530:	fffeffff 	.word	0xfffeffff
 8001534:	fffbffff 	.word	0xfffbffff
 8001538:	ffff7fff 	.word	0xffff7fff
 800153c:	ffffefff 	.word	0xffffefff
 8001540:	ffffdfff 	.word	0xffffdfff
 8001544:	ffefffff 	.word	0xffefffff
 8001548:	ff9fffff 	.word	0xff9fffff
 800154c:	fff7ffff 	.word	0xfff7ffff

08001550 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001552:	1c04      	adds	r4, r0, #0
 8001554:	1c0e      	adds	r6, r1, #0
 8001556:	1c15      	adds	r5, r2, #0
 8001558:	1c1f      	adds	r7, r3, #0
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800155a:	6822      	ldr	r2, [r4, #0]
 800155c:	69d3      	ldr	r3, [r2, #28]
 800155e:	4033      	ands	r3, r6
 8001560:	1b9b      	subs	r3, r3, r6
 8001562:	4259      	negs	r1, r3
 8001564:	414b      	adcs	r3, r1
 8001566:	42ab      	cmp	r3, r5
 8001568:	d11f      	bne.n	80015aa <UART_WaitOnFlagUntilTimeout+0x5a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800156a:	9b06      	ldr	r3, [sp, #24]
 800156c:	3301      	adds	r3, #1
 800156e:	d0f5      	beq.n	800155c <UART_WaitOnFlagUntilTimeout+0xc>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001570:	9b06      	ldr	r3, [sp, #24]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d112      	bne.n	800159c <UART_WaitOnFlagUntilTimeout+0x4c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001576:	6823      	ldr	r3, [r4, #0]
 8001578:	4a0d      	ldr	r2, [pc, #52]	; (80015b0 <UART_WaitOnFlagUntilTimeout+0x60>)
 800157a:	6819      	ldr	r1, [r3, #0]

        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800157c:	2003      	movs	r0, #3
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800157e:	400a      	ands	r2, r1
 8001580:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001582:	689a      	ldr	r2, [r3, #8]
 8001584:	2101      	movs	r1, #1
 8001586:	438a      	bics	r2, r1
 8001588:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800158a:	1c22      	adds	r2, r4, #0
 800158c:	2320      	movs	r3, #32
 800158e:	3269      	adds	r2, #105	; 0x69
 8001590:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001592:	3468      	adds	r4, #104	; 0x68
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;
 8001594:	7053      	strb	r3, [r2, #1]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001596:	2300      	movs	r3, #0
 8001598:	7023      	strb	r3, [r4, #0]
 800159a:	e007      	b.n	80015ac <UART_WaitOnFlagUntilTimeout+0x5c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800159c:	f000 feb6 	bl	800230c <HAL_GetTick>
 80015a0:	9b06      	ldr	r3, [sp, #24]
 80015a2:	1bc0      	subs	r0, r0, r7
 80015a4:	4298      	cmp	r0, r3
 80015a6:	d9d8      	bls.n	800155a <UART_WaitOnFlagUntilTimeout+0xa>
 80015a8:	e7e5      	b.n	8001576 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80015aa:	2000      	movs	r0, #0
}
 80015ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	fffffe5f 	.word	0xfffffe5f

080015b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80015b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015b6:	2600      	movs	r6, #0
 80015b8:	66c6      	str	r6, [r0, #108]	; 0x6c
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80015ba:	1c04      	adds	r4, r0, #0
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80015bc:	f000 fea6 	bl	800230c <HAL_GetTick>

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 80015c0:	6823      	ldr	r3, [r4, #0]
 80015c2:	4a17      	ldr	r2, [pc, #92]	; (8001620 <UART_CheckIdleState+0x6c>)
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80015c4:	1c05      	adds	r5, r0, #0

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d008      	beq.n	80015dc <UART_CheckIdleState+0x28>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 80015ca:	1c22      	adds	r2, r4, #0
 80015cc:	3269      	adds	r2, #105	; 0x69
 80015ce:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80015d0:	3468      	adds	r4, #104	; 0x68
 80015d2:	2000      	movs	r0, #0
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 80015d4:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80015d6:	7053      	strb	r3, [r2, #1]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80015d8:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
 80015da:	e020      	b.n	800161e <UART_CheckIdleState+0x6a>
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	071a      	lsls	r2, r3, #28
 80015e0:	d404      	bmi.n	80015ec <UART_CheckIdleState+0x38>
        return HAL_TIMEOUT;
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80015e2:	6823      	ldr	r3, [r4, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	075a      	lsls	r2, r3, #29
 80015e8:	d5ef      	bpl.n	80015ca <UART_CheckIdleState+0x16>
 80015ea:	e00c      	b.n	8001606 <UART_CheckIdleState+0x52>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80015ec:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <UART_CheckIdleState+0x70>)
 80015ee:	2180      	movs	r1, #128	; 0x80
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	1c20      	adds	r0, r4, #0
 80015f4:	0389      	lsls	r1, r1, #14
 80015f6:	1c32      	adds	r2, r6, #0
 80015f8:	1c2b      	adds	r3, r5, #0
 80015fa:	f7ff ffa9 	bl	8001550 <UART_WaitOnFlagUntilTimeout>
 80015fe:	2800      	cmp	r0, #0
 8001600:	d0ef      	beq.n	80015e2 <UART_CheckIdleState+0x2e>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8001602:	2003      	movs	r0, #3
 8001604:	e00b      	b.n	800161e <UART_CheckIdleState+0x6a>

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001606:	4b07      	ldr	r3, [pc, #28]	; (8001624 <UART_CheckIdleState+0x70>)
 8001608:	2180      	movs	r1, #128	; 0x80
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	1c20      	adds	r0, r4, #0
 800160e:	03c9      	lsls	r1, r1, #15
 8001610:	2200      	movs	r2, #0
 8001612:	1c2b      	adds	r3, r5, #0
 8001614:	f7ff ff9c 	bl	8001550 <UART_WaitOnFlagUntilTimeout>
 8001618:	2800      	cmp	r0, #0
 800161a:	d1f2      	bne.n	8001602 <UART_CheckIdleState+0x4e>
 800161c:	e7d5      	b.n	80015ca <UART_CheckIdleState+0x16>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 800161e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8001620:	40013800 	.word	0x40013800
 8001624:	01ffffff 	.word	0x01ffffff

08001628 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001628:	b538      	push	{r3, r4, r5, lr}
 800162a:	1e04      	subs	r4, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 800162c:	d101      	bne.n	8001632 <HAL_UART_Init+0xa>
  {
    return HAL_ERROR;
 800162e:	2001      	movs	r0, #1
 8001630:	e02c      	b.n	800168c <HAL_UART_Init+0x64>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8001632:	1c05      	adds	r5, r0, #0
 8001634:	3569      	adds	r5, #105	; 0x69
 8001636:	782b      	ldrb	r3, [r5, #0]
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	d104      	bne.n	8001648 <HAL_UART_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800163e:	1c02      	adds	r2, r0, #0
 8001640:	3268      	adds	r2, #104	; 0x68
 8001642:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001644:	f7fe fe44 	bl	80002d0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001648:	2324      	movs	r3, #36	; 0x24
 800164a:	702b      	strb	r3, [r5, #0]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800164c:	6823      	ldr	r3, [r4, #0]
 800164e:	2101      	movs	r1, #1
 8001650:	681a      	ldr	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001652:	1c20      	adds	r0, r4, #0
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001654:	438a      	bics	r2, r1
 8001656:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001658:	f7ff fe76 	bl	8001348 <UART_SetConfig>
 800165c:	2801      	cmp	r0, #1
 800165e:	d0e6      	beq.n	800162e <HAL_UART_Init+0x6>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001660:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001662:	2b00      	cmp	r3, #0
 8001664:	d002      	beq.n	800166c <HAL_UART_Init+0x44>
  {
    UART_AdvFeatureConfig(huart);
 8001666:	1c20      	adds	r0, r4, #0
 8001668:	f7ff ff0a 	bl	8001480 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800166c:	6823      	ldr	r3, [r4, #0]
 800166e:	4a08      	ldr	r2, [pc, #32]	; (8001690 <HAL_UART_Init+0x68>)
 8001670:	6859      	ldr	r1, [r3, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001672:	1c20      	adds	r0, r4, #0

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001674:	400a      	ands	r2, r1
 8001676:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001678:	689a      	ldr	r2, [r3, #8]
 800167a:	212a      	movs	r1, #42	; 0x2a
 800167c:	438a      	bics	r2, r1
 800167e:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	2101      	movs	r1, #1
 8001684:	430a      	orrs	r2, r1
 8001686:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001688:	f7ff ff94 	bl	80015b4 <UART_CheckIdleState>
}
 800168c:	bd38      	pop	{r3, r4, r5, pc}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	ffffb7ff 	.word	0xffffb7ff

08001694 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001694:	b530      	push	{r4, r5, lr}
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001696:	1c02      	adds	r2, r0, #0
 8001698:	3269      	adds	r2, #105	; 0x69
 800169a:	7812      	ldrb	r2, [r2, #0]
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800169c:	1c03      	adds	r3, r0, #0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 800169e:	2002      	movs	r0, #2
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80016a0:	2a21      	cmp	r2, #33	; 0x21
 80016a2:	d128      	bne.n	80016f6 <UART_Transmit_IT+0x62>
  {
    if(huart->TxXferCount == 0U)
 80016a4:	1c1c      	adds	r4, r3, #0
 80016a6:	3452      	adds	r4, #82	; 0x52
 80016a8:	8820      	ldrh	r0, [r4, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	b280      	uxth	r0, r0
 80016ae:	2800      	cmp	r0, #0
 80016b0:	d108      	bne.n	80016c4 <UART_Transmit_IT+0x30>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80016b2:	6813      	ldr	r3, [r2, #0]
 80016b4:	2180      	movs	r1, #128	; 0x80
 80016b6:	438b      	bics	r3, r1
 80016b8:	6013      	str	r3, [r2, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80016ba:	6813      	ldr	r3, [r2, #0]
 80016bc:	2140      	movs	r1, #64	; 0x40
 80016be:	430b      	orrs	r3, r1
 80016c0:	6013      	str	r3, [r2, #0]

      return HAL_OK;
 80016c2:	e018      	b.n	80016f6 <UART_Transmit_IT+0x62>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016c4:	689d      	ldr	r5, [r3, #8]
 80016c6:	2080      	movs	r0, #128	; 0x80
 80016c8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80016ca:	0140      	lsls	r0, r0, #5
 80016cc:	4285      	cmp	r5, r0
 80016ce:	d109      	bne.n	80016e4 <UART_Transmit_IT+0x50>
 80016d0:	6918      	ldr	r0, [r3, #16]
 80016d2:	2800      	cmp	r0, #0
 80016d4:	d106      	bne.n	80016e4 <UART_Transmit_IT+0x50>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80016d6:	8808      	ldrh	r0, [r1, #0]
        huart->pTxBuffPtr += 2U;
 80016d8:	3102      	adds	r1, #2
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80016da:	05c0      	lsls	r0, r0, #23
 80016dc:	0dc0      	lsrs	r0, r0, #23
 80016de:	8510      	strh	r0, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80016e0:	64d9      	str	r1, [r3, #76]	; 0x4c
 80016e2:	e003      	b.n	80016ec <UART_Transmit_IT+0x58>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80016e4:	1c48      	adds	r0, r1, #1
 80016e6:	64d8      	str	r0, [r3, #76]	; 0x4c
 80016e8:	780b      	ldrb	r3, [r1, #0]
 80016ea:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 80016ec:	8823      	ldrh	r3, [r4, #0]

      return HAL_OK;
 80016ee:	2000      	movs	r0, #0
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;
 80016f0:	3b01      	subs	r3, #1
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	8023      	strh	r3, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80016f6:	bd30      	pop	{r4, r5, pc}

080016f8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80016f8:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80016fa:	6803      	ldr	r3, [r0, #0]
 80016fc:	2140      	movs	r1, #64	; 0x40
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	438a      	bics	r2, r1
 8001702:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001704:	1c03      	adds	r3, r0, #0
 8001706:	3369      	adds	r3, #105	; 0x69
 8001708:	2220      	movs	r2, #32
 800170a:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 800170c:	f7fe ff54 	bl	80005b8 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8001710:	2000      	movs	r0, #0
 8001712:	bd08      	pop	{r3, pc}

08001714 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001714:	b538      	push	{r3, r4, r5, lr}
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001716:	1c02      	adds	r2, r0, #0
 8001718:	326a      	adds	r2, #106	; 0x6a
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 800171a:	1c03      	adds	r3, r0, #0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800171c:	7811      	ldrb	r1, [r2, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 800171e:	335c      	adds	r3, #92	; 0x5c
 8001720:	881c      	ldrh	r4, [r3, #0]
 8001722:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001724:	2922      	cmp	r1, #34	; 0x22
 8001726:	d128      	bne.n	800177a <UART_Receive_IT+0x66>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001728:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800172a:	6885      	ldr	r5, [r0, #8]
 800172c:	4021      	ands	r1, r4
 800172e:	2480      	movs	r4, #128	; 0x80
 8001730:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001732:	0164      	lsls	r4, r4, #5
 8001734:	42a5      	cmp	r5, r4
 8001736:	d106      	bne.n	8001746 <UART_Receive_IT+0x32>
 8001738:	6904      	ldr	r4, [r0, #16]
 800173a:	2c00      	cmp	r4, #0
 800173c:	d103      	bne.n	8001746 <UART_Receive_IT+0x32>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 800173e:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8001740:	3302      	adds	r3, #2
 8001742:	6543      	str	r3, [r0, #84]	; 0x54
 8001744:	e002      	b.n	800174c <UART_Receive_IT+0x38>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001746:	1c5c      	adds	r4, r3, #1
 8001748:	6544      	str	r4, [r0, #84]	; 0x54
 800174a:	7019      	strb	r1, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 800174c:	1c01      	adds	r1, r0, #0
 800174e:	315a      	adds	r1, #90	; 0x5a
 8001750:	880b      	ldrh	r3, [r1, #0]
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 8001752:	2400      	movs	r4, #0
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8001754:	3b01      	subs	r3, #1
 8001756:	b29b      	uxth	r3, r3
 8001758:	800b      	strh	r3, [r1, #0]
 800175a:	42a3      	cmp	r3, r4
 800175c:	d112      	bne.n	8001784 <UART_Receive_IT+0x70>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800175e:	6803      	ldr	r3, [r0, #0]
 8001760:	4909      	ldr	r1, [pc, #36]	; (8001788 <UART_Receive_IT+0x74>)
 8001762:	681d      	ldr	r5, [r3, #0]
 8001764:	4029      	ands	r1, r5
 8001766:	6019      	str	r1, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001768:	6899      	ldr	r1, [r3, #8]
 800176a:	2501      	movs	r5, #1
 800176c:	43a9      	bics	r1, r5
 800176e:	6099      	str	r1, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001770:	2320      	movs	r3, #32
 8001772:	7013      	strb	r3, [r2, #0]

      HAL_UART_RxCpltCallback(huart);
 8001774:	f7fe ff22 	bl	80005bc <HAL_UART_RxCpltCallback>
 8001778:	e004      	b.n	8001784 <UART_Receive_IT+0x70>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800177a:	699a      	ldr	r2, [r3, #24]
 800177c:	2108      	movs	r1, #8
 800177e:	430a      	orrs	r2, r1
 8001780:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8001782:	2402      	movs	r4, #2
  }
}
 8001784:	1c20      	adds	r0, r4, #0
 8001786:	bd38      	pop	{r3, r4, r5, pc}
 8001788:	fffffedf 	.word	0xfffffedf

0800178c <HAL_UART_IRQHandler>:
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800178c:	6802      	ldr	r2, [r0, #0]
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800178e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001790:	69d3      	ldr	r3, [r2, #28]
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001792:	1c04      	adds	r4, r0, #0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001794:	200f      	movs	r0, #15
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001796:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001798:	4018      	ands	r0, r3
  if (errorflags == RESET)
 800179a:	d108      	bne.n	80017ae <HAL_UART_IRQHandler+0x22>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800179c:	2520      	movs	r5, #32
 800179e:	422b      	tst	r3, r5
 80017a0:	d005      	beq.n	80017ae <HAL_UART_IRQHandler+0x22>
 80017a2:	4229      	tst	r1, r5
 80017a4:	d003      	beq.n	80017ae <HAL_UART_IRQHandler+0x22>
    {
      UART_Receive_IT(huart);
 80017a6:	1c20      	adds	r0, r4, #0
 80017a8:	f7ff ffb4 	bl	8001714 <UART_Receive_IT>
      return;
 80017ac:	e086      	b.n	80018bc <HAL_UART_IRQHandler+0x130>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 80017ae:	6895      	ldr	r5, [r2, #8]
  if(   (errorflags != RESET)
 80017b0:	2800      	cmp	r0, #0
 80017b2:	d062      	beq.n	800187a <HAL_UART_IRQHandler+0xee>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80017b4:	2601      	movs	r6, #1
 80017b6:	1c28      	adds	r0, r5, #0
 80017b8:	4030      	ands	r0, r6
 80017ba:	d103      	bne.n	80017c4 <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80017bc:	2790      	movs	r7, #144	; 0x90
 80017be:	40b7      	lsls	r7, r6
 80017c0:	4239      	tst	r1, r7
 80017c2:	d05a      	beq.n	800187a <HAL_UART_IRQHandler+0xee>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80017c4:	2501      	movs	r5, #1
 80017c6:	4233      	tst	r3, r6
 80017c8:	d005      	beq.n	80017d6 <HAL_UART_IRQHandler+0x4a>
 80017ca:	05ce      	lsls	r6, r1, #23
 80017cc:	d503      	bpl.n	80017d6 <HAL_UART_IRQHandler+0x4a>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80017ce:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80017d0:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80017d2:	4335      	orrs	r5, r6
 80017d4:	66e5      	str	r5, [r4, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80017d6:	2502      	movs	r5, #2
 80017d8:	422b      	tst	r3, r5
 80017da:	d006      	beq.n	80017ea <HAL_UART_IRQHandler+0x5e>
 80017dc:	2800      	cmp	r0, #0
 80017de:	d004      	beq.n	80017ea <HAL_UART_IRQHandler+0x5e>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80017e0:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80017e2:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80017e4:	2604      	movs	r6, #4
 80017e6:	4335      	orrs	r5, r6
 80017e8:	66e5      	str	r5, [r4, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80017ea:	2504      	movs	r5, #4
 80017ec:	422b      	tst	r3, r5
 80017ee:	d006      	beq.n	80017fe <HAL_UART_IRQHandler+0x72>
 80017f0:	2800      	cmp	r0, #0
 80017f2:	d004      	beq.n	80017fe <HAL_UART_IRQHandler+0x72>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80017f4:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80017f6:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80017f8:	2602      	movs	r6, #2
 80017fa:	4335      	orrs	r5, r6
 80017fc:	66e5      	str	r5, [r4, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80017fe:	071d      	lsls	r5, r3, #28
 8001800:	d508      	bpl.n	8001814 <HAL_UART_IRQHandler+0x88>
 8001802:	068e      	lsls	r6, r1, #26
 8001804:	d401      	bmi.n	800180a <HAL_UART_IRQHandler+0x7e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001806:	2800      	cmp	r0, #0
 8001808:	d004      	beq.n	8001814 <HAL_UART_IRQHandler+0x88>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800180a:	2008      	movs	r0, #8
 800180c:	6210      	str	r0, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800180e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001810:	4310      	orrs	r0, r2
 8001812:	66e0      	str	r0, [r4, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001814:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001816:	2a00      	cmp	r2, #0
 8001818:	d050      	beq.n	80018bc <HAL_UART_IRQHandler+0x130>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800181a:	2220      	movs	r2, #32
 800181c:	4213      	tst	r3, r2
 800181e:	d004      	beq.n	800182a <HAL_UART_IRQHandler+0x9e>
 8001820:	4211      	tst	r1, r2
 8001822:	d002      	beq.n	800182a <HAL_UART_IRQHandler+0x9e>
      {
        UART_Receive_IT(huart);
 8001824:	1c20      	adds	r0, r4, #0
 8001826:	f7ff ff75 	bl	8001714 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800182a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800182c:	1c20      	adds	r0, r4, #0
        UART_Receive_IT(huart);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800182e:	071a      	lsls	r2, r3, #28
 8001830:	d404      	bmi.n	800183c <HAL_UART_IRQHandler+0xb0>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8001832:	6823      	ldr	r3, [r4, #0]
 8001834:	689d      	ldr	r5, [r3, #8]
 8001836:	2340      	movs	r3, #64	; 0x40
 8001838:	401d      	ands	r5, r3
        UART_Receive_IT(huart);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800183a:	d01a      	beq.n	8001872 <HAL_UART_IRQHandler+0xe6>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800183c:	f7ff fccc 	bl	80011d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001840:	6823      	ldr	r3, [r4, #0]
 8001842:	2240      	movs	r2, #64	; 0x40
 8001844:	6899      	ldr	r1, [r3, #8]
 8001846:	4211      	tst	r1, r2
 8001848:	d00f      	beq.n	800186a <HAL_UART_IRQHandler+0xde>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800184a:	6899      	ldr	r1, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800184c:	6e60      	ldr	r0, [r4, #100]	; 0x64
        UART_EndRxTransfer(huart);

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800184e:	4391      	bics	r1, r2
 8001850:	6099      	str	r1, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001852:	2800      	cmp	r0, #0
 8001854:	d009      	beq.n	800186a <HAL_UART_IRQHandler+0xde>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001856:	4b1a      	ldr	r3, [pc, #104]	; (80018c0 <HAL_UART_IRQHandler+0x134>)
 8001858:	6343      	str	r3, [r0, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800185a:	f000 fca5 	bl	80021a8 <HAL_DMA_Abort_IT>
 800185e:	2800      	cmp	r0, #0
 8001860:	d02c      	beq.n	80018bc <HAL_UART_IRQHandler+0x130>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001862:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001864:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001866:	4798      	blx	r3
 8001868:	e028      	b.n	80018bc <HAL_UART_IRQHandler+0x130>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800186a:	1c20      	adds	r0, r4, #0
 800186c:	f7ff fd58 	bl	8001320 <HAL_UART_ErrorCallback>
 8001870:	e024      	b.n	80018bc <HAL_UART_IRQHandler+0x130>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8001872:	f7ff fd55 	bl	8001320 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001876:	66e5      	str	r5, [r4, #108]	; 0x6c
 8001878:	e020      	b.n	80018bc <HAL_UART_IRQHandler+0x130>

  } /* End if some error occurs */

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 800187a:	2080      	movs	r0, #128	; 0x80
 800187c:	0340      	lsls	r0, r0, #13
 800187e:	4203      	tst	r3, r0
 8001880:	d00b      	beq.n	800189a <HAL_UART_IRQHandler+0x10e>
 8001882:	026e      	lsls	r6, r5, #9
 8001884:	d509      	bpl.n	800189a <HAL_UART_IRQHandler+0x10e>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8001886:	6210      	str	r0, [r2, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 8001888:	1c22      	adds	r2, r4, #0
 800188a:	3269      	adds	r2, #105	; 0x69
 800188c:	2320      	movs	r3, #32
 800188e:	7013      	strb	r3, [r2, #0]
    huart->RxState = HAL_UART_STATE_READY;
    HAL_UARTEx_WakeupCallback(huart);
 8001890:	1c20      	adds	r0, r4, #0
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
    huart->RxState = HAL_UART_STATE_READY;
 8001892:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 8001894:	f7ff fc9e 	bl	80011d4 <HAL_UARTEx_WakeupCallback>
    return;
 8001898:	e010      	b.n	80018bc <HAL_UART_IRQHandler+0x130>
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800189a:	2280      	movs	r2, #128	; 0x80
 800189c:	4213      	tst	r3, r2
 800189e:	d005      	beq.n	80018ac <HAL_UART_IRQHandler+0x120>
 80018a0:	4211      	tst	r1, r2
 80018a2:	d003      	beq.n	80018ac <HAL_UART_IRQHandler+0x120>
  {
    UART_Transmit_IT(huart);
 80018a4:	1c20      	adds	r0, r4, #0
 80018a6:	f7ff fef5 	bl	8001694 <UART_Transmit_IT>
    return;
 80018aa:	e007      	b.n	80018bc <HAL_UART_IRQHandler+0x130>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80018ac:	2240      	movs	r2, #64	; 0x40
 80018ae:	4213      	tst	r3, r2
 80018b0:	d004      	beq.n	80018bc <HAL_UART_IRQHandler+0x130>
 80018b2:	4211      	tst	r1, r2
 80018b4:	d002      	beq.n	80018bc <HAL_UART_IRQHandler+0x130>
  {
    UART_EndTransmit_IT(huart);
 80018b6:	1c20      	adds	r0, r4, #0
 80018b8:	f7ff ff1e 	bl	80016f8 <UART_EndTransmit_IT>
    return;
  }

}
 80018bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018be:	46c0      	nop			; (mov r8, r8)
 80018c0:	08001323 	.word	0x08001323

080018c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018c6:	1c04      	adds	r4, r0, #0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018c8:	6800      	ldr	r0, [r0, #0]
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018ca:	b085      	sub	sp, #20

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018cc:	03c0      	lsls	r0, r0, #15
 80018ce:	d55c      	bpl.n	800198a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018d0:	4d3d      	ldr	r5, [pc, #244]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80018d2:	2380      	movs	r3, #128	; 0x80
 80018d4:	69ea      	ldr	r2, [r5, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80018d6:	2100      	movs	r1, #0

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018d8:	055b      	lsls	r3, r3, #21
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80018da:	9101      	str	r1, [sp, #4]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018dc:	421a      	tst	r2, r3
 80018de:	d108      	bne.n	80018f2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80018e0:	69ea      	ldr	r2, [r5, #28]
 80018e2:	431a      	orrs	r2, r3
 80018e4:	61ea      	str	r2, [r5, #28]
 80018e6:	69ea      	ldr	r2, [r5, #28]
 80018e8:	4013      	ands	r3, r2
 80018ea:	9303      	str	r3, [sp, #12]
      pwrclkchanged = SET;
 80018ec:	2201      	movs	r2, #1
    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80018f0:	9201      	str	r2, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f2:	4e36      	ldr	r6, [pc, #216]	; (80019cc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	6832      	ldr	r2, [r6, #0]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	421a      	tst	r2, r3
 80018fc:	d007      	beq.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x4a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018fe:	6a2a      	ldr	r2, [r5, #32]
 8001900:	21c0      	movs	r1, #192	; 0xc0
 8001902:	0089      	lsls	r1, r1, #2
 8001904:	4b30      	ldr	r3, [pc, #192]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001906:	400a      	ands	r2, r1
 8001908:	4e31      	ldr	r6, [pc, #196]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800190a:	d110      	bne.n	800192e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800190c:	e013      	b.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x72>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800190e:	6832      	ldr	r2, [r6, #0]
 8001910:	4313      	orrs	r3, r2
 8001912:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001914:	f000 fcfa 	bl	800230c <HAL_GetTick>
 8001918:	1c07      	adds	r7, r0, #0
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191a:	6833      	ldr	r3, [r6, #0]
 800191c:	05d8      	lsls	r0, r3, #23
 800191e:	d4ee      	bmi.n	80018fe <HAL_RCCEx_PeriphCLKConfig+0x3a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001920:	f000 fcf4 	bl	800230c <HAL_GetTick>
 8001924:	1bc0      	subs	r0, r0, r7
 8001926:	2864      	cmp	r0, #100	; 0x64
 8001928:	d9f7      	bls.n	800191a <HAL_RCCEx_PeriphCLKConfig+0x56>
        {
          return HAL_TIMEOUT;
 800192a:	2003      	movs	r0, #3
 800192c:	e04a      	b.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x100>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800192e:	6860      	ldr	r0, [r4, #4]
 8001930:	4001      	ands	r1, r0
 8001932:	428a      	cmp	r2, r1
 8001934:	d10d      	bne.n	8001952 <HAL_RCCEx_PeriphCLKConfig+0x8e>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001936:	6a2a      	ldr	r2, [r5, #32]
 8001938:	6861      	ldr	r1, [r4, #4]
 800193a:	4016      	ands	r6, r2

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800193c:	9a01      	ldr	r2, [sp, #4]
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800193e:	430e      	orrs	r6, r1
 8001940:	4b21      	ldr	r3, [pc, #132]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001942:	622e      	str	r6, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001944:	2a01      	cmp	r2, #1
 8001946:	d120      	bne.n	800198a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001948:	69d9      	ldr	r1, [r3, #28]
 800194a:	4a22      	ldr	r2, [pc, #136]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800194c:	400a      	ands	r2, r1
 800194e:	61da      	str	r2, [r3, #28]
 8001950:	e01b      	b.n	800198a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001952:	6a1a      	ldr	r2, [r3, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001954:	2080      	movs	r0, #128	; 0x80
 8001956:	6a1f      	ldr	r7, [r3, #32]
 8001958:	0240      	lsls	r0, r0, #9
 800195a:	4338      	orrs	r0, r7
 800195c:	6218      	str	r0, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800195e:	6a1f      	ldr	r7, [r3, #32]
 8001960:	481d      	ldr	r0, [pc, #116]	; (80019d8 <HAL_RCCEx_PeriphCLKConfig+0x114>)
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001962:	1c11      	adds	r1, r2, #0
 8001964:	4031      	ands	r1, r6
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001966:	4038      	ands	r0, r7
 8001968:	6218      	str	r0, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800196a:	6219      	str	r1, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800196c:	07d1      	lsls	r1, r2, #31
 800196e:	d5e2      	bpl.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001970:	f000 fccc 	bl	800230c <HAL_GetTick>
 8001974:	1c07      	adds	r7, r0, #0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001976:	6a2b      	ldr	r3, [r5, #32]
 8001978:	079a      	lsls	r2, r3, #30
 800197a:	d4dc      	bmi.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800197c:	f000 fcc6 	bl	800230c <HAL_GetTick>
 8001980:	4b16      	ldr	r3, [pc, #88]	; (80019dc <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001982:	1bc0      	subs	r0, r0, r7
 8001984:	4298      	cmp	r0, r3
 8001986:	d9f6      	bls.n	8001976 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8001988:	e7cf      	b.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x66>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800198a:	6823      	ldr	r3, [r4, #0]
 800198c:	07d8      	lsls	r0, r3, #31
 800198e:	d506      	bpl.n	800199e <HAL_RCCEx_PeriphCLKConfig+0xda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001990:	4a0d      	ldr	r2, [pc, #52]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001992:	2003      	movs	r0, #3
 8001994:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001996:	4381      	bics	r1, r0
 8001998:	68a0      	ldr	r0, [r4, #8]
 800199a:	4301      	orrs	r1, r0
 800199c:	6311      	str	r1, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800199e:	0699      	lsls	r1, r3, #26
 80019a0:	d506      	bpl.n	80019b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80019a2:	4a09      	ldr	r2, [pc, #36]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80019a4:	2010      	movs	r0, #16
 80019a6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80019a8:	4381      	bics	r1, r0
 80019aa:	68e0      	ldr	r0, [r4, #12]
 80019ac:	4301      	orrs	r1, r0
 80019ae:	6311      	str	r1, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80019b0:	2000      	movs	r0, #0
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80019b2:	0559      	lsls	r1, r3, #21
 80019b4:	d506      	bpl.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80019b6:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80019b8:	2140      	movs	r1, #64	; 0x40
 80019ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019bc:	438a      	bics	r2, r1
 80019be:	6921      	ldr	r1, [r4, #16]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	631a      	str	r2, [r3, #48]	; 0x30
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
}
 80019c4:	b005      	add	sp, #20
 80019c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40007000 	.word	0x40007000
 80019d0:	fffffcff 	.word	0xfffffcff
 80019d4:	efffffff 	.word	0xefffffff
 80019d8:	fffeffff 	.word	0xfffeffff
 80019dc:	00001388 	.word	0x00001388

080019e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019e2:	1c05      	adds	r5, r0, #0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019e4:	6800      	ldr	r0, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e6:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019e8:	07c0      	lsls	r0, r0, #31
 80019ea:	d403      	bmi.n	80019f4 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ec:	6829      	ldr	r1, [r5, #0]
 80019ee:	0789      	lsls	r1, r1, #30
 80019f0:	d44d      	bmi.n	8001a8e <HAL_RCC_OscConfig+0xae>
 80019f2:	e091      	b.n	8001b18 <HAL_RCC_OscConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019f4:	4cb4      	ldr	r4, [pc, #720]	; (8001cc8 <HAL_RCC_OscConfig+0x2e8>)
 80019f6:	230c      	movs	r3, #12
 80019f8:	6862      	ldr	r2, [r4, #4]
 80019fa:	401a      	ands	r2, r3
 80019fc:	2a04      	cmp	r2, #4
 80019fe:	d006      	beq.n	8001a0e <HAL_RCC_OscConfig+0x2e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a00:	6862      	ldr	r2, [r4, #4]
 8001a02:	4013      	ands	r3, r2
 8001a04:	2b08      	cmp	r3, #8
 8001a06:	d109      	bne.n	8001a1c <HAL_RCC_OscConfig+0x3c>
 8001a08:	6863      	ldr	r3, [r4, #4]
 8001a0a:	03da      	lsls	r2, r3, #15
 8001a0c:	d506      	bpl.n	8001a1c <HAL_RCC_OscConfig+0x3c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0e:	6823      	ldr	r3, [r4, #0]
 8001a10:	0398      	lsls	r0, r3, #14
 8001a12:	d5eb      	bpl.n	80019ec <HAL_RCC_OscConfig+0xc>
 8001a14:	6869      	ldr	r1, [r5, #4]
 8001a16:	2900      	cmp	r1, #0
 8001a18:	d1e8      	bne.n	80019ec <HAL_RCC_OscConfig+0xc>
 8001a1a:	e1a8      	b.n	8001d6e <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a1c:	686b      	ldr	r3, [r5, #4]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d013      	beq.n	8001a4a <HAL_RCC_OscConfig+0x6a>
 8001a22:	6822      	ldr	r2, [r4, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d10a      	bne.n	8001a3e <HAL_RCC_OscConfig+0x5e>
 8001a28:	4ba8      	ldr	r3, [pc, #672]	; (8001ccc <HAL_RCC_OscConfig+0x2ec>)
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	6023      	str	r3, [r4, #0]
 8001a2e:	6822      	ldr	r2, [r4, #0]
 8001a30:	4ba7      	ldr	r3, [pc, #668]	; (8001cd0 <HAL_RCC_OscConfig+0x2f0>)
 8001a32:	4013      	ands	r3, r2
 8001a34:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a36:	f000 fc69 	bl	800230c <HAL_GetTick>
 8001a3a:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a3c:	e023      	b.n	8001a86 <HAL_RCC_OscConfig+0xa6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a3e:	2b05      	cmp	r3, #5
 8001a40:	d108      	bne.n	8001a54 <HAL_RCC_OscConfig+0x74>
 8001a42:	2380      	movs	r3, #128	; 0x80
 8001a44:	02db      	lsls	r3, r3, #11
 8001a46:	4313      	orrs	r3, r2
 8001a48:	6023      	str	r3, [r4, #0]
 8001a4a:	6822      	ldr	r2, [r4, #0]
 8001a4c:	2380      	movs	r3, #128	; 0x80
 8001a4e:	025b      	lsls	r3, r3, #9
 8001a50:	4313      	orrs	r3, r2
 8001a52:	e005      	b.n	8001a60 <HAL_RCC_OscConfig+0x80>
 8001a54:	4b9d      	ldr	r3, [pc, #628]	; (8001ccc <HAL_RCC_OscConfig+0x2ec>)
 8001a56:	4013      	ands	r3, r2
 8001a58:	6023      	str	r3, [r4, #0]
 8001a5a:	6822      	ldr	r2, [r4, #0]
 8001a5c:	4b9c      	ldr	r3, [pc, #624]	; (8001cd0 <HAL_RCC_OscConfig+0x2f0>)
 8001a5e:	4013      	ands	r3, r2
 8001a60:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f000 fc53 	bl	800230c <HAL_GetTick>
 8001a66:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a68:	6823      	ldr	r3, [r4, #0]
 8001a6a:	039a      	lsls	r2, r3, #14
 8001a6c:	d4be      	bmi.n	80019ec <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a6e:	f000 fc4d 	bl	800230c <HAL_GetTick>
 8001a72:	1b80      	subs	r0, r0, r6
 8001a74:	2864      	cmp	r0, #100	; 0x64
 8001a76:	d9f7      	bls.n	8001a68 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8001a78:	2003      	movs	r0, #3
 8001a7a:	e179      	b.n	8001d70 <HAL_RCC_OscConfig+0x390>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a7c:	f000 fc46 	bl	800230c <HAL_GetTick>
 8001a80:	1b80      	subs	r0, r0, r6
 8001a82:	2864      	cmp	r0, #100	; 0x64
 8001a84:	d8f8      	bhi.n	8001a78 <HAL_RCC_OscConfig+0x98>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a86:	6823      	ldr	r3, [r4, #0]
 8001a88:	0398      	lsls	r0, r3, #14
 8001a8a:	d4f7      	bmi.n	8001a7c <HAL_RCC_OscConfig+0x9c>
 8001a8c:	e7ae      	b.n	80019ec <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001a8e:	4c8e      	ldr	r4, [pc, #568]	; (8001cc8 <HAL_RCC_OscConfig+0x2e8>)
 8001a90:	230c      	movs	r3, #12
 8001a92:	6862      	ldr	r2, [r4, #4]
 8001a94:	421a      	tst	r2, r3
 8001a96:	d006      	beq.n	8001aa6 <HAL_RCC_OscConfig+0xc6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a98:	6862      	ldr	r2, [r4, #4]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d111      	bne.n	8001ac4 <HAL_RCC_OscConfig+0xe4>
 8001aa0:	6863      	ldr	r3, [r4, #4]
 8001aa2:	03d9      	lsls	r1, r3, #15
 8001aa4:	d40e      	bmi.n	8001ac4 <HAL_RCC_OscConfig+0xe4>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aa6:	6823      	ldr	r3, [r4, #0]
 8001aa8:	079a      	lsls	r2, r3, #30
 8001aaa:	d503      	bpl.n	8001ab4 <HAL_RCC_OscConfig+0xd4>
 8001aac:	68eb      	ldr	r3, [r5, #12]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d000      	beq.n	8001ab4 <HAL_RCC_OscConfig+0xd4>
 8001ab2:	e15c      	b.n	8001d6e <HAL_RCC_OscConfig+0x38e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab4:	6823      	ldr	r3, [r4, #0]
 8001ab6:	6928      	ldr	r0, [r5, #16]
 8001ab8:	21f8      	movs	r1, #248	; 0xf8
 8001aba:	00c2      	lsls	r2, r0, #3
 8001abc:	438b      	bics	r3, r1
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ac2:	e029      	b.n	8001b18 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ac4:	68e9      	ldr	r1, [r5, #12]
 8001ac6:	2301      	movs	r3, #1
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ac8:	6822      	ldr	r2, [r4, #0]
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001aca:	2900      	cmp	r1, #0
 8001acc:	d016      	beq.n	8001afc <HAL_RCC_OscConfig+0x11c>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	6023      	str	r3, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad2:	f000 fc1b 	bl	800230c <HAL_GetTick>
 8001ad6:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad8:	6822      	ldr	r2, [r4, #0]
 8001ada:	4b7b      	ldr	r3, [pc, #492]	; (8001cc8 <HAL_RCC_OscConfig+0x2e8>)
 8001adc:	0790      	lsls	r0, r2, #30
 8001ade:	d405      	bmi.n	8001aec <HAL_RCC_OscConfig+0x10c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ae0:	f000 fc14 	bl	800230c <HAL_GetTick>
 8001ae4:	1b80      	subs	r0, r0, r6
 8001ae6:	2802      	cmp	r0, #2
 8001ae8:	d9f6      	bls.n	8001ad8 <HAL_RCC_OscConfig+0xf8>
 8001aea:	e7c5      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aec:	6928      	ldr	r0, [r5, #16]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	00c1      	lsls	r1, r0, #3
 8001af2:	20f8      	movs	r0, #248	; 0xf8
 8001af4:	4382      	bics	r2, r0
 8001af6:	430a      	orrs	r2, r1
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	e00d      	b.n	8001b18 <HAL_RCC_OscConfig+0x138>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001afc:	439a      	bics	r2, r3
 8001afe:	6022      	str	r2, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b00:	f000 fc04 	bl	800230c <HAL_GetTick>
 8001b04:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b06:	6823      	ldr	r3, [r4, #0]
 8001b08:	0799      	lsls	r1, r3, #30
 8001b0a:	d505      	bpl.n	8001b18 <HAL_RCC_OscConfig+0x138>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b0c:	f000 fbfe 	bl	800230c <HAL_GetTick>
 8001b10:	1b80      	subs	r0, r0, r6
 8001b12:	2802      	cmp	r0, #2
 8001b14:	d9f7      	bls.n	8001b06 <HAL_RCC_OscConfig+0x126>
 8001b16:	e7af      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b18:	682a      	ldr	r2, [r5, #0]
 8001b1a:	0712      	lsls	r2, r2, #28
 8001b1c:	d403      	bmi.n	8001b26 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b1e:	682b      	ldr	r3, [r5, #0]
 8001b20:	075b      	lsls	r3, r3, #29
 8001b22:	d422      	bmi.n	8001b6a <HAL_RCC_OscConfig+0x18a>
 8001b24:	e088      	b.n	8001c38 <HAL_RCC_OscConfig+0x258>
 8001b26:	4c68      	ldr	r4, [pc, #416]	; (8001cc8 <HAL_RCC_OscConfig+0x2e8>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b28:	69e8      	ldr	r0, [r5, #28]
 8001b2a:	2301      	movs	r3, #1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b2c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b2e:	2800      	cmp	r0, #0
 8001b30:	d00d      	beq.n	8001b4e <HAL_RCC_OscConfig+0x16e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b32:	4313      	orrs	r3, r2
 8001b34:	6263      	str	r3, [r4, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b36:	f000 fbe9 	bl	800230c <HAL_GetTick>
 8001b3a:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b3e:	0799      	lsls	r1, r3, #30
 8001b40:	d4ed      	bmi.n	8001b1e <HAL_RCC_OscConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b42:	f000 fbe3 	bl	800230c <HAL_GetTick>
 8001b46:	1b80      	subs	r0, r0, r6
 8001b48:	2802      	cmp	r0, #2
 8001b4a:	d9f7      	bls.n	8001b3c <HAL_RCC_OscConfig+0x15c>
 8001b4c:	e794      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b4e:	439a      	bics	r2, r3
 8001b50:	6262      	str	r2, [r4, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b52:	f000 fbdb 	bl	800230c <HAL_GetTick>
 8001b56:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b5a:	079a      	lsls	r2, r3, #30
 8001b5c:	d5df      	bpl.n	8001b1e <HAL_RCC_OscConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b5e:	f000 fbd5 	bl	800230c <HAL_GetTick>
 8001b62:	1b80      	subs	r0, r0, r6
 8001b64:	2802      	cmp	r0, #2
 8001b66:	d9f7      	bls.n	8001b58 <HAL_RCC_OscConfig+0x178>
 8001b68:	e786      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b6a:	4c57      	ldr	r4, [pc, #348]	; (8001cc8 <HAL_RCC_OscConfig+0x2e8>)
 8001b6c:	2380      	movs	r3, #128	; 0x80
 8001b6e:	69e2      	ldr	r2, [r4, #28]
 8001b70:	055b      	lsls	r3, r3, #21
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b72:	2700      	movs	r7, #0
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b74:	421a      	tst	r2, r3
 8001b76:	d107      	bne.n	8001b88 <HAL_RCC_OscConfig+0x1a8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b78:	69e2      	ldr	r2, [r4, #28]
      pwrclkchanged = SET;
 8001b7a:	2701      	movs	r7, #1

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	61e2      	str	r2, [r4, #28]
 8001b80:	69e2      	ldr	r2, [r4, #28]
 8001b82:	4013      	ands	r3, r2
 8001b84:	9303      	str	r3, [sp, #12]
 8001b86:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b88:	4e52      	ldr	r6, [pc, #328]	; (8001cd4 <HAL_RCC_OscConfig+0x2f4>)
 8001b8a:	2380      	movs	r3, #128	; 0x80
 8001b8c:	6832      	ldr	r2, [r6, #0]
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	421a      	tst	r2, r3
 8001b92:	d005      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b94:	68ab      	ldr	r3, [r5, #8]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d112      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x1e0>
 8001b9a:	6a22      	ldr	r2, [r4, #32]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	e02d      	b.n	8001bfc <HAL_RCC_OscConfig+0x21c>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ba0:	6832      	ldr	r2, [r6, #0]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba6:	f000 fbb1 	bl	800230c <HAL_GetTick>
 8001baa:	9001      	str	r0, [sp, #4]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bac:	6833      	ldr	r3, [r6, #0]
 8001bae:	05d8      	lsls	r0, r3, #23
 8001bb0:	d4f0      	bmi.n	8001b94 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bb2:	f000 fbab 	bl	800230c <HAL_GetTick>
 8001bb6:	9b01      	ldr	r3, [sp, #4]
 8001bb8:	1ac0      	subs	r0, r0, r3
 8001bba:	2864      	cmp	r0, #100	; 0x64
 8001bbc:	d9f6      	bls.n	8001bac <HAL_RCC_OscConfig+0x1cc>
 8001bbe:	e75b      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
 8001bc0:	2201      	movs	r2, #1
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10a      	bne.n	8001bdc <HAL_RCC_OscConfig+0x1fc>
 8001bc6:	6a23      	ldr	r3, [r4, #32]
 8001bc8:	4393      	bics	r3, r2
 8001bca:	6223      	str	r3, [r4, #32]
 8001bcc:	6a23      	ldr	r3, [r4, #32]
 8001bce:	2204      	movs	r2, #4
 8001bd0:	4393      	bics	r3, r2
 8001bd2:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd4:	f000 fb9a 	bl	800230c <HAL_GetTick>
 8001bd8:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bda:	e024      	b.n	8001c26 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bdc:	2b05      	cmp	r3, #5
 8001bde:	d107      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x210>
 8001be0:	6a23      	ldr	r3, [r4, #32]
 8001be2:	2104      	movs	r1, #4
 8001be4:	430b      	orrs	r3, r1
 8001be6:	6223      	str	r3, [r4, #32]
 8001be8:	6a23      	ldr	r3, [r4, #32]
 8001bea:	431a      	orrs	r2, r3
 8001bec:	6222      	str	r2, [r4, #32]
 8001bee:	e006      	b.n	8001bfe <HAL_RCC_OscConfig+0x21e>
 8001bf0:	6a23      	ldr	r3, [r4, #32]
 8001bf2:	4393      	bics	r3, r2
 8001bf4:	6223      	str	r3, [r4, #32]
 8001bf6:	6a23      	ldr	r3, [r4, #32]
 8001bf8:	2204      	movs	r2, #4
 8001bfa:	4393      	bics	r3, r2
 8001bfc:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfe:	f000 fb85 	bl	800230c <HAL_GetTick>
 8001c02:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c04:	6a23      	ldr	r3, [r4, #32]
 8001c06:	0799      	lsls	r1, r3, #30
 8001c08:	d410      	bmi.n	8001c2c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c0a:	f000 fb7f 	bl	800230c <HAL_GetTick>
 8001c0e:	4b32      	ldr	r3, [pc, #200]	; (8001cd8 <HAL_RCC_OscConfig+0x2f8>)
 8001c10:	1b80      	subs	r0, r0, r6
 8001c12:	4298      	cmp	r0, r3
 8001c14:	d9f6      	bls.n	8001c04 <HAL_RCC_OscConfig+0x224>
 8001c16:	e72f      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c18:	f000 fb78 	bl	800230c <HAL_GetTick>
 8001c1c:	4b2e      	ldr	r3, [pc, #184]	; (8001cd8 <HAL_RCC_OscConfig+0x2f8>)
 8001c1e:	1b80      	subs	r0, r0, r6
 8001c20:	4298      	cmp	r0, r3
 8001c22:	d900      	bls.n	8001c26 <HAL_RCC_OscConfig+0x246>
 8001c24:	e728      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c26:	6a23      	ldr	r3, [r4, #32]
 8001c28:	079a      	lsls	r2, r3, #30
 8001c2a:	d4f5      	bmi.n	8001c18 <HAL_RCC_OscConfig+0x238>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c2c:	2f01      	cmp	r7, #1
 8001c2e:	d103      	bne.n	8001c38 <HAL_RCC_OscConfig+0x258>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c30:	69e2      	ldr	r2, [r4, #28]
 8001c32:	4b2a      	ldr	r3, [pc, #168]	; (8001cdc <HAL_RCC_OscConfig+0x2fc>)
 8001c34:	4013      	ands	r3, r2
 8001c36:	61e3      	str	r3, [r4, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001c38:	682b      	ldr	r3, [r5, #0]
 8001c3a:	06db      	lsls	r3, r3, #27
 8001c3c:	d53f      	bpl.n	8001cbe <HAL_RCC_OscConfig+0x2de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001c3e:	696a      	ldr	r2, [r5, #20]
 8001c40:	4c21      	ldr	r4, [pc, #132]	; (8001cc8 <HAL_RCC_OscConfig+0x2e8>)
 8001c42:	2304      	movs	r3, #4
 8001c44:	2a01      	cmp	r2, #1
 8001c46:	d11a      	bne.n	8001c7e <HAL_RCC_OscConfig+0x29e>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001c4a:	430b      	orrs	r3, r1
 8001c4c:	6363      	str	r3, [r4, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001c4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001c50:	431a      	orrs	r2, r3
 8001c52:	6362      	str	r2, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c54:	f000 fb5a 	bl	800230c <HAL_GetTick>
 8001c58:	1c06      	adds	r6, r0, #0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c5a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <HAL_RCC_OscConfig+0x2e8>)
 8001c5e:	0790      	lsls	r0, r2, #30
 8001c60:	d405      	bmi.n	8001c6e <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c62:	f000 fb53 	bl	800230c <HAL_GetTick>
 8001c66:	1b80      	subs	r0, r0, r6
 8001c68:	2802      	cmp	r0, #2
 8001c6a:	d9f6      	bls.n	8001c5a <HAL_RCC_OscConfig+0x27a>
 8001c6c:	e704      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
          return HAL_TIMEOUT;
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c6e:	69a8      	ldr	r0, [r5, #24]
 8001c70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c72:	00c1      	lsls	r1, r0, #3
 8001c74:	20f8      	movs	r0, #248	; 0xf8
 8001c76:	4382      	bics	r2, r0
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	635a      	str	r2, [r3, #52]	; 0x34
 8001c7c:	e01f      	b.n	8001cbe <HAL_RCC_OscConfig+0x2de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c7e:	3205      	adds	r2, #5
 8001c80:	d10a      	bne.n	8001c98 <HAL_RCC_OscConfig+0x2b8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001c82:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001c84:	439a      	bics	r2, r3
 8001c86:	6362      	str	r2, [r4, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c88:	69a9      	ldr	r1, [r5, #24]
 8001c8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001c8c:	00ca      	lsls	r2, r1, #3
 8001c8e:	21f8      	movs	r1, #248	; 0xf8
 8001c90:	438b      	bics	r3, r1
 8001c92:	4313      	orrs	r3, r2
 8001c94:	6363      	str	r3, [r4, #52]	; 0x34
 8001c96:	e012      	b.n	8001cbe <HAL_RCC_OscConfig+0x2de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c98:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	6363      	str	r3, [r4, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001c9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	4393      	bics	r3, r2
 8001ca4:	6363      	str	r3, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca6:	f000 fb31 	bl	800230c <HAL_GetTick>
 8001caa:	1c06      	adds	r6, r0, #0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001cac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001cae:	079a      	lsls	r2, r3, #30
 8001cb0:	d505      	bpl.n	8001cbe <HAL_RCC_OscConfig+0x2de>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001cb2:	f000 fb2b 	bl	800230c <HAL_GetTick>
 8001cb6:	1b80      	subs	r0, r0, r6
 8001cb8:	2802      	cmp	r0, #2
 8001cba:	d9f7      	bls.n	8001cac <HAL_RCC_OscConfig+0x2cc>
 8001cbc:	e6dc      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cbe:	6a2a      	ldr	r2, [r5, #32]
 8001cc0:	2a00      	cmp	r2, #0
 8001cc2:	d10d      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x300>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001cc4:	2000      	movs	r0, #0
 8001cc6:	e053      	b.n	8001d70 <HAL_RCC_OscConfig+0x390>
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	fffeffff 	.word	0xfffeffff
 8001cd0:	fffbffff 	.word	0xfffbffff
 8001cd4:	40007000 	.word	0x40007000
 8001cd8:	00001388 	.word	0x00001388
 8001cdc:	efffffff 	.word	0xefffffff
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ce0:	4c24      	ldr	r4, [pc, #144]	; (8001d74 <HAL_RCC_OscConfig+0x394>)
 8001ce2:	230c      	movs	r3, #12
 8001ce4:	6861      	ldr	r1, [r4, #4]
 8001ce6:	400b      	ands	r3, r1
 8001ce8:	2b08      	cmp	r3, #8
 8001cea:	d040      	beq.n	8001d6e <HAL_RCC_OscConfig+0x38e>
 8001cec:	4b22      	ldr	r3, [pc, #136]	; (8001d78 <HAL_RCC_OscConfig+0x398>)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cee:	2a02      	cmp	r2, #2
 8001cf0:	d12e      	bne.n	8001d50 <HAL_RCC_OscConfig+0x370>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf2:	6822      	ldr	r2, [r4, #0]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	6023      	str	r3, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf8:	f000 fb08 	bl	800230c <HAL_GetTick>
 8001cfc:	1c06      	adds	r6, r0, #0
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cfe:	6822      	ldr	r2, [r4, #0]
 8001d00:	4b1c      	ldr	r3, [pc, #112]	; (8001d74 <HAL_RCC_OscConfig+0x394>)
 8001d02:	0190      	lsls	r0, r2, #6
 8001d04:	d505      	bpl.n	8001d12 <HAL_RCC_OscConfig+0x332>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d06:	f000 fb01 	bl	800230c <HAL_GetTick>
 8001d0a:	1b80      	subs	r0, r0, r6
 8001d0c:	2802      	cmp	r0, #2
 8001d0e:	d9f6      	bls.n	8001cfe <HAL_RCC_OscConfig+0x31e>
 8001d10:	e6b2      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d14:	210f      	movs	r1, #15
 8001d16:	438a      	bics	r2, r1
 8001d18:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d1e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8001d20:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001d22:	6858      	ldr	r0, [r3, #4]
 8001d24:	4311      	orrs	r1, r2
 8001d26:	4a15      	ldr	r2, [pc, #84]	; (8001d7c <HAL_RCC_OscConfig+0x39c>)
 8001d28:	4002      	ands	r2, r0
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d2e:	6819      	ldr	r1, [r3, #0]
 8001d30:	2280      	movs	r2, #128	; 0x80
 8001d32:	0452      	lsls	r2, r2, #17
 8001d34:	430a      	orrs	r2, r1
 8001d36:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d38:	f000 fae8 	bl	800230c <HAL_GetTick>
 8001d3c:	1c05      	adds	r5, r0, #0
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d3e:	6823      	ldr	r3, [r4, #0]
 8001d40:	019a      	lsls	r2, r3, #6
 8001d42:	d4bf      	bmi.n	8001cc4 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d44:	f000 fae2 	bl	800230c <HAL_GetTick>
 8001d48:	1b40      	subs	r0, r0, r5
 8001d4a:	2802      	cmp	r0, #2
 8001d4c:	d9f7      	bls.n	8001d3e <HAL_RCC_OscConfig+0x35e>
 8001d4e:	e693      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d50:	6822      	ldr	r2, [r4, #0]
 8001d52:	4013      	ands	r3, r2
 8001d54:	6023      	str	r3, [r4, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d56:	f000 fad9 	bl	800230c <HAL_GetTick>
 8001d5a:	1c05      	adds	r5, r0, #0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5c:	6823      	ldr	r3, [r4, #0]
 8001d5e:	0198      	lsls	r0, r3, #6
 8001d60:	d5b0      	bpl.n	8001cc4 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d62:	f000 fad3 	bl	800230c <HAL_GetTick>
 8001d66:	1b40      	subs	r0, r0, r5
 8001d68:	2802      	cmp	r0, #2
 8001d6a:	d9f7      	bls.n	8001d5c <HAL_RCC_OscConfig+0x37c>
 8001d6c:	e684      	b.n	8001a78 <HAL_RCC_OscConfig+0x98>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001d6e:	2001      	movs	r0, #1
    }
  }
  
  return HAL_OK;
}
 8001d70:	b005      	add	sp, #20
 8001d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d74:	40021000 	.word	0x40021000
 8001d78:	feffffff 	.word	0xfeffffff
 8001d7c:	ffc2ffff 	.word	0xffc2ffff

08001d80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d80:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001d82:	4c14      	ldr	r4, [pc, #80]	; (8001dd4 <HAL_RCC_GetSysClockFreq+0x54>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d84:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001d86:	1c21      	adds	r1, r4, #0
 8001d88:	2210      	movs	r2, #16
 8001d8a:	4668      	mov	r0, sp
 8001d8c:	f000 fafa 	bl	8002384 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001d90:	ad04      	add	r5, sp, #16
 8001d92:	1c21      	adds	r1, r4, #0
 8001d94:	3110      	adds	r1, #16
 8001d96:	2210      	movs	r2, #16
 8001d98:	1c28      	adds	r0, r5, #0
 8001d9a:	f000 faf3 	bl	8002384 <memcpy>
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001d9e:	4a0e      	ldr	r2, [pc, #56]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0x58>)
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001da0:	210c      	movs	r1, #12
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001da2:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001da4:	4019      	ands	r1, r3
 8001da6:	2908      	cmp	r1, #8
 8001da8:	d110      	bne.n	8001dcc <HAL_RCC_GetSysClockFreq+0x4c>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001daa:	0299      	lsls	r1, r3, #10
 8001dac:	0f09      	lsrs	r1, r1, #28
 8001dae:	4668      	mov	r0, sp
 8001db0:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001db2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001db4:	220f      	movs	r2, #15
 8001db6:	400a      	ands	r2, r1
 8001db8:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001dba:	03da      	lsls	r2, r3, #15
 8001dbc:	d503      	bpl.n	8001dc6 <HAL_RCC_GetSysClockFreq+0x46>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001dbe:	4807      	ldr	r0, [pc, #28]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x5c>)
 8001dc0:	f7fe f9ac 	bl	800011c <__aeabi_uidiv>
 8001dc4:	e000      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x48>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8001dc6:	4806      	ldr	r0, [pc, #24]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x60>)
 8001dc8:	4360      	muls	r0, r4
 8001dca:	e000      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0x4e>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dcc:	4803      	ldr	r0, [pc, #12]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001dce:	b009      	add	sp, #36	; 0x24
 8001dd0:	bd30      	pop	{r4, r5, pc}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	080023cc 	.word	0x080023cc
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	007a1200 	.word	0x007a1200
 8001de0:	003d0900 	.word	0x003d0900

08001de4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001de4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001de6:	4f44      	ldr	r7, [pc, #272]	; (8001ef8 <HAL_RCC_ClockConfig+0x114>)
 8001de8:	2301      	movs	r3, #1
 8001dea:	683a      	ldr	r2, [r7, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dec:	1c05      	adds	r5, r0, #0
 8001dee:	1c0e      	adds	r6, r1, #0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001df0:	401a      	ands	r2, r3
 8001df2:	4291      	cmp	r1, r2
 8001df4:	d80a      	bhi.n	8001e0c <HAL_RCC_ClockConfig+0x28>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df6:	682b      	ldr	r3, [r5, #0]
 8001df8:	0798      	lsls	r0, r3, #30
 8001dfa:	d511      	bpl.n	8001e20 <HAL_RCC_ClockConfig+0x3c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dfc:	4a3f      	ldr	r2, [pc, #252]	; (8001efc <HAL_RCC_ClockConfig+0x118>)
 8001dfe:	20f0      	movs	r0, #240	; 0xf0
 8001e00:	6851      	ldr	r1, [r2, #4]
 8001e02:	4381      	bics	r1, r0
 8001e04:	68a8      	ldr	r0, [r5, #8]
 8001e06:	4301      	orrs	r1, r0
 8001e08:	6051      	str	r1, [r2, #4]
 8001e0a:	e009      	b.n	8001e20 <HAL_RCC_ClockConfig+0x3c>

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	439a      	bics	r2, r3
 8001e10:	430a      	orrs	r2, r1
 8001e12:	603a      	str	r2, [r7, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	4013      	ands	r3, r2
 8001e18:	428b      	cmp	r3, r1
 8001e1a:	d0ec      	beq.n	8001df6 <HAL_RCC_ClockConfig+0x12>
    {
      return HAL_ERROR;
 8001e1c:	2001      	movs	r0, #1
 8001e1e:	e06a      	b.n	8001ef6 <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e20:	07d9      	lsls	r1, r3, #31
 8001e22:	d406      	bmi.n	8001e32 <HAL_RCC_ClockConfig+0x4e>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e24:	6839      	ldr	r1, [r7, #0]
 8001e26:	2301      	movs	r3, #1
 8001e28:	4a33      	ldr	r2, [pc, #204]	; (8001ef8 <HAL_RCC_ClockConfig+0x114>)
 8001e2a:	4019      	ands	r1, r3
 8001e2c:	428e      	cmp	r6, r1
 8001e2e:	d344      	bcc.n	8001eba <HAL_RCC_ClockConfig+0xd6>
 8001e30:	e049      	b.n	8001ec6 <HAL_RCC_ClockConfig+0xe2>
 8001e32:	4c32      	ldr	r4, [pc, #200]	; (8001efc <HAL_RCC_ClockConfig+0x118>)
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e34:	686b      	ldr	r3, [r5, #4]
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e36:	6822      	ldr	r2, [r4, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d102      	bne.n	8001e42 <HAL_RCC_ClockConfig+0x5e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e3c:	0390      	lsls	r0, r2, #14
 8001e3e:	d407      	bmi.n	8001e50 <HAL_RCC_ClockConfig+0x6c>
 8001e40:	e7ec      	b.n	8001e1c <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d102      	bne.n	8001e4c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e46:	0191      	lsls	r1, r2, #6
 8001e48:	d402      	bmi.n	8001e50 <HAL_RCC_ClockConfig+0x6c>
 8001e4a:	e7e7      	b.n	8001e1c <HAL_RCC_ClockConfig+0x38>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4c:	0790      	lsls	r0, r2, #30
 8001e4e:	d5e5      	bpl.n	8001e1c <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e50:	6862      	ldr	r2, [r4, #4]
 8001e52:	2103      	movs	r1, #3
 8001e54:	438a      	bics	r2, r1
 8001e56:	4313      	orrs	r3, r2
 8001e58:	6063      	str	r3, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e5a:	f000 fa57 	bl	800230c <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e5e:	686b      	ldr	r3, [r5, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e60:	9001      	str	r0, [sp, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d10d      	bne.n	8001e82 <HAL_RCC_ClockConfig+0x9e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e66:	6862      	ldr	r2, [r4, #4]
 8001e68:	230c      	movs	r3, #12
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d0d9      	beq.n	8001e24 <HAL_RCC_ClockConfig+0x40>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e70:	f000 fa4c 	bl	800230c <HAL_GetTick>
 8001e74:	9901      	ldr	r1, [sp, #4]
 8001e76:	4b22      	ldr	r3, [pc, #136]	; (8001f00 <HAL_RCC_ClockConfig+0x11c>)
 8001e78:	1a40      	subs	r0, r0, r1
 8001e7a:	4298      	cmp	r0, r3
 8001e7c:	d9f3      	bls.n	8001e66 <HAL_RCC_ClockConfig+0x82>
        {
          return HAL_TIMEOUT;
 8001e7e:	2003      	movs	r0, #3
 8001e80:	e039      	b.n	8001ef6 <HAL_RCC_ClockConfig+0x112>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d00b      	beq.n	8001e9e <HAL_RCC_ClockConfig+0xba>
      }
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e86:	6862      	ldr	r2, [r4, #4]
 8001e88:	230c      	movs	r3, #12
 8001e8a:	421a      	tst	r2, r3
 8001e8c:	d10d      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xc6>
 8001e8e:	e7c9      	b.n	8001e24 <HAL_RCC_ClockConfig+0x40>
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e90:	f000 fa3c 	bl	800230c <HAL_GetTick>
 8001e94:	9a01      	ldr	r2, [sp, #4]
 8001e96:	4b1a      	ldr	r3, [pc, #104]	; (8001f00 <HAL_RCC_ClockConfig+0x11c>)
 8001e98:	1a80      	subs	r0, r0, r2
 8001e9a:	4298      	cmp	r0, r3
 8001e9c:	d8ef      	bhi.n	8001e7e <HAL_RCC_ClockConfig+0x9a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e9e:	6862      	ldr	r2, [r4, #4]
 8001ea0:	230c      	movs	r3, #12
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d1f3      	bne.n	8001e90 <HAL_RCC_ClockConfig+0xac>
 8001ea8:	e7bc      	b.n	8001e24 <HAL_RCC_ClockConfig+0x40>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eaa:	f000 fa2f 	bl	800230c <HAL_GetTick>
 8001eae:	9b01      	ldr	r3, [sp, #4]
 8001eb0:	1ac0      	subs	r0, r0, r3
 8001eb2:	4b13      	ldr	r3, [pc, #76]	; (8001f00 <HAL_RCC_ClockConfig+0x11c>)
 8001eb4:	4298      	cmp	r0, r3
 8001eb6:	d9e6      	bls.n	8001e86 <HAL_RCC_ClockConfig+0xa2>
 8001eb8:	e7e1      	b.n	8001e7e <HAL_RCC_ClockConfig+0x9a>
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eba:	6811      	ldr	r1, [r2, #0]
 8001ebc:	4399      	bics	r1, r3
 8001ebe:	6011      	str	r1, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ec0:	6812      	ldr	r2, [r2, #0]
 8001ec2:	421a      	tst	r2, r3
 8001ec4:	d1aa      	bne.n	8001e1c <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec6:	6828      	ldr	r0, [r5, #0]
 8001ec8:	4c0c      	ldr	r4, [pc, #48]	; (8001efc <HAL_RCC_ClockConfig+0x118>)
 8001eca:	0740      	lsls	r0, r0, #29
 8001ecc:	d505      	bpl.n	8001eda <HAL_RCC_ClockConfig+0xf6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ece:	6862      	ldr	r2, [r4, #4]
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	; (8001f04 <HAL_RCC_ClockConfig+0x120>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	68ea      	ldr	r2, [r5, #12]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	6063      	str	r3, [r4, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001eda:	f7ff ff51 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8001ede:	6863      	ldr	r3, [r4, #4]
 8001ee0:	4a09      	ldr	r2, [pc, #36]	; (8001f08 <HAL_RCC_ClockConfig+0x124>)
 8001ee2:	061b      	lsls	r3, r3, #24
 8001ee4:	0f1b      	lsrs	r3, r3, #28
 8001ee6:	5cd3      	ldrb	r3, [r2, r3]
 8001ee8:	40d8      	lsrs	r0, r3
 8001eea:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <HAL_RCC_ClockConfig+0x128>)
 8001eec:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001eee:	2003      	movs	r0, #3
 8001ef0:	f000 f9e2 	bl	80022b8 <HAL_InitTick>
  
  return HAL_OK;
 8001ef4:	2000      	movs	r0, #0
}
 8001ef6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001ef8:	40022000 	.word	0x40022000
 8001efc:	40021000 	.word	0x40021000
 8001f00:	00001388 	.word	0x00001388
 8001f04:	fffff8ff 	.word	0xfffff8ff
 8001f08:	080023ec 	.word	0x080023ec
 8001f0c:	20000000 	.word	0x20000000

08001f10 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8001f10:	4b01      	ldr	r3, [pc, #4]	; (8001f18 <HAL_RCC_GetHCLKFreq+0x8>)
 8001f12:	6818      	ldr	r0, [r3, #0]
}
 8001f14:	4770      	bx	lr
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	20000000 	.word	0x20000000

08001f1c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001f1c:	4b04      	ldr	r3, [pc, #16]	; (8001f30 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001f1e:	4a05      	ldr	r2, [pc, #20]	; (8001f34 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	055b      	lsls	r3, r3, #21
 8001f24:	0f5b      	lsrs	r3, r3, #29
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
 8001f28:	4a03      	ldr	r2, [pc, #12]	; (8001f38 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f2a:	6810      	ldr	r0, [r2, #0]
 8001f2c:	40d8      	lsrs	r0, r3
}    
 8001f2e:	4770      	bx	lr
 8001f30:	40021000 	.word	0x40021000
 8001f34:	080023fc 	.word	0x080023fc
 8001f38:	20000000 	.word	0x20000000

08001f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f3e:	680a      	ldr	r2, [r1, #0]
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001f40:	b087      	sub	sp, #28
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f42:	9203      	str	r2, [sp, #12]
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00U;
 8001f44:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f46:	9a03      	ldr	r2, [sp, #12]
 8001f48:	40da      	lsrs	r2, r3
 8001f4a:	d100      	bne.n	8001f4e <HAL_GPIO_Init+0x12>
 8001f4c:	e09a      	b.n	8002084 <HAL_GPIO_Init+0x148>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f4e:	2201      	movs	r2, #1
 8001f50:	9c03      	ldr	r4, [sp, #12]
 8001f52:	409a      	lsls	r2, r3
 8001f54:	4014      	ands	r4, r2
 8001f56:	9201      	str	r2, [sp, #4]
 8001f58:	9402      	str	r4, [sp, #8]
    
    if(iocurrent)
 8001f5a:	d100      	bne.n	8001f5e <HAL_GPIO_Init+0x22>
 8001f5c:	e090      	b.n	8002080 <HAL_GPIO_Init+0x144>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001f5e:	684a      	ldr	r2, [r1, #4]
 8001f60:	2410      	movs	r4, #16
 8001f62:	1c15      	adds	r5, r2, #0
 8001f64:	43a5      	bics	r5, r4
 8001f66:	9500      	str	r5, [sp, #0]
 8001f68:	2d02      	cmp	r5, #2
 8001f6a:	d10f      	bne.n	8001f8c <HAL_GPIO_Init+0x50>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001f6c:	08dc      	lsrs	r4, r3, #3
 8001f6e:	00a4      	lsls	r4, r4, #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001f70:	2507      	movs	r5, #7
 8001f72:	1904      	adds	r4, r0, r4
 8001f74:	401d      	ands	r5, r3
 8001f76:	00ad      	lsls	r5, r5, #2
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001f78:	6a26      	ldr	r6, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001f7a:	270f      	movs	r7, #15
 8001f7c:	40af      	lsls	r7, r5
 8001f7e:	43be      	bics	r6, r7
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001f80:	690f      	ldr	r7, [r1, #16]
 8001f82:	40af      	lsls	r7, r5
 8001f84:	1c3d      	adds	r5, r7, #0
 8001f86:	1c37      	adds	r7, r6, #0
 8001f88:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3U] = temp;
 8001f8a:	6227      	str	r7, [r4, #32]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f8c:	6804      	ldr	r4, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001f8e:	2703      	movs	r7, #3
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f90:	46a4      	mov	ip, r4
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001f92:	1c3d      	adds	r5, r7, #0
 8001f94:	005c      	lsls	r4, r3, #1
 8001f96:	40a5      	lsls	r5, r4
 8001f98:	43ed      	mvns	r5, r5
 8001f9a:	4666      	mov	r6, ip
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f9c:	4017      	ands	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001f9e:	402e      	ands	r6, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fa0:	40a7      	lsls	r7, r4
 8001fa2:	4337      	orrs	r7, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fa4:	9e00      	ldr	r6, [sp, #0]

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8001fa6:	6007      	str	r7, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fa8:	3e01      	subs	r6, #1
 8001faa:	2e01      	cmp	r6, #1
 8001fac:	d80d      	bhi.n	8001fca <HAL_GPIO_Init+0x8e>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fae:	6887      	ldr	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001fb0:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fb2:	402f      	ands	r7, r5
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001fb4:	40a6      	lsls	r6, r4
 8001fb6:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8001fb8:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fba:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001fbc:	9e01      	ldr	r6, [sp, #4]
 8001fbe:	43b7      	bics	r7, r6
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fc0:	06d6      	lsls	r6, r2, #27
 8001fc2:	0ff6      	lsrs	r6, r6, #31
 8001fc4:	409e      	lsls	r6, r3
 8001fc6:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8001fc8:	6046      	str	r6, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fca:	68c6      	ldr	r6, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001fcc:	688f      	ldr	r7, [r1, #8]
        GPIOx->OTYPER = temp;
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fce:	4035      	ands	r5, r6
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001fd0:	40a7      	lsls	r7, r4
 8001fd2:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001fd4:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001fd6:	00d4      	lsls	r4, r2, #3
 8001fd8:	d552      	bpl.n	8002080 <HAL_GPIO_Init+0x144>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fda:	4d2b      	ldr	r5, [pc, #172]	; (8002088 <HAL_GPIO_Init+0x14c>)
 8001fdc:	2401      	movs	r4, #1
 8001fde:	69ae      	ldr	r6, [r5, #24]
 8001fe0:	4326      	orrs	r6, r4
 8001fe2:	61ae      	str	r6, [r5, #24]
 8001fe4:	69ad      	ldr	r5, [r5, #24]
 8001fe6:	4e29      	ldr	r6, [pc, #164]	; (800208c <HAL_GPIO_Init+0x150>)
 8001fe8:	4025      	ands	r5, r4
 8001fea:	9505      	str	r5, [sp, #20]
 8001fec:	9d05      	ldr	r5, [sp, #20]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8001fee:	089d      	lsrs	r5, r3, #2
 8001ff0:	00ad      	lsls	r5, r5, #2
 8001ff2:	19ad      	adds	r5, r5, r6
 8001ff4:	68af      	ldr	r7, [r5, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001ff6:	2603      	movs	r6, #3
 8001ff8:	401e      	ands	r6, r3
 8001ffa:	00b6      	lsls	r6, r6, #2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
 8001ffc:	9700      	str	r7, [sp, #0]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001ffe:	270f      	movs	r7, #15
 8002000:	40b7      	lsls	r7, r6
 8002002:	9601      	str	r6, [sp, #4]
 8002004:	9e00      	ldr	r6, [sp, #0]
 8002006:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002008:	2790      	movs	r7, #144	; 0x90
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800200a:	46b4      	mov	ip, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800200c:	05ff      	lsls	r7, r7, #23
 800200e:	42b8      	cmp	r0, r7
 8002010:	d00b      	beq.n	800202a <HAL_GPIO_Init+0xee>
 8002012:	4f1f      	ldr	r7, [pc, #124]	; (8002090 <HAL_GPIO_Init+0x154>)
 8002014:	42b8      	cmp	r0, r7
 8002016:	d00b      	beq.n	8002030 <HAL_GPIO_Init+0xf4>
 8002018:	4c1e      	ldr	r4, [pc, #120]	; (8002094 <HAL_GPIO_Init+0x158>)
 800201a:	42a0      	cmp	r0, r4
 800201c:	d007      	beq.n	800202e <HAL_GPIO_Init+0xf2>
 800201e:	4f1e      	ldr	r7, [pc, #120]	; (8002098 <HAL_GPIO_Init+0x15c>)
 8002020:	2405      	movs	r4, #5
 8002022:	42b8      	cmp	r0, r7
 8002024:	d104      	bne.n	8002030 <HAL_GPIO_Init+0xf4>
 8002026:	2403      	movs	r4, #3
 8002028:	e002      	b.n	8002030 <HAL_GPIO_Init+0xf4>
 800202a:	2400      	movs	r4, #0
 800202c:	e000      	b.n	8002030 <HAL_GPIO_Init+0xf4>
 800202e:	2402      	movs	r4, #2
 8002030:	9f01      	ldr	r7, [sp, #4]
 8002032:	4666      	mov	r6, ip
 8002034:	40bc      	lsls	r4, r7
 8002036:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8002038:	60ac      	str	r4, [r5, #8]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800203a:	9f02      	ldr	r7, [sp, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800203c:	4c17      	ldr	r4, [pc, #92]	; (800209c <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800203e:	43fd      	mvns	r5, r7
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002040:	6826      	ldr	r6, [r4, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002042:	03d7      	lsls	r7, r2, #15
 8002044:	d401      	bmi.n	800204a <HAL_GPIO_Init+0x10e>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002046:	402e      	ands	r6, r5
 8002048:	e001      	b.n	800204e <HAL_GPIO_Init+0x112>
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(temp, iocurrent); 
 800204a:	9f02      	ldr	r7, [sp, #8]
 800204c:	433e      	orrs	r6, r7
        }
        EXTI->IMR = temp;
 800204e:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8002050:	6866      	ldr	r6, [r4, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002052:	0397      	lsls	r7, r2, #14
 8002054:	d401      	bmi.n	800205a <HAL_GPIO_Init+0x11e>
          SET_BIT(temp, iocurrent); 
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8002056:	402e      	ands	r6, r5
 8002058:	e001      	b.n	800205e <HAL_GPIO_Init+0x122>
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          SET_BIT(temp, iocurrent); 
 800205a:	9f02      	ldr	r7, [sp, #8]
 800205c:	433e      	orrs	r6, r7
        }
        EXTI->EMR = temp;
 800205e:	6066      	str	r6, [r4, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002060:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002062:	02d7      	lsls	r7, r2, #11
 8002064:	d401      	bmi.n	800206a <HAL_GPIO_Init+0x12e>
        }
        EXTI->EMR = temp;
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002066:	402e      	ands	r6, r5
 8002068:	e001      	b.n	800206e <HAL_GPIO_Init+0x132>
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(temp, iocurrent); 
 800206a:	9f02      	ldr	r7, [sp, #8]
 800206c:	433e      	orrs	r6, r7
        }
        EXTI->RTSR = temp;
 800206e:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8002070:	68e6      	ldr	r6, [r4, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002072:	0297      	lsls	r7, r2, #10
 8002074:	d401      	bmi.n	800207a <HAL_GPIO_Init+0x13e>
          SET_BIT(temp, iocurrent); 
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002076:	4035      	ands	r5, r6
 8002078:	e001      	b.n	800207e <HAL_GPIO_Init+0x142>
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(temp, iocurrent); 
 800207a:	9d02      	ldr	r5, [sp, #8]
 800207c:	4335      	orrs	r5, r6
        }
        EXTI->FTSR = temp;
 800207e:	60e5      	str	r5, [r4, #12]
      }
    }
    
    position++;
 8002080:	3301      	adds	r3, #1
 8002082:	e760      	b.n	8001f46 <HAL_GPIO_Init+0xa>
  } 
}
 8002084:	b007      	add	sp, #28
 8002086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002088:	40021000 	.word	0x40021000
 800208c:	40010000 	.word	0x40010000
 8002090:	48000400 	.word	0x48000400
 8002094:	48000800 	.word	0x48000800
 8002098:	48000c00 	.word	0x48000c00
 800209c:	40010400 	.word	0x40010400

080020a0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80020a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a2:	b085      	sub	sp, #20
 80020a4:	9103      	str	r1, [sp, #12]
  uint32_t position = 0x00U;
 80020a6:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 80020a8:	9a03      	ldr	r2, [sp, #12]
 80020aa:	40da      	lsrs	r2, r3
 80020ac:	d060      	beq.n	8002170 <HAL_GPIO_DeInit+0xd0>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1U << position);
 80020ae:	2101      	movs	r1, #1
 80020b0:	9a03      	ldr	r2, [sp, #12]
 80020b2:	4099      	lsls	r1, r3
 80020b4:	400a      	ands	r2, r1
 80020b6:	9101      	str	r1, [sp, #4]
 80020b8:	9202      	str	r2, [sp, #8]

    if (iocurrent)
 80020ba:	d057      	beq.n	800216c <HAL_GPIO_DeInit+0xcc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 80020bc:	2403      	movs	r4, #3
 80020be:	005a      	lsls	r2, r3, #1
 80020c0:	1c26      	adds	r6, r4, #0
 80020c2:	6805      	ldr	r5, [r0, #0]
 80020c4:	4096      	lsls	r6, r2
 80020c6:	43f2      	mvns	r2, r6
 80020c8:	4015      	ands	r5, r2
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020ca:	08de      	lsrs	r6, r3, #3

    if (iocurrent)
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 80020cc:	6005      	str	r5, [r0, #0]
 80020ce:	00b6      	lsls	r6, r6, #2
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020d0:	2507      	movs	r5, #7
 80020d2:	1986      	adds	r6, r0, r6
 80020d4:	401d      	ands	r5, r3
 80020d6:	6a37      	ldr	r7, [r6, #32]
 80020d8:	00ad      	lsls	r5, r5, #2
 80020da:	46ac      	mov	ip, r5
 80020dc:	250f      	movs	r5, #15
 80020de:	9700      	str	r7, [sp, #0]
 80020e0:	1c29      	adds	r1, r5, #0
 80020e2:	4667      	mov	r7, ip
 80020e4:	40b9      	lsls	r1, r7
 80020e6:	9f00      	ldr	r7, [sp, #0]
 80020e8:	438f      	bics	r7, r1
 80020ea:	6237      	str	r7, [r6, #32]
  
      /* Configure the default value for IO Speed */
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020ec:	6886      	ldr	r6, [r0, #8]
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 80020ee:	9901      	ldr	r1, [sp, #4]
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
  
      /* Configure the default value for IO Speed */
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020f0:	4016      	ands	r6, r2
 80020f2:	6086      	str	r6, [r0, #8]
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 80020f4:	6846      	ldr	r6, [r0, #4]
 80020f6:	438e      	bics	r6, r1
 80020f8:	6046      	str	r6, [r0, #4]
  
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020fa:	68c1      	ldr	r1, [r0, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80020fc:	1c1e      	adds	r6, r3, #0
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
  
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020fe:	400a      	ands	r2, r1
 8002100:	60c2      	str	r2, [r0, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002102:	0899      	lsrs	r1, r3, #2
 8002104:	4a1b      	ldr	r2, [pc, #108]	; (8002174 <HAL_GPIO_DeInit+0xd4>)
 8002106:	0089      	lsls	r1, r1, #2
 8002108:	1889      	adds	r1, r1, r2
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800210a:	4026      	ands	r6, r4
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 800210c:	688f      	ldr	r7, [r1, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800210e:	00b6      	lsls	r6, r6, #2
 8002110:	40b5      	lsls	r5, r6
 8002112:	402f      	ands	r7, r5
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002114:	2290      	movs	r2, #144	; 0x90

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8002116:	9701      	str	r7, [sp, #4]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002118:	05d2      	lsls	r2, r2, #23
 800211a:	4290      	cmp	r0, r2
 800211c:	d00b      	beq.n	8002136 <HAL_GPIO_DeInit+0x96>
 800211e:	4a16      	ldr	r2, [pc, #88]	; (8002178 <HAL_GPIO_DeInit+0xd8>)
 8002120:	4290      	cmp	r0, r2
 8002122:	d00a      	beq.n	800213a <HAL_GPIO_DeInit+0x9a>
 8002124:	4a15      	ldr	r2, [pc, #84]	; (800217c <HAL_GPIO_DeInit+0xdc>)
 8002126:	4290      	cmp	r0, r2
 8002128:	d009      	beq.n	800213e <HAL_GPIO_DeInit+0x9e>
 800212a:	4f15      	ldr	r7, [pc, #84]	; (8002180 <HAL_GPIO_DeInit+0xe0>)
 800212c:	2205      	movs	r2, #5
 800212e:	42b8      	cmp	r0, r7
 8002130:	d106      	bne.n	8002140 <HAL_GPIO_DeInit+0xa0>
 8002132:	1c22      	adds	r2, r4, #0
 8002134:	e004      	b.n	8002140 <HAL_GPIO_DeInit+0xa0>
 8002136:	2200      	movs	r2, #0
 8002138:	e002      	b.n	8002140 <HAL_GPIO_DeInit+0xa0>
 800213a:	2201      	movs	r2, #1
 800213c:	e000      	b.n	8002140 <HAL_GPIO_DeInit+0xa0>
 800213e:	2202      	movs	r2, #2
 8002140:	9c01      	ldr	r4, [sp, #4]
 8002142:	40b2      	lsls	r2, r6
 8002144:	4294      	cmp	r4, r2
 8002146:	d111      	bne.n	800216c <HAL_GPIO_DeInit+0xcc>
      {
        tmp = (0x0FU) << (4U * (position & 0x03U));
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 8002148:	688a      	ldr	r2, [r1, #8]
 800214a:	43aa      	bics	r2, r5
 800214c:	608a      	str	r2, [r1, #8]
        
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800214e:	4a0d      	ldr	r2, [pc, #52]	; (8002184 <HAL_GPIO_DeInit+0xe4>)
 8002150:	9d02      	ldr	r5, [sp, #8]
 8002152:	6814      	ldr	r4, [r2, #0]
 8002154:	43e9      	mvns	r1, r5
 8002156:	400c      	ands	r4, r1
 8002158:	6014      	str	r4, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800215a:	6854      	ldr	r4, [r2, #4]
 800215c:	400c      	ands	r4, r1
 800215e:	6054      	str	r4, [r2, #4]
        
        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002160:	6894      	ldr	r4, [r2, #8]
 8002162:	400c      	ands	r4, r1
 8002164:	6094      	str	r4, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002166:	68d4      	ldr	r4, [r2, #12]
 8002168:	4021      	ands	r1, r4
 800216a:	60d1      	str	r1, [r2, #12]
      }
    }
    
    position++;
 800216c:	3301      	adds	r3, #1
 800216e:	e79b      	b.n	80020a8 <HAL_GPIO_DeInit+0x8>
  }
}
 8002170:	b005      	add	sp, #20
 8002172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002174:	40010000 	.word	0x40010000
 8002178:	48000400 	.word	0x48000400
 800217c:	48000800 	.word	0x48000800
 8002180:	48000c00 	.word	0x48000c00
 8002184:	40010400 	.word	0x40010400

08002188 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002188:	6900      	ldr	r0, [r0, #16]
 800218a:	4008      	ands	r0, r1
 800218c:	1e43      	subs	r3, r0, #1
 800218e:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002190:	b2c0      	uxtb	r0, r0
  }
 8002192:	4770      	bx	lr

08002194 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002194:	2a00      	cmp	r2, #0
 8002196:	d001      	beq.n	800219c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002198:	6181      	str	r1, [r0, #24]
 800219a:	e000      	b.n	800219e <HAL_GPIO_WritePin+0xa>
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800219c:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800219e:	4770      	bx	lr

080021a0 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80021a0:	6943      	ldr	r3, [r0, #20]
 80021a2:	4059      	eors	r1, r3
 80021a4:	6141      	str	r1, [r0, #20]
}
 80021a6:	4770      	bx	lr

080021a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80021a8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021aa:	1c81      	adds	r1, r0, #2
 80021ac:	7fcb      	ldrb	r3, [r1, #31]
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d003      	beq.n	80021ba <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021b2:	2304      	movs	r3, #4
 80021b4:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80021b6:	2001      	movs	r0, #1
 80021b8:	e018      	b.n	80021ec <HAL_DMA_Abort_IT+0x44>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80021ba:	6803      	ldr	r3, [r0, #0]
 80021bc:	240e      	movs	r4, #14
 80021be:	681a      	ldr	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80021c0:	6c05      	ldr	r5, [r0, #64]	; 0x40
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80021c2:	43a2      	bics	r2, r4
 80021c4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021c6:	681c      	ldr	r4, [r3, #0]
 80021c8:	2201      	movs	r2, #1
 80021ca:	4394      	bics	r4, r2
 80021cc:	601c      	str	r4, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80021ce:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80021d0:	1c14      	adds	r4, r2, #0
 80021d2:	40ac      	lsls	r4, r5
 80021d4:	605c      	str	r4, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021d6:	1883      	adds	r3, r0, r2
 80021d8:	2400      	movs	r4, #0
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021da:	77ca      	strb	r2, [r1, #31]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021dc:	77dc      	strb	r4, [r3, #31]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80021de:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80021e0:	42a3      	cmp	r3, r4
 80021e2:	d002      	beq.n	80021ea <HAL_DMA_Abort_IT+0x42>
    {
      hdma->XferAbortCallback(hdma);
 80021e4:	4798      	blx	r3
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
 80021e6:	1c20      	adds	r0, r4, #0
 80021e8:	e000      	b.n	80021ec <HAL_DMA_Abort_IT+0x44>
 80021ea:	1c18      	adds	r0, r3, #0
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80021ec:	bd38      	pop	{r3, r4, r5, pc}
	...

080021f0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021f0:	b570      	push	{r4, r5, r6, lr}
 80021f2:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80021f4:	2800      	cmp	r0, #0
 80021f6:	da15      	bge.n	8002224 <HAL_NVIC_SetPriority+0x34>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021f8:	b2c0      	uxtb	r0, r0
 80021fa:	230f      	movs	r3, #15
 80021fc:	4003      	ands	r3, r0
 80021fe:	3b08      	subs	r3, #8
 8002200:	4a12      	ldr	r2, [pc, #72]	; (800224c <HAL_NVIC_SetPriority+0x5c>)
 8002202:	089b      	lsrs	r3, r3, #2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	189b      	adds	r3, r3, r2
 8002208:	2203      	movs	r2, #3
 800220a:	4010      	ands	r0, r2
 800220c:	24ff      	movs	r4, #255	; 0xff
 800220e:	00c2      	lsls	r2, r0, #3
 8002210:	69dd      	ldr	r5, [r3, #28]
 8002212:	1c20      	adds	r0, r4, #0
 8002214:	4090      	lsls	r0, r2
 8002216:	4385      	bics	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002218:	400c      	ands	r4, r1
 800221a:	4094      	lsls	r4, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800221c:	1c2a      	adds	r2, r5, #0
 800221e:	4322      	orrs	r2, r4
 8002220:	61da      	str	r2, [r3, #28]
 8002222:	e012      	b.n	800224a <HAL_NVIC_SetPriority+0x5a>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002224:	0882      	lsrs	r2, r0, #2
 8002226:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <HAL_NVIC_SetPriority+0x60>)
 8002228:	2403      	movs	r4, #3
 800222a:	0092      	lsls	r2, r2, #2
 800222c:	18d2      	adds	r2, r2, r3
 800222e:	4020      	ands	r0, r4
 8002230:	23c0      	movs	r3, #192	; 0xc0
 8002232:	40a0      	lsls	r0, r4
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	24ff      	movs	r4, #255	; 0xff
 8002238:	58d5      	ldr	r5, [r2, r3]
 800223a:	1c26      	adds	r6, r4, #0
 800223c:	4086      	lsls	r6, r0
 800223e:	43b5      	bics	r5, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002240:	400c      	ands	r4, r1
 8002242:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002244:	1c28      	adds	r0, r5, #0
 8002246:	4320      	orrs	r0, r4
 8002248:	50d0      	str	r0, [r2, r3]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800224a:	bd70      	pop	{r4, r5, r6, pc}
 800224c:	e000ed00 	.word	0xe000ed00
 8002250:	e000e100 	.word	0xe000e100

08002254 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002254:	231f      	movs	r3, #31
 8002256:	4018      	ands	r0, r3
 8002258:	2301      	movs	r3, #1
 800225a:	4083      	lsls	r3, r0
 800225c:	1c18      	adds	r0, r3, #0
 800225e:	4b01      	ldr	r3, [pc, #4]	; (8002264 <HAL_NVIC_EnableIRQ+0x10>)
 8002260:	6018      	str	r0, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002262:	4770      	bx	lr
 8002264:	e000e100 	.word	0xe000e100

08002268 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002268:	4b09      	ldr	r3, [pc, #36]	; (8002290 <HAL_SYSTICK_Config+0x28>)
 800226a:	1e42      	subs	r2, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800226c:	2001      	movs	r0, #1
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800226e:	429a      	cmp	r2, r3
 8002270:	d80d      	bhi.n	800228e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002272:	4b08      	ldr	r3, [pc, #32]	; (8002294 <HAL_SYSTICK_Config+0x2c>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002274:	21c0      	movs	r1, #192	; 0xc0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002276:	605a      	str	r2, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002278:	4a07      	ldr	r2, [pc, #28]	; (8002298 <HAL_SYSTICK_Config+0x30>)
 800227a:	0609      	lsls	r1, r1, #24
 800227c:	6a10      	ldr	r0, [r2, #32]
 800227e:	0200      	lsls	r0, r0, #8
 8002280:	0a00      	lsrs	r0, r0, #8
 8002282:	4301      	orrs	r1, r0
 8002284:	6211      	str	r1, [r2, #32]
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002286:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002288:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800228a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800228c:	601a      	str	r2, [r3, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800228e:	4770      	bx	lr
 8002290:	00ffffff 	.word	0x00ffffff
 8002294:	e000e010 	.word	0xe000e010
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800229c:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800229e:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80022a0:	2804      	cmp	r0, #4
 80022a2:	d102      	bne.n	80022aa <HAL_SYSTICK_CLKSourceConfig+0xe>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80022a4:	4310      	orrs	r0, r2
 80022a6:	6018      	str	r0, [r3, #0]
 80022a8:	e002      	b.n	80022b0 <HAL_SYSTICK_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80022aa:	2104      	movs	r1, #4
 80022ac:	438a      	bics	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
  }
}
 80022b0:	4770      	bx	lr
 80022b2:	46c0      	nop			; (mov r8, r8)
 80022b4:	e000e010 	.word	0xe000e010

080022b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b8:	b510      	push	{r4, lr}
 80022ba:	1c04      	adds	r4, r0, #0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 80022bc:	f7ff fe28 	bl	8001f10 <HAL_RCC_GetHCLKFreq>
 80022c0:	21fa      	movs	r1, #250	; 0xfa
 80022c2:	0089      	lsls	r1, r1, #2
 80022c4:	f7fd ff2a 	bl	800011c <__aeabi_uidiv>
 80022c8:	f7ff ffce 	bl	8002268 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80022cc:	2001      	movs	r0, #1
 80022ce:	4240      	negs	r0, r0
 80022d0:	1c21      	adds	r1, r4, #0
 80022d2:	2200      	movs	r2, #0
 80022d4:	f7ff ff8c 	bl	80021f0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80022d8:	2000      	movs	r0, #0
 80022da:	bd10      	pop	{r4, pc}

080022dc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022dc:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022de:	4b06      	ldr	r3, [pc, #24]	; (80022f8 <HAL_Init+0x1c>)
 80022e0:	2110      	movs	r1, #16
 80022e2:	681a      	ldr	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80022e4:	2003      	movs	r0, #3
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022e6:	430a      	orrs	r2, r1
 80022e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80022ea:	f7ff ffe5 	bl	80022b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022ee:	f7fd ffcf 	bl	8000290 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80022f2:	2000      	movs	r0, #0
 80022f4:	bd08      	pop	{r3, pc}
 80022f6:	46c0      	nop			; (mov r8, r8)
 80022f8:	40022000 	.word	0x40022000

080022fc <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80022fc:	4b02      	ldr	r3, [pc, #8]	; (8002308 <HAL_IncTick+0xc>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	3201      	adds	r2, #1
 8002302:	601a      	str	r2, [r3, #0]
}
 8002304:	4770      	bx	lr
 8002306:	46c0      	nop			; (mov r8, r8)
 8002308:	20001528 	.word	0x20001528

0800230c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800230c:	4b01      	ldr	r3, [pc, #4]	; (8002314 <HAL_GetTick+0x8>)
 800230e:	6818      	ldr	r0, [r3, #0]
}
 8002310:	4770      	bx	lr
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	20001528 	.word	0x20001528

08002318 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002318:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800231a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800231c:	f7ff fff6 	bl	800230c <HAL_GetTick>
  uint32_t wait = Delay;
 8002320:	9c01      	ldr	r4, [sp, #4]
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
  uint32_t tickstart = HAL_GetTick();
 8002322:	1c05      	adds	r5, r0, #0
  uint32_t wait = Delay;
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 8002324:	1c63      	adds	r3, r4, #1
 8002326:	1e5a      	subs	r2, r3, #1
 8002328:	4193      	sbcs	r3, r2
 800232a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800232c:	f7ff ffee 	bl	800230c <HAL_GetTick>
 8002330:	1b40      	subs	r0, r0, r5
 8002332:	42a0      	cmp	r0, r4
 8002334:	d3fa      	bcc.n	800232c <HAL_Delay+0x14>
  {
  }
}
 8002336:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08002338 <__libc_init_array>:
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <__libc_init_array+0x3c>)
 800233c:	4d0e      	ldr	r5, [pc, #56]	; (8002378 <__libc_init_array+0x40>)
 800233e:	2400      	movs	r4, #0
 8002340:	1aed      	subs	r5, r5, r3
 8002342:	10ad      	asrs	r5, r5, #2
 8002344:	1c1e      	adds	r6, r3, #0
 8002346:	42ac      	cmp	r4, r5
 8002348:	d004      	beq.n	8002354 <__libc_init_array+0x1c>
 800234a:	00a3      	lsls	r3, r4, #2
 800234c:	58f3      	ldr	r3, [r6, r3]
 800234e:	4798      	blx	r3
 8002350:	3401      	adds	r4, #1
 8002352:	e7f8      	b.n	8002346 <__libc_init_array+0xe>
 8002354:	f000 f82e 	bl	80023b4 <_init>
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <__libc_init_array+0x44>)
 800235a:	4d09      	ldr	r5, [pc, #36]	; (8002380 <__libc_init_array+0x48>)
 800235c:	2400      	movs	r4, #0
 800235e:	1aed      	subs	r5, r5, r3
 8002360:	10ad      	asrs	r5, r5, #2
 8002362:	1c1e      	adds	r6, r3, #0
 8002364:	42ac      	cmp	r4, r5
 8002366:	d004      	beq.n	8002372 <__libc_init_array+0x3a>
 8002368:	00a3      	lsls	r3, r4, #2
 800236a:	58f3      	ldr	r3, [r6, r3]
 800236c:	4798      	blx	r3
 800236e:	3401      	adds	r4, #1
 8002370:	e7f8      	b.n	8002364 <__libc_init_array+0x2c>
 8002372:	bd70      	pop	{r4, r5, r6, pc}
 8002374:	08002514 	.word	0x08002514
 8002378:	08002514 	.word	0x08002514
 800237c:	08002514 	.word	0x08002514
 8002380:	08002518 	.word	0x08002518

08002384 <memcpy>:
 8002384:	b510      	push	{r4, lr}
 8002386:	2300      	movs	r3, #0
 8002388:	4293      	cmp	r3, r2
 800238a:	d003      	beq.n	8002394 <memcpy+0x10>
 800238c:	5ccc      	ldrb	r4, [r1, r3]
 800238e:	54c4      	strb	r4, [r0, r3]
 8002390:	3301      	adds	r3, #1
 8002392:	e7f9      	b.n	8002388 <memcpy+0x4>
 8002394:	bd10      	pop	{r4, pc}

08002396 <strcpy>:
 8002396:	1c03      	adds	r3, r0, #0
 8002398:	780a      	ldrb	r2, [r1, #0]
 800239a:	3101      	adds	r1, #1
 800239c:	701a      	strb	r2, [r3, #0]
 800239e:	3301      	adds	r3, #1
 80023a0:	2a00      	cmp	r2, #0
 80023a2:	d1f9      	bne.n	8002398 <strcpy+0x2>
 80023a4:	4770      	bx	lr

080023a6 <strlen>:
 80023a6:	2300      	movs	r3, #0
 80023a8:	5cc2      	ldrb	r2, [r0, r3]
 80023aa:	3301      	adds	r3, #1
 80023ac:	2a00      	cmp	r2, #0
 80023ae:	d1fb      	bne.n	80023a8 <strlen+0x2>
 80023b0:	1e58      	subs	r0, r3, #1
 80023b2:	4770      	bx	lr

080023b4 <_init>:
 80023b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ba:	bc08      	pop	{r3}
 80023bc:	469e      	mov	lr, r3
 80023be:	4770      	bx	lr

080023c0 <_fini>:
 80023c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023c2:	46c0      	nop			; (mov r8, r8)
 80023c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023c6:	bc08      	pop	{r3}
 80023c8:	469e      	mov	lr, r3
 80023ca:	4770      	bx	lr
