TOOL:	ncxlmode	12.10-s005: Started on Oct 17, 2013 at 15:04:51 BST
ncxlmode
	+delay_mode_path
	+typdelays
	-y
	/opt/cadtools5/xil_cds_design_kits/verilog/unisims
	+libext+.v
	-l
	simout.tmp
	/home/mbax3jp2/Cadence/COMP12111/fulladder_run1/testfixture.template
	-f /home/mbax3jp2/Cadence/COMP12111/fulladder_run1/verilog.inpfiles
		ihnl/cds0/netlist
		ihnl/cds1/netlist
	-f /opt/info/courses/COMP12111/Cadence/reffiles/include
		/opt/cadtools5/ise8.1i/verilog/src/glbl.v
		+incdir+..
	+nostdout
	+nocopyright
	+ncvlogargs+" -neverwarn -nostdout -nocopyright "
	+ncelabargs+" -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright"
	+ncsimargs+" -neverwarn  -nocopyright -gui -input /home/mbax3jp2/Cadence/COMP12111/fulladder_run1/.simTmpNCCmd "
	+mpssession+virtuoso1175
	+mpshost+E-C07KILF1637
Recompiling... reason: file './testfixture.verilog' is newer than expected.
	expected: Thu Oct 17 15:04:50 2013
	actual:   Thu Oct 17 15:04:51 2013
		Caching library 'unisims' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                14       7
		Primitives:              9       3
		Registers:              18      18
		Scalar wires:           11       -
		Initial blocks:         11      11
		Cont. assignments:       0       3
		Pseudo assignments:      3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.test:template

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /local/cds_root/INCISIV121/tools/inca/files/ncsimrc
ncsim> database -open shmWave -shm -default -into shm.db
Created default SHM database shmWave
ncsim> probe -create -shm test  -all   -depth 1
Created probe 1
ncsim> probe -create -shm test.top.a test.top.b test.top.cin test.top.cout test.top.net12 test.top.net13 test.top.net14 test.top.s
Created probe 2
ncsim> run
Simulation stopped via $stop(1) at time 240 NS + 0
ncsim> ^C
ncsim> exit
TOOL:	ncxlmode	12.10-s005: Exiting on Oct 17, 2013 at 15:05:50 BST  (total: 00:00:59)
