// Seed: 3229349406
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri id_8
);
  always @(posedge id_4 or id_4) $display(1 == 1, 1'b0);
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output wor id_4,
    inout tri1 id_5,
    input tri1 id_6
);
  assign id_4 = 1 == 1;
  module_0(
      id_4, id_5, id_6, id_1, id_5, id_0, id_5, id_1, id_5
  );
endmodule
