$date
	Thu Oct 12 19:00:46 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$var reg 1 & clk $end
$scope module u_add_4 $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 % cin $end
$var wire 1 ) cin1 $end
$var wire 1 * cin2 $end
$var wire 1 + cin3 $end
$var wire 1 " cout $end
$var wire 4 , out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
0+
0*
0)
b0 (
b0 '
0&
0%
b0 $
b0 #
0"
b0 !
$end
#50
1)
b110 !
b110 ,
1%
b1 $
b1 (
b100 #
b100 '
1&
#100
0&
#150
1"
1+
1*
b1 !
b1 ,
b1101 $
b1101 (
b11 #
b11 '
1&
#200
0&
#250
b1000 !
b1000 ,
0"
b10 $
b10 (
b101 #
b101 '
1&
#300
0&
#350
1"
b100 !
b100 ,
b110 $
b110 (
b1101 #
b1101 '
1&
#400
0&
#450
0*
b1010 !
b1010 ,
b1100 $
b1100 (
1&
#500
0&
#550
0*
0)
0"
b1011 !
b1011 ,
0%
b101 $
b101 (
b110 #
b110 '
1&
#600
0&
#650
1*
1)
b1100 !
b1100 ,
b111 $
b111 (
b101 #
b101 '
1&
#700
0&
#750
0)
1"
b1 !
b1 ,
b10 $
b10 (
b1111 #
b1111 '
1&
#800
0&
#850
0"
0+
b1101 !
b1101 ,
0*
b101 $
b101 (
b1000 #
b1000 '
1&
#900
0&
#950
1"
1+
1)
b1011 !
b1011 ,
1%
b1101 $
b1101 (
b1101 #
b1101 '
1&
#1000
0&
#1050
0"
0+
0)
1*
b1101 !
b1101 ,
0%
b1010 $
b1010 (
b11 #
b11 '
1&
#1100
0&
#1150
0*
b1011 !
b1011 ,
1%
b0 #
b0 '
1&
#1200
0&
#1250
1+
1*
1)
b1010 !
b1010 ,
b11 $
b11 (
b110 #
b110 '
1&
#1300
0&
#1350
0+
0"
b1111 !
b1111 ,
b1011 $
b1011 (
b11 #
b11 '
1&
#1400
0&
#1450
1"
0)
b1 !
b1 ,
1+
b1110 $
b1110 (
b10 #
b10 '
1&
#1500
0&
#1550
1)
b10 !
b10 ,
0%
b11 $
b11 (
b1111 #
b1111 '
1&
#1600
0&
#1650
0+
0*
0)
b110 !
b110 ,
b1100 $
b1100 (
b1010 #
b1010 '
1&
#1700
0&
#1750
0"
b1011 !
b1011 ,
b1 $
b1 (
1&
#1800
0&
#1850
1"
1)
b10 !
b10 ,
1%
b1001 $
b1001 (
b1000 #
b1000 '
1&
#1900
0&
#1950
1+
0"
1*
0)
b1100 !
b1100 ,
0%
b110 $
b110 (
b110 #
b110 '
1&
#2000
0&
#2050
0+
0*
1"
b111 !
b111 ,
1%
b1010 $
b1010 (
b1100 #
b1100 '
1&
#2100
0&
#2150
0"
1)
b111 !
b111 ,
b101 $
b101 (
b1 #
b1 '
1&
#2200
0&
#2250
1"
0)
1*
b101 !
b101 ,
0%
b1010 $
b1010 (
b1011 #
b1011 '
1&
#2300
0&
#2350
0*
0+
0"
1)
b111 !
b111 ,
1%
b1 $
b1 (
b101 #
b101 '
1&
#2400
0&
#2450
0"
0+
0*
0)
b1111 !
b1111 ,
b1100 $
b1100 (
b10 #
b10 '
1&
#2500
0&
#2550
1+
1*
1)
1"
b1000 !
b1000 ,
b1000 $
b1000 (
b1111 #
b1111 '
1&
#2600
0&
#2650
b1100 !
b1100 ,
b1100 $
b1100 (
1&
#2700
0&
#2750
0*
0+
b10 !
b10 ,
0%
b1001 $
b1001 (
b1001 #
b1001 '
1&
#2800
0&
#2850
1+
1*
0"
b1000 !
b1000 ,
b1 $
b1 (
b111 #
b111 '
1&
#2900
0&
#2950
0+
0*
0)
0"
b1110 !
b1110 ,
b10 $
b10 (
b1100 #
b1100 '
1&
#3000
0&
#3050
1*
1"
1+
1)
b100 !
b100 ,
b1101 $
b1101 (
b111 #
b111 '
1&
#3100
0&
#3150
b1100 !
b1100 ,
1%
b1110 #
b1110 '
1&
#3200
0&
#3250
b11 !
b11 ,
b11 $
b11 (
b1111 #
b1111 '
1&
#3300
0&
#3350
0+
b100 !
b100 ,
b1011 $
b1011 (
b1000 #
b1000 '
1&
#3400
0&
#3450
1+
0)
b1001 !
b1001 ,
0%
b1010 $
b1010 (
b1111 #
b1111 '
1&
#3500
0&
#3550
b100 !
b100 ,
b1110 $
b1110 (
b110 #
b110 '
1&
#3600
0&
#3650
b1 !
b1 ,
1%
b110 $
b110 (
b1010 #
b1010 '
1&
#3700
0&
#3750
b11 !
b11 ,
1)
b1111 $
b1111 (
b11 #
b11 '
1&
#3800
0&
#3850
b100 !
b100 ,
b100 $
b100 (
b1111 #
b1111 '
1&
#3900
0&
#3950
0)
b1 !
b1 ,
0%
b110 $
b110 (
b1011 #
b1011 '
1&
#4000
0&
#4050
0+
1)
0*
b110 !
b110 ,
b1101 $
b1101 (
b1001 #
b1001 '
1&
#4100
0&
#4150
1+
0"
b1011 !
b1011 ,
1%
b101 $
b101 (
b101 #
b101 '
1&
#4200
0&
#4250
0+
0"
0)
b1101 !
b1101 ,
0%
b100 $
b100 (
b1001 #
b1001 '
1&
#4300
0&
#4350
1"
1*
b101 !
b101 ,
b1011 $
b1011 (
b1010 #
b1010 '
1&
#4400
0&
#4450
0*
0+
b111 !
b111 ,
1%
b1010 $
b1010 (
b1100 #
b1100 '
1&
#4500
0&
#4550
1+
1*
0"
b1001 !
b1001 ,
0%
b110 $
b110 (
b11 #
b11 '
1&
#4600
0&
#4650
b1 !
b1 ,
1"
b1010 $
b1010 (
b111 #
b111 '
1&
#4700
0&
#4750
0*
0+
b1 !
b1 ,
b1001 $
b1001 (
b1000 #
b1000 '
1&
#4800
0&
#4850
0"
b111 !
b111 ,
b11 $
b11 (
b100 #
b100 '
1&
#4900
0&
#4950
1*
1"
1)
b101 !
b101 ,
1%
b1011 $
b1011 (
b1001 #
b1001 '
1&
#5000
0&
#5050
0*
0+
b110 !
b110 ,
0%
b1101 $
b1101 (
1&
#5100
0&
#5150
1+
1"
0)
1*
b1 !
b1 ,
1%
b110 $
b110 (
b1010 #
b1010 '
1&
#5200
0&
#5250
0*
0"
b1011 !
b1011 ,
b100 $
b100 (
b110 #
b110 '
1&
#5300
0&
#5350
0+
0"
b1101 !
b1101 ,
0%
b1001 #
b1001 '
1&
#5400
0&
#5450
1"
1)
b110 !
b110 ,
1%
b1101 $
b1101 (
b1000 #
b1000 '
1&
#5500
0&
#5550
0+
0*
0)
b110 !
b110 ,
0%
b1000 $
b1000 (
b1110 #
b1110 '
1&
#5600
0&
#5650
1)
b110 !
b110 ,
b1001 $
b1001 (
b1101 #
b1101 '
1&
#5700
0&
#5750
1+
0)
1"
1*
b1 !
b1 ,
1%
b1010 $
b1010 (
b110 #
b110 '
1&
#5800
0&
#5850
0+
0*
b111 !
b111 ,
0"
b0 $
b0 (
1&
#5900
0&
#5950
1+
1*
1"
b1000 !
b1000 ,
0%
b1110 $
b1110 (
b1010 #
b1010 '
1&
#6000
0&
#6050
1"
1+
1*
1)
b0 !
b0 ,
1%
b1010 $
b1010 (
b101 #
b101 '
1&
#6100
0&
#6150
0)
0"
b1101 !
b1101 ,
0%
b110 $
b110 (
b111 #
b111 '
1&
#6200
0&
#6250
b1101 !
b1101 ,
1%
b110 #
b110 '
1&
#6300
0&
#6350
0*
1"
b10 !
b10 ,
0%
b1100 #
b1100 '
1&
#6400
0&
#6450
1+
1*
1)
b1010 !
b1010 ,
1%
b1011 $
b1011 (
b1110 #
b1110 '
1&
#6500
0&
#6550
0+
b100 !
b100 ,
b1010 $
b1010 (
b1001 #
b1001 '
1&
#6600
0&
#6650
1+
0"
b1000 !
b1000 ,
0%
b1 $
b1 (
b111 #
b111 '
1&
#6700
0&
#6750
0+
0*
b110 !
b110 ,
1%
b101 $
b101 (
b0 #
b0 '
1&
#6800
0&
#6850
b1011 !
b1011 ,
b1 $
b1 (
b1001 #
b1001 '
1&
#6900
0&
#6950
1"
1*
b100 !
b100 ,
b1011 $
b1011 (
b1000 #
b1000 '
1&
#7000
0&
#7050
0*
0+
0)
b110 !
b110 ,
0%
b1010 $
b1010 (
b1100 #
b1100 '
1&
#7100
0&
#7150
1)
b10 !
b10 ,
1%
b1001 $
b1001 (
b1000 #
b1000 '
1&
#7200
0&
#7250
1"
1+
0)
1*
b101 !
b101 ,
b110 $
b110 (
b1110 #
b1110 '
1&
#7300
0&
#7350
0+
b101 !
b101 ,
b1010 $
b1010 (
b1010 #
b1010 '
1&
#7400
0&
#7450
0*
0+
b111 !
b111 ,
b1000 $
b1000 (
b1110 #
b1110 '
1&
#7500
0&
#7550
b11 !
b11 ,
b1010 $
b1010 (
b1000 #
b1000 '
1&
#7600
0&
#7650
1+
1"
1)
1*
b10 !
b10 ,
0%
b111 $
b111 (
b1011 #
b1011 '
1&
#7700
0&
#7750
0"
0+
0*
0)
b1111 !
b1111 ,
1%
b100 $
b100 (
b1010 #
b1010 '
1&
#7800
0&
#7850
b111 !
b111 ,
b10 #
b10 '
1&
#7900
0&
#7950
1"
1+
1*
b0 !
b0 ,
0%
b1010 $
b1010 (
b110 #
b110 '
1&
#8000
0&
#8050
0"
0+
0*
b1111 !
b1111 ,
b1101 $
b1101 (
b10 #
b10 '
1&
#8100
0&
#8150
b1111 !
b1111 ,
1%
b1010 $
b1010 (
b100 #
b100 '
1&
#8200
0&
#8250
1"
1+
1*
1)
b0 !
b0 ,
b1110 $
b1110 (
b1 #
b1 '
1&
#8300
0&
#8350
b1011 !
b1011 ,
b1111 $
b1111 (
b1011 #
b1011 '
1&
#8400
0&
#8450
0"
b1100 !
b1100 ,
b101 $
b101 (
b110 #
b110 '
1&
#8500
0&
#8550
0*
0+
1"
0)
b11 !
b11 ,
0%
b1000 $
b1000 (
b1011 #
b1011 '
1&
#8600
0&
#8650
1*
0"
b1101 !
b1101 ,
b10 $
b10 (
1&
#8700
0&
#8750
1)
1"
1*
1+
b1000 !
b1000 ,
b1011 $
b1011 (
b1101 #
b1101 '
1&
#8800
0&
#8850
0*
0)
b1011 !
b1011 ,
b1101 $
b1101 (
b1110 #
b1110 '
1&
#8900
0&
#8950
0"
0+
b1001 !
b1001 ,
b1 $
b1 (
b1000 #
b1000 '
1&
#9000
0&
#9050
1*
1)
b1100 !
b1100 ,
b1011 $
b1011 (
b1 #
b1 '
1&
#9100
0&
#9150
1+
b1010 !
b1010 ,
1%
b110 $
b110 (
b11 #
b11 '
1&
#9200
0&
#9250
0+
0*
0)
b111 !
b111 ,
b100 $
b100 (
b10 #
b10 '
1&
#9300
0&
#9350
b1010 !
b1010 ,
0%
b10 $
b10 (
b1000 #
b1000 '
1&
#9400
0&
#9450
1)
b1111 !
b1111 ,
1%
b101 $
b101 (
b1001 #
b1001 '
1&
#9500
0&
#9550
1*
b1100 !
b1100 ,
0%
b1 $
b1 (
b1011 #
b1011 '
1&
#9600
0&
#9650
1+
b1001 !
b1001 ,
1%
b111 #
b111 '
1&
#9700
0&
#9750
0+
0*
0)
0"
b1100 !
b1100 ,
0%
b1000 $
b1000 (
b100 #
b100 '
1&
#9800
0&
#9850
b110 !
b110 ,
b10 $
b10 (
1&
#9900
0&
#9950
1)
b111 !
b111 ,
1%
b101 $
b101 (
b1 #
b1 '
1&
#10000
0&
