$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module fifo $end
$scope module _witness_ $end
$var wire 4 n0 anyinit_procdff_353 $end
$var wire 1 n1 anyinit_procdff_354 $end
$var wire 4 n2 anyinit_procdff_357 $end
$var wire 1 n3 anyinit_procdff_358 $end
$var wire 5 n4 anyinit_procdff_360 $end
$var wire 5 n5 anyinit_procdff_361 $end
$var wire 5 n6 anyinit_procdff_362 $end
$var wire 4 n7 anyinit_procdff_363 $end
$var wire 32 n8 anyinit_procdff_364 $end
$var wire 4 n9 anyinit_procdff_365 $end
$var wire 32 n10 anyinit_procdff_366 $end
$var wire 1 n11 anyinit_procdff_367 $end
$var wire 1 n12 anyinit_procdff_369 $end
$var wire 1 n13 anyinit_procdff_371 $end
$var wire 1 n14 anyinit_procdff_373 $end
$var wire 1 n15 anyinit_procdff_375 $end
$var wire 1 n16 anyinit_procdff_377 $end
$var wire 1 n17 anyinit_procdff_379 $end
$var wire 1 n18 anyinit_procdff_381 $end
$var wire 1 n19 anyinit_procdff_383 $end
$var wire 1 n20 anyinit_procdff_385 $end
$var wire 1 n21 anyinit_procdff_387 $end
$var wire 1 n22 anyinit_procdff_389 $end
$var wire 1 n23 anyinit_procdff_391 $end
$var wire 1 n24 anyinit_procdff_393 $end
$var wire 1 n25 anyinit_procdff_395 $end
$var wire 1 n26 anyinit_procdff_397 $end
$var wire 1 n27 anyseq_auto_setundef_cc_533_execute_474 $end
$var wire 1 n28 anyseq_auto_setundef_cc_533_execute_476 $end
$var wire 1 n29 anyseq_auto_setundef_cc_533_execute_478 $end
$var wire 1 n30 anyseq_auto_setundef_cc_533_execute_480 $end
$var wire 1 n31 anyseq_auto_setundef_cc_533_execute_482 $end
$var wire 1 n32 anyseq_auto_setundef_cc_533_execute_484 $end
$var wire 1 n33 anyseq_auto_setundef_cc_533_execute_486 $end
$var wire 1 n34 anyseq_auto_setundef_cc_533_execute_488 $end
$var wire 1 n35 anyseq_auto_setundef_cc_533_execute_490 $end
$var wire 1 n36 anyseq_auto_setundef_cc_533_execute_492 $end
$var wire 1 n37 anyseq_auto_setundef_cc_533_execute_494 $end
$var wire 1 n38 anyseq_auto_setundef_cc_533_execute_496 $end
$var wire 1 n39 anyseq_auto_setundef_cc_533_execute_498 $end
$var wire 1 n40 anyseq_auto_setundef_cc_533_execute_500 $end
$var wire 1 n41 anyseq_auto_setundef_cc_533_execute_502 $end
$var wire 1 n42 anyseq_auto_setundef_cc_533_execute_504 $end
$var wire 1 n43 anyseq_auto_setundef_cc_533_execute_506 $end
$var wire 1 n44 anyseq_auto_setundef_cc_533_execute_508 $end
$var wire 8 n45 anyseq_auto_setundef_cc_533_execute_510 $end
$var wire 4 n46 anyseq_auto_setundef_cc_533_execute_512 $end
$upscope $end
$var wire 5 n47 addr_diff $end
$var wire 1 n48 clk $end
$var wire 5 n49 count $end
$var wire 8 n72 data<0> $end
$var wire 8 n73 data<1> $end
$var wire 5 n50 data_count $end
$var wire 1 n51 empty $end
$scope module fifo_reader $end
$var wire 4 n52 addr $end
$var wire 1 n53 clk $end
$var wire 1 n54 en $end
$var wire 1 n55 rst $end
$upscope $end
$scope module fifo_writer $end
$var wire 4 n56 addr $end
$var wire 1 n57 clk $end
$var wire 1 n58 en $end
$var wire 1 n59 rst $end
$upscope $end
$var wire 1 n60 full $end
$var wire 1 n61 past_nren $end
$var wire 1 n62 past_nwen $end
$var wire 4 n63 raddr $end
$var wire 8 n64 rdata $end
$var wire 1 n65 ren $end
$var wire 1 n66 rskip $end
$var wire 1 n67 rst $end
$var wire 4 n68 waddr $end
$var wire 8 n69 wdata $end
$var wire 1 n70 wen $end
$var wire 1 n71 wskip $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n48
b1 n53
b1 n57
b0000 n0
b0 n1
b0000 n2
b0 n3
b00000 n4
b00000 n5
b00000 n6
b0000 n7
b00000000000000000000000000000001 n8
b0000 n9
b00000000000000000000000000000001 n10
b0 n11
b1 n12
b1 n13
b1 n14
b1 n15
b1 n16
b1 n17
b1 n18
b0 n19
b1 n20
b0 n21
b0 n22
b1 n23
b0 n24
b0 n25
b0 n26
b0 n27
b1 n28
b0 n29
b0 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b1 n37
b0 n38
b1 n39
b0 n40
b0 n41
b0 n42
b0 n43
b0 n44
b00000000 n45
b0000 n46
b00000 n47
b00000 n49
b00000 n50
b1 n51
b0000 n52
b1 n54
b0 n55
b0000 n56
b1 n58
b0 n59
b0 n60
b0 n61
b0 n62
b0000 n63
b00000010 n64
b1 n65
b0 n66
b0 n67
b0000 n68
b00000000 n69
b0 n70
b1 n71
b00000010 n72
b00000000 n73
#5
b0 n48
b0 n53
b0 n57
#10
1!
b00000000000000000000000000000001 t
b1 n48
b1 n53
b1 n57
b0000 n0
b0 n1
b0000 n2
b0 n3
b00000 n4
b00000 n5
b00000 n6
b0000 n7
b00000000000000000000000000000001 n8
b0000 n9
b00000000000000000000000000000001 n10
b0 n11
b1 n12
b1 n13
b1 n14
b1 n15
b1 n16
b1 n17
b1 n18
b0 n19
b1 n20
b0 n21
b0 n22
b1 n23
b0 n24
b0 n25
b0 n26
b1 n27
b0 n28
b0 n29
b0 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b1 n37
b0 n38
b0 n39
b1 n40
b1 n41
b1 n42
b0 n43
b0 n44
b00000000 n45
b0001 n46
b00000 n47
b00000 n49
b00000 n50
b1 n51
b0001 n52
b0 n54
b0 n55
b0001 n56
b0 n58
b0 n59
b0 n60
b0 n61
b1 n62
b0001 n63
b00000000 n64
b0 n65
b0 n66
b0 n67
b0001 n68
b10000000 n69
b0 n70
b0 n71
b00000010 n72
b00000000 n73
#15
b0 n48
b0 n53
b0 n57
#20
1!
b00000000000000000000000000000010 t
b1 n48
b1 n53
b1 n57
b0001 n0
b0 n1
b0001 n2
b1 n3
b00000 n4
b00000 n5
b00000 n6
b0001 n7
b00000000000000000000000000000010 n8
b0001 n9
b00000000000000000000000000000010 n10
b1 n11
b1 n12
b1 n13
b1 n14
b1 n15
b1 n16
b1 n17
b1 n18
b0 n19
b1 n20
b0 n21
b0 n22
b0 n23
b1 n24
b0 n25
b0 n26
b0 n27
b1 n28
b0 n29
b0 n30
b0 n31
b0 n32
b0 n33
b0 n34
b0 n35
b0 n36
b1 n37
b0 n38
b1 n39
b0 n40
b0 n41
b0 n42
b0 n43
b0 n44
b00000000 n45
b0000 n46
b00000 n47
b00000 n49
b00000 n50
b0 n51
b0000 n52
b0 n54
b1 n55
b0000 n56
b0 n58
b1 n59
b0 n60
b1 n61
b1 n62
b0000 n63
b00000010 n64
b0 n65
b0 n66
b1 n67
b0000 n68
b00000000 n69
b0 n70
b0 n71
b00000010 n72
b00000000 n73
#25
b0 n48
b0 n53
b0 n57
#30
1!
b00000000000000000000000000000011 t
b1 n48
b1 n53
b1 n57
