cLevel_5_Smio__SHIFT 0x8
#define DPM_TABLE_47__VddcLevel_5_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_47__VddcLevel_5_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_48__VddcLevel_6_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_48__VddcLevel_6_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_48__VddcLevel_6_Voltage_MASK 0xffff0000
#define DPM_TABLE_48__VddcLevel_6_Voltage__SHIFT 0x10
#define DPM_TABLE_49__VddcLevel_6_padding_MASK 0xff
#define DPM_TABLE_49__VddcLevel_6_padding__SHIFT 0x0
#define DPM_TABLE_49__VddcLevel_6_Smio_MASK 0xff00
#define DPM_TABLE_49__VddcLevel_6_Smio__SHIFT 0x8
#define DPM_TABLE_49__VddcLevel_6_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_49__VddcLevel_6_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_50__VddcLevel_7_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_50__VddcLevel_7_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_50__VddcLevel_7_Voltage_MASK 0xffff0000
#define DPM_TABLE_50__VddcLevel_7_Voltage__SHIFT 0x10
#define DPM_TABLE_51__VddcLevel_7_padding_MASK 0xff
#define DPM_TABLE_51__VddcLevel_7_padding__SHIFT 0x0
#define DPM_TABLE_51__VddcLevel_7_Smio_MASK 0xff00
#define DPM_TABLE_51__VddcLevel_7_Smio__SHIFT 0x8
#define DPM_TABLE_51__VddcLevel_7_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_51__VddcLevel_7_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_52__VddciLevel_0_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_52__VddciLevel_0_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_52__VddciLevel_0_Voltage_MASK 0xffff0000
#define DPM_TABLE_52__VddciLevel_0_Voltage__SHIFT 0x10
#define DPM_TABLE_53__VddciLevel_0_padding_MASK 0xff
#define DPM_TABLE_53__VddciLevel_0_padding__SHIFT 0x0
#define DPM_TABLE_53__VddciLevel_0_Smio_MASK 0xff00
#define DPM_TABLE_53__VddciLevel_0_Smio__SHIFT 0x8
#define DPM_TABLE_53__VddciLevel_0_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_53__VddciLevel_0_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_54__VddciLevel_1_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_54__VddciLevel_1_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_54__VddciLevel_1_Voltage_MASK 0xffff0000
#define DPM_TABLE_54__VddciLevel_1_Voltage__SHIFT 0x10
#define DPM_TABLE_55__VddciLevel_1_padding_MASK 0xff
#define DPM_TABLE_55__VddciLevel_1_padding__SHIFT 0x0
#define DPM_TABLE_55__VddciLevel_1_Smio_MASK 0xff00
#define DPM_TABLE_55__VddciLevel_1_Smio__SHIFT 0x8
#define DPM_TABLE_55__VddciLevel_1_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_55__VddciLevel_1_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_56__VddciLevel_2_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_56__VddciLevel_2_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_56__VddciLevel_2_Voltage_MASK 0xffff0000
#define DPM_TABLE_56__VddciLevel_2_Voltage__SHIFT 0x10
#define DPM_TABLE_57__VddciLevel_2_padding_MASK 0xff
#define DPM_TABLE_57__VddciLevel_2_padding__SHIFT 0x0
#define DPM_TABLE_57__VddciLevel_2_Smio_MASK 0xff00
#define DPM_TABLE_57__VddciLevel_2_Smio__SHIFT 0x8
#define DPM_TABLE_57__VddciLevel_2_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_57__VddciLevel_2_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_58__VddciLevel_3_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_58__VddciLevel_3_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_58__VddciLevel_3_Voltage_MASK 0xffff0000
#define DPM_TABLE_58__VddciLevel_3_Voltage__SHIFT 0x10
#define DPM_TABLE_59__VddciLevel_3_padding_MASK 0xff
#define DPM_TABLE_59__VddciLevel_3_padding__SHIFT 0x0
#define DPM_TABLE_59__VddciLevel_3_Smio_MASK 0xff00
#define DPM_TABLE_59__VddciLevel_3_Smio__SHIFT 0x8
#define DPM_TABLE_59__VddciLevel_3_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_59__VddciLevel_3_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_60__MvddLevel_0_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_60__MvddLevel_0_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_60__MvddLevel_0_Voltage_MASK 0xffff0000
#define DPM_TABLE_60__MvddLevel_0_Voltage__SHIFT 0x10
#define DPM_TABLE_61__MvddLevel_0_padding_MASK 0xff
#define DPM_TABLE_61__MvddLevel_0_padding__SHIFT 0x0
#define DPM_TABLE_61__MvddLevel_0_Smio_MASK 0xff00
#define DPM_TABLE_61__MvddLevel_0_Smio__SHIFT 0x8
#define DPM_TABLE_61__MvddLevel_0_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_61__MvddLevel_0_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_62__MvddLevel_1_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_62__MvddLevel_1_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_62__MvddLevel_1_Voltage_MASK 0xffff0000
#define DPM_TABLE_62__MvddLevel_1_Voltage__SHIFT 0x10
#define DPM_TABLE_63__MvddLevel_1_padding_MASK 0xff
#define DPM_TABLE_63__MvddLevel_1_padding__SHIFT 0x0
#define DPM_TABLE_63__MvddLevel_1_Smio_MASK 0xff00
#define DPM_TABLE_63__MvddLevel_1_Smio__SHIFT 0x8
#define DPM_TABLE_63__MvddLevel_1_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_63__MvddLevel_1_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_64__MvddLevel_2_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_64__MvddLevel_2_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_64__MvddLevel_2_Voltage_MASK 0xffff0000
#define DPM_TABLE_64__MvddLevel_2_Voltage__SHIFT 0x10
#define DPM_TABLE_65__MvddLevel_2_padding_MASK 0xff
#define DPM_TABLE_65__MvddLevel_2_padding__SHIFT 0x0
#define DPM_TABLE_65__MvddLevel_2_Smio_MASK 0xff00
#define DPM_TABLE_65__MvddLevel_2_Smio__SHIFT 0x8
#define DPM_TABLE_65__MvddLevel_2_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_65__MvddLevel_2_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_66__MvddLevel_3_StdVoltageHiSidd_MASK 0xffff
#define DPM_TABLE_66__MvddLevel_3_StdVoltageHiSidd__SHIFT 0x0
#define DPM_TABLE_66__MvddLevel_3_Voltage_MASK 0xffff0000
#define DPM_TABLE_66__MvddLevel_3_Voltage__SHIFT 0x10
#define DPM_TABLE_67__MvddLevel_3_padding_MASK 0xff
#define DPM_TABLE_67__MvddLevel_3_padding__SHIFT 0x0
#define DPM_TABLE_67__MvddLevel_3_Smio_MASK 0xff00
#define DPM_TABLE_67__MvddLevel_3_Smio__SHIFT 0x8
#define DPM_TABLE_67__MvddLevel_3_StdVoltageLoSidd_MASK 0xffff0000
#define DPM_TABLE_67__MvddLevel_3_StdVoltageLoSidd__SHIFT 0x10
#define DPM_TABLE_68__MasterDeepSleepControl_MASK 0xff
#define DPM_TABLE_68__MasterDeepSleepControl__SHIFT 0x0
#define DPM_TABLE_68__LinkLevelCount_MASK 0xff00
#define DPM_TABLE_68__LinkLevelCount__SHIFT 0x8
#define DPM_TABLE_68__MemoryDpmLevelCount_MASK 0xff0000
#define DPM_TABLE_68__MemoryDpmLevelCount__SHIFT 0x10
#define DPM_TABLE_68__GraphicsDpmLevelCount_MASK 0xff000000
#define DPM_TABLE_68__GraphicsDpmLevelCount__SHIFT 0x18
#define DPM_TABLE_69__Reserved_0_MASK 0xffffffff
#define DPM_TABLE_69__Reserved_0__SHIFT 0x0
#define DPM_TABLE_70__Reserved_1_MASK 0xffffffff
#define DPM_TABLE_70__Reserved_1__SHIFT 0x0
#define DPM_TABLE_71__Reserved_2_MASK 0xffffffff
#define DPM_TABLE_71__Reserved_2__SHIFT 0x0
#define DPM_TABLE_72__Reserved_3_MASK 0xffffffff
#define DPM_TABLE_72__Reserved_3__SHIFT 0x0
#define DPM_TABLE_73__Reserved_4_MASK 0xffffffff
#define DPM_TABLE_73__Reserved_4__SHIFT 0x0
#define DPM_TABLE_74__GraphicsLevel_0_MinVddc_MASK 0xffffffff
#define DPM_TABLE_74__GraphicsLevel_0_MinVddc__SHIFT 0x0
#define DPM_TABLE_75__GraphicsLevel_0_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_75__GraphicsLevel_0_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_76__GraphicsLevel_0_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_76__GraphicsLevel_0_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_77__GraphicsLevel_0_ActivityLevel_MASK 0xffff
#define DPM_TABLE_77__GraphicsLevel_0_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_77__GraphicsLevel_0_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_77__GraphicsLevel_0_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_77__GraphicsLevel_0_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_77__GraphicsLevel_0_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_78__GraphicsLevel_0_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_78__GraphicsLevel_0_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_79__GraphicsLevel_0_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_79__GraphicsLevel_0_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_80__GraphicsLevel_0_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_80__GraphicsLevel_0_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_81__GraphicsLevel_0_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_81__GraphicsLevel_0_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_82__GraphicsLevel_0_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_82__GraphicsLevel_0_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_83__GraphicsLevel_0_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_83__GraphicsLevel_0_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_84__GraphicsLevel_0_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_84__GraphicsLevel_0_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_84__GraphicsLevel_0_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_84__GraphicsLevel_0_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_84__GraphicsLevel_0_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_84__GraphicsLevel_0_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_84__GraphicsLevel_0_SclkDid_MASK 0xff000000
#define DPM_TABLE_84__GraphicsLevel_0_SclkDid__SHIFT 0x18
#define DPM_TABLE_85__GraphicsLevel_0_PowerThrottle_MASK 0xff
#define DPM_TABLE_85__GraphicsLevel_0_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_85__GraphicsLevel_0_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_85__GraphicsLevel_0_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_85__GraphicsLevel_0_DownHyst_MASK 0xff0000
#define DPM_TABLE_85__GraphicsLevel_0_DownHyst__SHIFT 0x10
#define DPM_TABLE_85__GraphicsLevel_0_UpHyst_MASK 0xff000000
#define DPM_TABLE_85__GraphicsLevel_0_UpHyst__SHIFT 0x18
#define DPM_TABLE_86__GraphicsLevel_1_MinVddc_MASK 0xffffffff
#define DPM_TABLE_86__GraphicsLevel_1_MinVddc__SHIFT 0x0
#define DPM_TABLE_87__GraphicsLevel_1_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_87__Gr