#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jun 30 16:26:42 2017
# Process ID: 2032
# Current directory: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6852 D:\Users\Alex\Documents\GitHub\Frequency-comb-DPLL\Firmware Vivado Project\redpitaya.xpr
# Log file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/vivado.log
# Journal file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.xpr}
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.0 -module_name FIFO_addr_packed
set_property -dict [list CONFIG.Input_Data_Width {64} CONFIG.Input_Depth {512} CONFIG.Write_Acknowledge_Flag {true} CONFIG.Output_Data_Width {64} CONFIG.Output_Depth {512} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {510} CONFIG.Full_Threshold_Negate_Value {509}] [get_ips FIFO_addr_packed]
generate_target {instantiation_template} [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
export_ip_user_files -of_objects [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
launch_run -jobs 4 FIFO_addr_packed_synth_1
export_simulation -of_objects [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}] -directory {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.ip_user_files/sim_scripts} -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/FIFO_tb.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fifo_tb [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci}]
export_ip_user_files -of_objects [get_files {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci}] -no_script -force -quiet
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware
open_wave_config Vivado
open_wave_config Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware
open_wave_config Vivado
open_wave_config Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware
open_wave_config Vivado
open_wave_config Project/registers_read_testbench_behav.wcfg
source fifo_tb.tcl
close_sim
add_files -norecurse {{D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/addr_packed.vhd} {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL/Firmware Vivado Project/redpitaya.srcs/sources_1/FSM_addr_packed.vhd}}
update_compile_order -fileset sources_1
