#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000021762a8c2c0 .scope module, "MUL_tb" "MUL_tb" 2 5;
 .timescale -9 -12;
v0000021762aeb030_0 .var "clk", 0 0;
v0000021762aeb2b0_0 .var "clk_en", 0 0;
v0000021762aeb530_0 .var/s "dataa", 31 0;
v0000021762aeb0d0_0 .net "done", 0 0, L_0000021762aeadb0;  1 drivers
v0000021762aec4d0_0 .var "n", 2 0;
v0000021762aea8b0_0 .var "reset", 0 0;
v0000021762aeab30_0 .net/s "result", 31 0, v0000021762a7c7a0_0;  1 drivers
v0000021762aec6b0_0 .var "start", 0 0;
S_0000021762a8c450 .scope module, "UUT" "MUL_Custom_Instruction" 2 17, 3 5 0, S_0000021762a8c2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "dataa";
    .port_info 3 /INPUT 3 "n";
    .port_info 4 /INPUT 1 "clk_en";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
L_0000021762a94f20 .functor AND 1, L_0000021762aec1b0, v0000021762aec6b0_0, C4<1>, C4<1>;
v0000021762a7cac0_0 .net *"_ivl_0", 31 0, L_0000021762aebe90;  1 drivers
L_0000021762aec908 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021762a7c3e0_0 .net *"_ivl_11", 28 0, L_0000021762aec908;  1 drivers
L_0000021762aec950 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021762a7c480_0 .net/2u *"_ivl_12", 31 0, L_0000021762aec950;  1 drivers
v0000021762a7cc00_0 .net *"_ivl_16", 31 0, L_0000021762aebdf0;  1 drivers
L_0000021762aec998 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021762a7c020_0 .net *"_ivl_19", 28 0, L_0000021762aec998;  1 drivers
L_0000021762aec9e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021762a7c0c0_0 .net/2u *"_ivl_20", 31 0, L_0000021762aec9e0;  1 drivers
v0000021762a7ca20_0 .net *"_ivl_22", 0 0, L_0000021762aea9f0;  1 drivers
L_0000021762aeca28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021762a7c660_0 .net/2u *"_ivl_24", 1 0, L_0000021762aeca28;  1 drivers
v0000021762a7c160_0 .net *"_ivl_26", 31 0, L_0000021762aec2f0;  1 drivers
L_0000021762aeca70 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021762a7cb60_0 .net *"_ivl_29", 28 0, L_0000021762aeca70;  1 drivers
L_0000021762aec878 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021762a7c5c0_0 .net *"_ivl_3", 28 0, L_0000021762aec878;  1 drivers
L_0000021762aecab8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021762aec390_0 .net/2u *"_ivl_30", 31 0, L_0000021762aecab8;  1 drivers
v0000021762aebf30_0 .net *"_ivl_32", 0 0, L_0000021762aec750;  1 drivers
L_0000021762aecb00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000021762aebb70_0 .net/2u *"_ivl_34", 1 0, L_0000021762aecb00;  1 drivers
L_0000021762aecb48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021762aec250_0 .net/2u *"_ivl_36", 1 0, L_0000021762aecb48;  1 drivers
v0000021762aebc10_0 .net *"_ivl_38", 1 0, L_0000021762aeb670;  1 drivers
L_0000021762aec8c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000021762aeb8f0_0 .net/2u *"_ivl_4", 31 0, L_0000021762aec8c0;  1 drivers
v0000021762aead10_0 .net *"_ivl_42", 31 0, L_0000021762aeb350;  1 drivers
L_0000021762aecb90 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021762aeac70_0 .net *"_ivl_45", 28 0, L_0000021762aecb90;  1 drivers
L_0000021762aecbd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021762aeb490_0 .net/2u *"_ivl_46", 31 0, L_0000021762aecbd8;  1 drivers
v0000021762aeb170_0 .net *"_ivl_48", 0 0, L_0000021762aeba30;  1 drivers
v0000021762aeb850_0 .net *"_ivl_8", 31 0, L_0000021762aeb5d0;  1 drivers
v0000021762aeb990_0 .net "address", 1 0, L_0000021762aeaa90;  1 drivers
v0000021762aec070_0 .net "clk", 0 0, v0000021762aeb030_0;  1 drivers
v0000021762aebad0_0 .net "clk_en", 0 0, v0000021762aeb2b0_0;  1 drivers
v0000021762aea950_0 .net/s "dataa", 31 0, v0000021762aeb530_0;  1 drivers
v0000021762aec430_0 .net "done", 0 0, L_0000021762aeadb0;  alias, 1 drivers
v0000021762aebcb0_0 .var "done_delay", 0 0;
v0000021762aeaf90_0 .net "n", 2 0, v0000021762aec4d0_0;  1 drivers
v0000021762aeb3f0_0 .net "read", 0 0, L_0000021762aeaef0;  1 drivers
v0000021762aec570_0 .net "reset", 0 0, v0000021762aea8b0_0;  1 drivers
v0000021762aebd50_0 .net/s "result", 31 0, v0000021762a7c7a0_0;  alias, 1 drivers
v0000021762aec610_0 .net "start", 0 0, v0000021762aec6b0_0;  1 drivers
v0000021762aeae50_0 .net "write", 0 0, L_0000021762aec1b0;  1 drivers
L_0000021762aebe90 .concat [ 3 29 0 0], v0000021762aec4d0_0, L_0000021762aec878;
L_0000021762aec1b0 .cmp/gt 32, L_0000021762aec8c0, L_0000021762aebe90;
L_0000021762aeb5d0 .concat [ 3 29 0 0], v0000021762aec4d0_0, L_0000021762aec908;
L_0000021762aeaef0 .cmp/gt 32, L_0000021762aeb5d0, L_0000021762aec950;
L_0000021762aebdf0 .concat [ 3 29 0 0], v0000021762aec4d0_0, L_0000021762aec998;
L_0000021762aea9f0 .cmp/eq 32, L_0000021762aebdf0, L_0000021762aec9e0;
L_0000021762aec2f0 .concat [ 3 29 0 0], v0000021762aec4d0_0, L_0000021762aeca70;
L_0000021762aec750 .cmp/eq 32, L_0000021762aec2f0, L_0000021762aecab8;
L_0000021762aeb670 .functor MUXZ 2, L_0000021762aecb48, L_0000021762aecb00, L_0000021762aec750, C4<>;
L_0000021762aeaa90 .functor MUXZ 2, L_0000021762aeb670, L_0000021762aeca28, L_0000021762aea9f0, C4<>;
L_0000021762aeb350 .concat [ 3 29 0 0], v0000021762aec4d0_0, L_0000021762aecb90;
L_0000021762aeba30 .cmp/gt 32, L_0000021762aeb350, L_0000021762aecbd8;
L_0000021762aeadb0 .functor MUXZ 1, v0000021762aec6b0_0, v0000021762aebcb0_0, L_0000021762aeba30, C4<>;
S_0000021762a52d60 .scope module, "wrapper_wiring" "MUL_Component" 3 48, 4 4 0, S_0000021762a8c450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "address";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "chipselect";
    .port_info 7 /OUTPUT 32 "readdata";
v0000021762a7c8e0_0 .net "address", 1 0, L_0000021762aeaa90;  alias, 1 drivers
v0000021762a7cd40_0 .net "chipselect", 0 0, v0000021762aeb2b0_0;  alias, 1 drivers
v0000021762a7ce80_0 .net "clk", 0 0, v0000021762aeb030_0;  alias, 1 drivers
v0000021762a7c700_0 .var/s "data1", 31 0;
v0000021762a7c340_0 .var/s "data2", 31 0;
v0000021762a7c2a0_0 .net "read", 0 0, L_0000021762aeaef0;  alias, 1 drivers
v0000021762a7c7a0_0 .var/s "readdata", 31 0;
v0000021762a7cf20_0 .net "reset", 0 0, v0000021762aea8b0_0;  alias, 1 drivers
v0000021762a7c840_0 .net/s "result", 31 0, L_0000021762aebfd0;  1 drivers
v0000021762a7c980_0 .net "write", 0 0, L_0000021762a94f20;  1 drivers
v0000021762a7c200_0 .net/s "writedata", 31 0, v0000021762aeb530_0;  alias, 1 drivers
E_0000021762a7bd10 .event posedge, v0000021762a7cf20_0, v0000021762a7ce80_0;
L_0000021762aebfd0 .arith/mult 32, v0000021762a7c700_0, v0000021762a7c340_0;
    .scope S_0000021762a52d60;
T_0 ;
    %wait E_0000021762a7bd10;
    %load/vec4 v0000021762a7cf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021762a7c700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021762a7c340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021762a7c7a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021762a7c980_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000021762a7cd40_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021762a7c8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0000021762a7c200_0;
    %assign/vec4 v0000021762a7c700_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000021762a7c200_0;
    %assign/vec4 v0000021762a7c340_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.2 ;
    %load/vec4 v0000021762a7c2a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0000021762a7cd40_0;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000021762a7c840_0;
    %assign/vec4 v0000021762a7c7a0_0, 0;
T_0.8 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021762a8c450;
T_1 ;
    %wait E_0000021762a7bd10;
    %load/vec4 v0000021762aec570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021762aebcb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021762aec610_0;
    %assign/vec4 v0000021762aebcb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021762a8c2c0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000021762aeb030_0;
    %inv;
    %store/vec4 v0000021762aeb030_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021762a8c2c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aeb030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021762aea8b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021762aeb530_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021762aec4d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aeb2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aea8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021762aeb2b0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000021762aeb530_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021762aec4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000021762aeb530_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021762aec4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021762aec4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "Result: %d", v0000021762aeab30_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021762aeb530_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021762aec4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294967146, 0, 32;
    %store/vec4 v0000021762aeb530_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021762aec4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021762aec4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021762aec6b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 95 "$display", "Result: %d", v0000021762aeab30_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MUL_tb.v";
    "./MUL_Custom_Instruction.v";
    "./MUL_Component.v";
