
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ec0 <.init>:
  401ec0:	stp	x29, x30, [sp, #-16]!
  401ec4:	mov	x29, sp
  401ec8:	bl	402580 <tigetstr@plt+0x60>
  401ecc:	ldp	x29, x30, [sp], #16
  401ed0:	ret

Disassembly of section .plt:

0000000000401ee0 <mbrtowc@plt-0x20>:
  401ee0:	stp	x16, x30, [sp, #-16]!
  401ee4:	adrp	x16, 41a000 <tigetstr@plt+0x17ae0>
  401ee8:	ldr	x17, [x16, #4088]
  401eec:	add	x16, x16, #0xff8
  401ef0:	br	x17
  401ef4:	nop
  401ef8:	nop
  401efc:	nop

0000000000401f00 <mbrtowc@plt>:
  401f00:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f04:	ldr	x17, [x16]
  401f08:	add	x16, x16, #0x0
  401f0c:	br	x17

0000000000401f10 <memcpy@plt>:
  401f10:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f14:	ldr	x17, [x16, #8]
  401f18:	add	x16, x16, #0x8
  401f1c:	br	x17

0000000000401f20 <_exit@plt>:
  401f20:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f24:	ldr	x17, [x16, #16]
  401f28:	add	x16, x16, #0x10
  401f2c:	br	x17

0000000000401f30 <strtoul@plt>:
  401f30:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f34:	ldr	x17, [x16, #24]
  401f38:	add	x16, x16, #0x18
  401f3c:	br	x17

0000000000401f40 <strlen@plt>:
  401f40:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f44:	ldr	x17, [x16, #32]
  401f48:	add	x16, x16, #0x20
  401f4c:	br	x17

0000000000401f50 <fputs@plt>:
  401f50:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f54:	ldr	x17, [x16, #40]
  401f58:	add	x16, x16, #0x28
  401f5c:	br	x17

0000000000401f60 <mbstowcs@plt>:
  401f60:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f64:	ldr	x17, [x16, #48]
  401f68:	add	x16, x16, #0x30
  401f6c:	br	x17

0000000000401f70 <exit@plt>:
  401f70:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f74:	ldr	x17, [x16, #56]
  401f78:	add	x16, x16, #0x38
  401f7c:	br	x17

0000000000401f80 <dup@plt>:
  401f80:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f84:	ldr	x17, [x16, #64]
  401f88:	add	x16, x16, #0x40
  401f8c:	br	x17

0000000000401f90 <setupterm@plt>:
  401f90:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401f94:	ldr	x17, [x16, #72]
  401f98:	add	x16, x16, #0x48
  401f9c:	br	x17

0000000000401fa0 <strtoimax@plt>:
  401fa0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401fa4:	ldr	x17, [x16, #80]
  401fa8:	add	x16, x16, #0x50
  401fac:	br	x17

0000000000401fb0 <getegid@plt>:
  401fb0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401fb4:	ldr	x17, [x16, #88]
  401fb8:	add	x16, x16, #0x58
  401fbc:	br	x17

0000000000401fc0 <strtoll@plt>:
  401fc0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401fc4:	ldr	x17, [x16, #96]
  401fc8:	add	x16, x16, #0x60
  401fcc:	br	x17

0000000000401fd0 <strtod@plt>:
  401fd0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401fd4:	ldr	x17, [x16, #104]
  401fd8:	add	x16, x16, #0x68
  401fdc:	br	x17

0000000000401fe0 <geteuid@plt>:
  401fe0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401fe4:	ldr	x17, [x16, #112]
  401fe8:	add	x16, x16, #0x70
  401fec:	br	x17

0000000000401ff0 <ttyname@plt>:
  401ff0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  401ff4:	ldr	x17, [x16, #120]
  401ff8:	add	x16, x16, #0x78
  401ffc:	br	x17

0000000000402000 <localtime_r@plt>:
  402000:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402004:	ldr	x17, [x16, #128]
  402008:	add	x16, x16, #0x80
  40200c:	br	x17

0000000000402010 <putp@plt>:
  402010:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402014:	ldr	x17, [x16, #136]
  402018:	add	x16, x16, #0x88
  40201c:	br	x17

0000000000402020 <sprintf@plt>:
  402020:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402024:	ldr	x17, [x16, #144]
  402028:	add	x16, x16, #0x90
  40202c:	br	x17

0000000000402030 <getuid@plt>:
  402030:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402034:	ldr	x17, [x16, #152]
  402038:	add	x16, x16, #0x98
  40203c:	br	x17

0000000000402040 <opendir@plt>:
  402040:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402044:	ldr	x17, [x16, #160]
  402048:	add	x16, x16, #0xa0
  40204c:	br	x17

0000000000402050 <strftime@plt>:
  402050:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402054:	ldr	x17, [x16, #168]
  402058:	add	x16, x16, #0xa8
  40205c:	br	x17

0000000000402060 <__cxa_atexit@plt>:
  402060:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402064:	ldr	x17, [x16, #176]
  402068:	add	x16, x16, #0xb0
  40206c:	br	x17

0000000000402070 <fputc@plt>:
  402070:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402074:	ldr	x17, [x16, #184]
  402078:	add	x16, x16, #0xb8
  40207c:	br	x17

0000000000402080 <qsort@plt>:
  402080:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402084:	ldr	x17, [x16, #192]
  402088:	add	x16, x16, #0xc0
  40208c:	br	x17

0000000000402090 <asprintf@plt>:
  402090:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402094:	ldr	x17, [x16, #200]
  402098:	add	x16, x16, #0xc8
  40209c:	br	x17

00000000004020a0 <strptime@plt>:
  4020a0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4020a4:	ldr	x17, [x16, #208]
  4020a8:	add	x16, x16, #0xd0
  4020ac:	br	x17

00000000004020b0 <snprintf@plt>:
  4020b0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4020b4:	ldr	x17, [x16, #216]
  4020b8:	add	x16, x16, #0xd8
  4020bc:	br	x17

00000000004020c0 <localeconv@plt>:
  4020c0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4020c4:	ldr	x17, [x16, #224]
  4020c8:	add	x16, x16, #0xe0
  4020cc:	br	x17

00000000004020d0 <fileno@plt>:
  4020d0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4020d4:	ldr	x17, [x16, #232]
  4020d8:	add	x16, x16, #0xe8
  4020dc:	br	x17

00000000004020e0 <localtime@plt>:
  4020e0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4020e4:	ldr	x17, [x16, #240]
  4020e8:	add	x16, x16, #0xf0
  4020ec:	br	x17

00000000004020f0 <fclose@plt>:
  4020f0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4020f4:	ldr	x17, [x16, #248]
  4020f8:	add	x16, x16, #0xf8
  4020fc:	br	x17

0000000000402100 <getpid@plt>:
  402100:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402104:	ldr	x17, [x16, #256]
  402108:	add	x16, x16, #0x100
  40210c:	br	x17

0000000000402110 <nl_langinfo@plt>:
  402110:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402114:	ldr	x17, [x16, #264]
  402118:	add	x16, x16, #0x108
  40211c:	br	x17

0000000000402120 <fopen@plt>:
  402120:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402124:	ldr	x17, [x16, #272]
  402128:	add	x16, x16, #0x110
  40212c:	br	x17

0000000000402130 <time@plt>:
  402130:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402134:	ldr	x17, [x16, #280]
  402138:	add	x16, x16, #0x118
  40213c:	br	x17

0000000000402140 <malloc@plt>:
  402140:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402144:	ldr	x17, [x16, #288]
  402148:	add	x16, x16, #0x120
  40214c:	br	x17

0000000000402150 <wcwidth@plt>:
  402150:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402154:	ldr	x17, [x16, #296]
  402158:	add	x16, x16, #0x128
  40215c:	br	x17

0000000000402160 <strncmp@plt>:
  402160:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402164:	ldr	x17, [x16, #304]
  402168:	add	x16, x16, #0x130
  40216c:	br	x17

0000000000402170 <bindtextdomain@plt>:
  402170:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402174:	ldr	x17, [x16, #312]
  402178:	add	x16, x16, #0x138
  40217c:	br	x17

0000000000402180 <__libc_start_main@plt>:
  402180:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402184:	ldr	x17, [x16, #320]
  402188:	add	x16, x16, #0x140
  40218c:	br	x17

0000000000402190 <fgetc@plt>:
  402190:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402194:	ldr	x17, [x16, #328]
  402198:	add	x16, x16, #0x148
  40219c:	br	x17

00000000004021a0 <memset@plt>:
  4021a0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4021a4:	ldr	x17, [x16, #336]
  4021a8:	add	x16, x16, #0x150
  4021ac:	br	x17

00000000004021b0 <gettimeofday@plt>:
  4021b0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4021b4:	ldr	x17, [x16, #344]
  4021b8:	add	x16, x16, #0x158
  4021bc:	br	x17

00000000004021c0 <gmtime_r@plt>:
  4021c0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4021c4:	ldr	x17, [x16, #352]
  4021c8:	add	x16, x16, #0x160
  4021cc:	br	x17

00000000004021d0 <calloc@plt>:
  4021d0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4021d4:	ldr	x17, [x16, #360]
  4021d8:	add	x16, x16, #0x168
  4021dc:	br	x17

00000000004021e0 <bsearch@plt>:
  4021e0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4021e4:	ldr	x17, [x16, #368]
  4021e8:	add	x16, x16, #0x170
  4021ec:	br	x17

00000000004021f0 <strcasecmp@plt>:
  4021f0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4021f4:	ldr	x17, [x16, #376]
  4021f8:	add	x16, x16, #0x178
  4021fc:	br	x17

0000000000402200 <readdir@plt>:
  402200:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402204:	ldr	x17, [x16, #384]
  402208:	add	x16, x16, #0x180
  40220c:	br	x17

0000000000402210 <realloc@plt>:
  402210:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402214:	ldr	x17, [x16, #392]
  402218:	add	x16, x16, #0x188
  40221c:	br	x17

0000000000402220 <strdup@plt>:
  402220:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402224:	ldr	x17, [x16, #400]
  402228:	add	x16, x16, #0x190
  40222c:	br	x17

0000000000402230 <closedir@plt>:
  402230:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402234:	ldr	x17, [x16, #408]
  402238:	add	x16, x16, #0x198
  40223c:	br	x17

0000000000402240 <close@plt>:
  402240:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402244:	ldr	x17, [x16, #416]
  402248:	add	x16, x16, #0x1a0
  40224c:	br	x17

0000000000402250 <strrchr@plt>:
  402250:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402254:	ldr	x17, [x16, #424]
  402258:	add	x16, x16, #0x1a8
  40225c:	br	x17

0000000000402260 <__gmon_start__@plt>:
  402260:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402264:	ldr	x17, [x16, #432]
  402268:	add	x16, x16, #0x1b0
  40226c:	br	x17

0000000000402270 <mktime@plt>:
  402270:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402274:	ldr	x17, [x16, #440]
  402278:	add	x16, x16, #0x1b8
  40227c:	br	x17

0000000000402280 <strtoumax@plt>:
  402280:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402284:	ldr	x17, [x16, #448]
  402288:	add	x16, x16, #0x1c0
  40228c:	br	x17

0000000000402290 <abort@plt>:
  402290:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402294:	ldr	x17, [x16, #456]
  402298:	add	x16, x16, #0x1c8
  40229c:	br	x17

00000000004022a0 <feof@plt>:
  4022a0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4022a4:	ldr	x17, [x16, #464]
  4022a8:	add	x16, x16, #0x1d0
  4022ac:	br	x17

00000000004022b0 <puts@plt>:
  4022b0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4022b4:	ldr	x17, [x16, #472]
  4022b8:	add	x16, x16, #0x1d8
  4022bc:	br	x17

00000000004022c0 <textdomain@plt>:
  4022c0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4022c4:	ldr	x17, [x16, #480]
  4022c8:	add	x16, x16, #0x1e0
  4022cc:	br	x17

00000000004022d0 <getopt_long@plt>:
  4022d0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4022d4:	ldr	x17, [x16, #488]
  4022d8:	add	x16, x16, #0x1e8
  4022dc:	br	x17

00000000004022e0 <strcmp@plt>:
  4022e0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4022e4:	ldr	x17, [x16, #496]
  4022e8:	add	x16, x16, #0x1f0
  4022ec:	br	x17

00000000004022f0 <warn@plt>:
  4022f0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4022f4:	ldr	x17, [x16, #504]
  4022f8:	add	x16, x16, #0x1f8
  4022fc:	br	x17

0000000000402300 <__ctype_b_loc@plt>:
  402300:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402304:	ldr	x17, [x16, #512]
  402308:	add	x16, x16, #0x200
  40230c:	br	x17

0000000000402310 <strtol@plt>:
  402310:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402314:	ldr	x17, [x16, #520]
  402318:	add	x16, x16, #0x208
  40231c:	br	x17

0000000000402320 <free@plt>:
  402320:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402324:	ldr	x17, [x16, #528]
  402328:	add	x16, x16, #0x210
  40232c:	br	x17

0000000000402330 <__ctype_get_mb_cur_max@plt>:
  402330:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402334:	ldr	x17, [x16, #536]
  402338:	add	x16, x16, #0x218
  40233c:	br	x17

0000000000402340 <getgid@plt>:
  402340:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402344:	ldr	x17, [x16, #544]
  402348:	add	x16, x16, #0x220
  40234c:	br	x17

0000000000402350 <strncasecmp@plt>:
  402350:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402354:	ldr	x17, [x16, #552]
  402358:	add	x16, x16, #0x228
  40235c:	br	x17

0000000000402360 <vasprintf@plt>:
  402360:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402364:	ldr	x17, [x16, #560]
  402368:	add	x16, x16, #0x230
  40236c:	br	x17

0000000000402370 <strndup@plt>:
  402370:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402374:	ldr	x17, [x16, #568]
  402378:	add	x16, x16, #0x238
  40237c:	br	x17

0000000000402380 <strspn@plt>:
  402380:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402384:	ldr	x17, [x16, #576]
  402388:	add	x16, x16, #0x240
  40238c:	br	x17

0000000000402390 <strchr@plt>:
  402390:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402394:	ldr	x17, [x16, #584]
  402398:	add	x16, x16, #0x248
  40239c:	br	x17

00000000004023a0 <fwrite@plt>:
  4023a0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4023a4:	ldr	x17, [x16, #592]
  4023a8:	add	x16, x16, #0x250
  4023ac:	br	x17

00000000004023b0 <fflush@plt>:
  4023b0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4023b4:	ldr	x17, [x16, #600]
  4023b8:	add	x16, x16, #0x258
  4023bc:	br	x17

00000000004023c0 <warnx@plt>:
  4023c0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4023c4:	ldr	x17, [x16, #608]
  4023c8:	add	x16, x16, #0x260
  4023cc:	br	x17

00000000004023d0 <memchr@plt>:
  4023d0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4023d4:	ldr	x17, [x16, #616]
  4023d8:	add	x16, x16, #0x268
  4023dc:	br	x17

00000000004023e0 <isatty@plt>:
  4023e0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4023e4:	ldr	x17, [x16, #624]
  4023e8:	add	x16, x16, #0x270
  4023ec:	br	x17

00000000004023f0 <wcstombs@plt>:
  4023f0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4023f4:	ldr	x17, [x16, #632]
  4023f8:	add	x16, x16, #0x278
  4023fc:	br	x17

0000000000402400 <dcgettext@plt>:
  402400:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402404:	ldr	x17, [x16, #640]
  402408:	add	x16, x16, #0x280
  40240c:	br	x17

0000000000402410 <__isoc99_sscanf@plt>:
  402410:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402414:	ldr	x17, [x16, #648]
  402418:	add	x16, x16, #0x288
  40241c:	br	x17

0000000000402420 <strncpy@plt>:
  402420:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402424:	ldr	x17, [x16, #656]
  402428:	add	x16, x16, #0x290
  40242c:	br	x17

0000000000402430 <errx@plt>:
  402430:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402434:	ldr	x17, [x16, #664]
  402438:	add	x16, x16, #0x298
  40243c:	br	x17

0000000000402440 <iswprint@plt>:
  402440:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402444:	ldr	x17, [x16, #672]
  402448:	add	x16, x16, #0x2a0
  40244c:	br	x17

0000000000402450 <strcspn@plt>:
  402450:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402454:	ldr	x17, [x16, #680]
  402458:	add	x16, x16, #0x2a8
  40245c:	br	x17

0000000000402460 <vfprintf@plt>:
  402460:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402464:	ldr	x17, [x16, #688]
  402468:	add	x16, x16, #0x2b0
  40246c:	br	x17

0000000000402470 <printf@plt>:
  402470:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402474:	ldr	x17, [x16, #696]
  402478:	add	x16, x16, #0x2b8
  40247c:	br	x17

0000000000402480 <__assert_fail@plt>:
  402480:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402484:	ldr	x17, [x16, #704]
  402488:	add	x16, x16, #0x2c0
  40248c:	br	x17

0000000000402490 <__errno_location@plt>:
  402490:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402494:	ldr	x17, [x16, #712]
  402498:	add	x16, x16, #0x2c8
  40249c:	br	x17

00000000004024a0 <getenv@plt>:
  4024a0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4024a4:	ldr	x17, [x16, #720]
  4024a8:	add	x16, x16, #0x2d0
  4024ac:	br	x17

00000000004024b0 <tigetnum@plt>:
  4024b0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4024b4:	ldr	x17, [x16, #728]
  4024b8:	add	x16, x16, #0x2d8
  4024bc:	br	x17

00000000004024c0 <fprintf@plt>:
  4024c0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4024c4:	ldr	x17, [x16, #736]
  4024c8:	add	x16, x16, #0x2e0
  4024cc:	br	x17

00000000004024d0 <fgets@plt>:
  4024d0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4024d4:	ldr	x17, [x16, #744]
  4024d8:	add	x16, x16, #0x2e8
  4024dc:	br	x17

00000000004024e0 <err@plt>:
  4024e0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4024e4:	ldr	x17, [x16, #752]
  4024e8:	add	x16, x16, #0x2f0
  4024ec:	br	x17

00000000004024f0 <ioctl@plt>:
  4024f0:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  4024f4:	ldr	x17, [x16, #760]
  4024f8:	add	x16, x16, #0x2f8
  4024fc:	br	x17

0000000000402500 <setlocale@plt>:
  402500:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402504:	ldr	x17, [x16, #768]
  402508:	add	x16, x16, #0x300
  40250c:	br	x17

0000000000402510 <ferror@plt>:
  402510:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402514:	ldr	x17, [x16, #776]
  402518:	add	x16, x16, #0x308
  40251c:	br	x17

0000000000402520 <tigetstr@plt>:
  402520:	adrp	x16, 41b000 <tigetstr@plt+0x18ae0>
  402524:	ldr	x17, [x16, #784]
  402528:	add	x16, x16, #0x310
  40252c:	br	x17

Disassembly of section .text:

0000000000402530 <.text>:
  402530:	mov	x29, #0x0                   	// #0
  402534:	mov	x30, #0x0                   	// #0
  402538:	mov	x5, x0
  40253c:	ldr	x1, [sp]
  402540:	add	x2, sp, #0x8
  402544:	mov	x6, sp
  402548:	movz	x0, #0x0, lsl #48
  40254c:	movk	x0, #0x0, lsl #32
  402550:	movk	x0, #0x40, lsl #16
  402554:	movk	x0, #0x2680
  402558:	movz	x3, #0x0, lsl #48
  40255c:	movk	x3, #0x0, lsl #32
  402560:	movk	x3, #0x40, lsl #16
  402564:	movk	x3, #0x93b8
  402568:	movz	x4, #0x0, lsl #48
  40256c:	movk	x4, #0x0, lsl #32
  402570:	movk	x4, #0x40, lsl #16
  402574:	movk	x4, #0x9438
  402578:	bl	402180 <__libc_start_main@plt>
  40257c:	bl	402290 <abort@plt>
  402580:	adrp	x0, 41a000 <tigetstr@plt+0x17ae0>
  402584:	ldr	x0, [x0, #4064]
  402588:	cbz	x0, 402590 <tigetstr@plt+0x70>
  40258c:	b	402260 <__gmon_start__@plt>
  402590:	ret
  402594:	adrp	x0, 41b000 <tigetstr@plt+0x18ae0>
  402598:	add	x0, x0, #0x450
  40259c:	adrp	x1, 41b000 <tigetstr@plt+0x18ae0>
  4025a0:	add	x1, x1, #0x450
  4025a4:	cmp	x0, x1
  4025a8:	b.eq	4025dc <tigetstr@plt+0xbc>  // b.none
  4025ac:	stp	x29, x30, [sp, #-32]!
  4025b0:	mov	x29, sp
  4025b4:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  4025b8:	ldr	x0, [x0, #1128]
  4025bc:	str	x0, [sp, #24]
  4025c0:	mov	x1, x0
  4025c4:	cbz	x1, 4025d4 <tigetstr@plt+0xb4>
  4025c8:	adrp	x0, 41b000 <tigetstr@plt+0x18ae0>
  4025cc:	add	x0, x0, #0x450
  4025d0:	blr	x1
  4025d4:	ldp	x29, x30, [sp], #32
  4025d8:	ret
  4025dc:	ret
  4025e0:	adrp	x0, 41b000 <tigetstr@plt+0x18ae0>
  4025e4:	add	x0, x0, #0x450
  4025e8:	adrp	x1, 41b000 <tigetstr@plt+0x18ae0>
  4025ec:	add	x1, x1, #0x450
  4025f0:	sub	x0, x0, x1
  4025f4:	lsr	x1, x0, #63
  4025f8:	add	x0, x1, x0, asr #3
  4025fc:	cmp	xzr, x0, asr #1
  402600:	b.eq	402638 <tigetstr@plt+0x118>  // b.none
  402604:	stp	x29, x30, [sp, #-32]!
  402608:	mov	x29, sp
  40260c:	asr	x1, x0, #1
  402610:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  402614:	ldr	x0, [x0, #1136]
  402618:	str	x0, [sp, #24]
  40261c:	mov	x2, x0
  402620:	cbz	x2, 402630 <tigetstr@plt+0x110>
  402624:	adrp	x0, 41b000 <tigetstr@plt+0x18ae0>
  402628:	add	x0, x0, #0x450
  40262c:	blr	x2
  402630:	ldp	x29, x30, [sp], #32
  402634:	ret
  402638:	ret
  40263c:	adrp	x0, 41b000 <tigetstr@plt+0x18ae0>
  402640:	ldrb	w0, [x0, #1144]
  402644:	cbnz	w0, 402668 <tigetstr@plt+0x148>
  402648:	stp	x29, x30, [sp, #-16]!
  40264c:	mov	x29, sp
  402650:	bl	402594 <tigetstr@plt+0x74>
  402654:	adrp	x0, 41b000 <tigetstr@plt+0x18ae0>
  402658:	mov	w1, #0x1                   	// #1
  40265c:	strb	w1, [x0, #1144]
  402660:	ldp	x29, x30, [sp], #16
  402664:	ret
  402668:	ret
  40266c:	stp	x29, x30, [sp, #-16]!
  402670:	mov	x29, sp
  402674:	bl	4025e0 <tigetstr@plt+0xc0>
  402678:	ldp	x29, x30, [sp], #16
  40267c:	ret
  402680:	sub	sp, sp, #0x80
  402684:	stp	x20, x19, [sp, #112]
  402688:	mov	x20, x1
  40268c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402690:	stp	x22, x21, [sp, #96]
  402694:	mov	w21, w0
  402698:	add	x1, x1, #0xb3c
  40269c:	mov	w0, #0x6                   	// #6
  4026a0:	stp	x29, x30, [sp, #32]
  4026a4:	stp	x28, x27, [sp, #48]
  4026a8:	stp	x26, x25, [sp, #64]
  4026ac:	stp	x24, x23, [sp, #80]
  4026b0:	add	x29, sp, #0x20
  4026b4:	str	xzr, [sp, #16]
  4026b8:	bl	402500 <setlocale@plt>
  4026bc:	adrp	x22, 409000 <tigetstr@plt+0x6ae0>
  4026c0:	add	x22, x22, #0x8f5
  4026c4:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4026c8:	add	x1, x1, #0x900
  4026cc:	mov	x0, x22
  4026d0:	bl	402170 <bindtextdomain@plt>
  4026d4:	mov	x0, x22
  4026d8:	bl	4022c0 <textdomain@plt>
  4026dc:	bl	40304c <tigetstr@plt+0xb2c>
  4026e0:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  4026e4:	add	x0, x0, #0x912
  4026e8:	bl	4024a0 <getenv@plt>
  4026ec:	cbz	x0, 402730 <tigetstr@plt+0x210>
  4026f0:	bl	403068 <tigetstr@plt+0xb48>
  4026f4:	cmp	w0, #0x0
  4026f8:	cset	w8, eq  // eq = none
  4026fc:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  402700:	str	w8, [x9, #1148]
  402704:	cbnz	w0, 402730 <tigetstr@plt+0x210>
  402708:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  40270c:	add	x0, x0, #0x917
  402710:	bl	4030a8 <tigetstr@plt+0xb88>
  402714:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402718:	str	x0, [x8, #1080]
  40271c:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  402720:	add	x0, x0, #0x91c
  402724:	bl	4030a8 <tigetstr@plt+0xb88>
  402728:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40272c:	str	x0, [x8, #1088]
  402730:	mov	w0, #0x66                  	// #102
  402734:	movk	w0, #0x2, lsl #16
  402738:	mov	w19, #0x66                  	// #102
  40273c:	movk	w19, #0x2, lsl #16
  402740:	bl	402110 <nl_langinfo@plt>
  402744:	mov	w8, #0x851f                	// #34079
  402748:	movk	w8, #0x51eb, lsl #16
  40274c:	smull	x11, w0, w8
  402750:	lsr	x12, x11, #32
  402754:	lsr	x11, x11, #63
  402758:	mov	w10, #0x8bad                	// #35757
  40275c:	add	w11, w11, w12, asr #5
  402760:	movk	w10, #0x68db, lsl #16
  402764:	smull	x8, w11, w8
  402768:	smull	x10, w0, w10
  40276c:	lsr	x12, x8, #32
  402770:	lsr	x8, x8, #63
  402774:	mov	w9, #0x64                  	// #100
  402778:	add	w8, w8, w12, asr #5
  40277c:	lsr	x12, x10, #32
  402780:	lsr	x10, x10, #63
  402784:	msub	w0, w11, w9, w0
  402788:	msub	w1, w8, w9, w11
  40278c:	add	w2, w10, w12, asr #12
  402790:	bl	4030e4 <tigetstr@plt+0xbc4>
  402794:	mov	w22, w0
  402798:	add	w0, w19, #0x2
  40279c:	bl	402110 <nl_langinfo@plt>
  4027a0:	ldrsb	w8, [x0]
  4027a4:	mov	w9, #0x2493                	// #9363
  4027a8:	movk	w9, #0x9249, lsl #16
  4027ac:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  4027b0:	add	w8, w22, w8
  4027b4:	sub	w8, w8, #0x1
  4027b8:	smull	x9, w8, w9
  4027bc:	lsr	x9, x9, #32
  4027c0:	add	w9, w9, w8
  4027c4:	asr	w10, w9, #2
  4027c8:	add	w9, w10, w9, lsr #31
  4027cc:	sub	w9, w9, w9, lsl #3
  4027d0:	adrp	x3, 409000 <tigetstr@plt+0x6ae0>
  4027d4:	add	w8, w8, w9
  4027d8:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  4027dc:	add	x2, x2, #0x921
  4027e0:	add	x3, x3, #0x520
  4027e4:	mov	w0, w21
  4027e8:	mov	x1, x20
  4027ec:	mov	x4, xzr
  4027f0:	str	w8, [x9, #1020]
  4027f4:	bl	4022d0 <getopt_long@plt>
  4027f8:	cmn	w0, #0x1
  4027fc:	b.eq	4029d4 <tigetstr@plt+0x4b4>  // b.none
  402800:	adrp	x24, 409000 <tigetstr@plt+0x6ae0>
  402804:	adrp	x22, 409000 <tigetstr@plt+0x6ae0>
  402808:	adrp	x23, 409000 <tigetstr@plt+0x6ae0>
  40280c:	adrp	x28, 41b000 <tigetstr@plt+0x18ae0>
  402810:	mov	w27, w0
  402814:	mov	w25, wzr
  402818:	add	x24, x24, #0x478
  40281c:	add	x22, x22, #0x921
  402820:	add	x23, x23, #0x520
  402824:	add	x28, x28, #0x408
  402828:	adrp	x26, 41b000 <tigetstr@plt+0x18ae0>
  40282c:	str	wzr, [sp, #4]
  402830:	add	x1, sp, #0x10
  402834:	mov	w0, w27
  402838:	bl	403254 <tigetstr@plt+0xd34>
  40283c:	sub	w8, w27, #0x31
  402840:	cmp	w8, #0x51
  402844:	b.hi	402f44 <tigetstr@plt+0xa24>  // b.pmore
  402848:	adr	x9, 40285c <tigetstr@plt+0x33c>
  40284c:	ldrh	w10, [x24, x8, lsl #1]
  402850:	add	x9, x9, x10, lsl #2
  402854:	mov	w19, #0x1                   	// #1
  402858:	br	x9
  40285c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402860:	mov	w9, #0x1                   	// #1
  402864:	str	w9, [x8, #1008]
  402868:	b	4029a4 <tigetstr@plt+0x484>
  40286c:	ldr	x0, [x26, #1112]
  402870:	bl	403370 <tigetstr@plt+0xe50>
  402874:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402878:	str	w0, [x8, #1000]
  40287c:	b	4029a4 <tigetstr@plt+0x484>
  402880:	mov	w8, #0x1                   	// #1
  402884:	str	w8, [sp, #4]
  402888:	b	4029a4 <tigetstr@plt+0x484>
  40288c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402890:	str	wzr, [x8, #1020]
  402894:	b	4029a4 <tigetstr@plt+0x484>
  402898:	ldr	x27, [x26, #1112]
  40289c:	adrp	x19, 41b000 <tigetstr@plt+0x18ae0>
  4028a0:	str	wzr, [x19, #1004]
  4028a4:	cbz	x27, 4029a4 <tigetstr@plt+0x484>
  4028a8:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4028ac:	mov	w2, #0x5                   	// #5
  4028b0:	mov	x0, xzr
  4028b4:	add	x1, x1, #0x979
  4028b8:	bl	402400 <dcgettext@plt>
  4028bc:	mov	x1, x0
  4028c0:	mov	x0, x27
  4028c4:	bl	4083c0 <tigetstr@plt+0x5ea0>
  4028c8:	str	w0, [x19, #1004]
  4028cc:	b	4029a4 <tigetstr@plt+0x484>
  4028d0:	mov	x9, #0x3                   	// #3
  4028d4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4028d8:	movk	x9, #0x1, lsl #32
  4028dc:	str	x9, [x8, #1008]
  4028e0:	b	4029a4 <tigetstr@plt+0x484>
  4028e4:	mov	w8, #0x1                   	// #1
  4028e8:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  4028ec:	str	w8, [x9, #1012]
  4028f0:	b	4029a4 <tigetstr@plt+0x484>
  4028f4:	ldrb	w8, [x28, #40]
  4028f8:	orr	w8, w8, #0x1
  4028fc:	strb	w8, [x28, #40]
  402900:	mov	w8, #0x4                   	// #4
  402904:	str	x8, [x28]
  402908:	b	4029a4 <tigetstr@plt+0x484>
  40290c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402910:	mov	w9, #0x1                   	// #1
  402914:	str	w9, [x8, #1020]
  402918:	b	4029a4 <tigetstr@plt+0x484>
  40291c:	ldr	x27, [x26, #1112]
  402920:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402924:	mov	w2, #0x5                   	// #5
  402928:	mov	x0, xzr
  40292c:	add	x1, x1, #0x92f
  402930:	bl	402400 <dcgettext@plt>
  402934:	mov	x1, x0
  402938:	mov	x0, x27
  40293c:	bl	405ad4 <tigetstr@plt+0x35b4>
  402940:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402944:	str	w0, [x8, #1008]
  402948:	b	4029a4 <tigetstr@plt+0x484>
  40294c:	ldr	x27, [x26, #1112]
  402950:	cbz	x27, 402988 <tigetstr@plt+0x468>
  402954:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402958:	mov	w2, #0x5                   	// #5
  40295c:	mov	x0, xzr
  402960:	add	x1, x1, #0x946
  402964:	bl	402400 <dcgettext@plt>
  402968:	mov	x1, x0
  40296c:	mov	x0, x27
  402970:	bl	40595c <tigetstr@plt+0x343c>
  402974:	sub	w8, w0, #0x1
  402978:	cmp	w8, #0x36
  40297c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402980:	str	w0, [x8, #1064]
  402984:	b.cs	402f20 <tigetstr@plt+0xa00>  // b.hs, b.nlast
  402988:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40298c:	mov	w9, #0x200                 	// #512
  402990:	str	w9, [x8, #1024]
  402994:	b	4029a4 <tigetstr@plt+0x484>
  402998:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40299c:	mov	w9, #0x80000000            	// #-2147483648
  4029a0:	str	w9, [x8, #1000]
  4029a4:	mov	w19, w25
  4029a8:	mov	w0, w21
  4029ac:	mov	x1, x20
  4029b0:	mov	x2, x22
  4029b4:	mov	x3, x23
  4029b8:	mov	x4, xzr
  4029bc:	bl	4022d0 <getopt_long@plt>
  4029c0:	mov	w27, w0
  4029c4:	cmn	w0, #0x1
  4029c8:	mov	w25, w19
  4029cc:	b.ne	402830 <tigetstr@plt+0x310>  // b.any
  4029d0:	b	4029dc <tigetstr@plt+0x4bc>
  4029d4:	str	wzr, [sp, #4]
  4029d8:	mov	w19, wzr
  4029dc:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4029e0:	ldrsw	x8, [x8, #1120]
  4029e4:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  4029e8:	ldr	w9, [x9, #1024]
  4029ec:	sub	w21, w21, w8
  4029f0:	add	x22, x20, x8, lsl #3
  4029f4:	cbz	w9, 402a34 <tigetstr@plt+0x514>
  4029f8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4029fc:	add	x8, x8, #0x3fc
  402a00:	ldr	w10, [x8]
  402a04:	ldur	x11, [x8, #12]
  402a08:	ldrb	w13, [x8, #44]
  402a0c:	mov	w9, #0x200                 	// #512
  402a10:	mov	w12, #0x100                 	// #256
  402a14:	cmp	w10, #0x1
  402a18:	lsl	x10, x11, #3
  402a1c:	csel	w9, w12, w9, eq  // eq = none
  402a20:	sub	x10, x10, x11
  402a24:	orr	w9, w9, w13
  402a28:	str	w9, [x8, #4]
  402a2c:	add	x8, x10, #0x3
  402a30:	b	402a44 <tigetstr@plt+0x524>
  402a34:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402a38:	ldr	x8, [x8, #1032]
  402a3c:	lsl	x9, x8, #3
  402a40:	sub	x8, x9, x8
  402a44:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  402a48:	cmp	w21, #0x1
  402a4c:	adrp	x24, 41b000 <tigetstr@plt+0x18ae0>
  402a50:	str	x8, [x9, #1040]
  402a54:	b.ne	402a68 <tigetstr@plt+0x548>  // b.any
  402a58:	ldr	x0, [x22]
  402a5c:	mov	x1, xzr
  402a60:	bl	4056b4 <tigetstr@plt+0x3194>
  402a64:	cbz	w0, 402e48 <tigetstr@plt+0x928>
  402a68:	sub	x0, x29, #0x8
  402a6c:	bl	402130 <time@plt>
  402a70:	sub	x0, x29, #0x8
  402a74:	bl	4020e0 <localtime@plt>
  402a78:	cmp	w21, #0x3
  402a7c:	b.hi	402f2c <tigetstr@plt+0xa0c>  // b.pmore
  402a80:	adrp	x9, 409000 <tigetstr@plt+0x6ae0>
  402a84:	mov	w8, w21
  402a88:	add	x9, x9, #0x51c
  402a8c:	adrp	x26, 41b000 <tigetstr@plt+0x18ae0>
  402a90:	adr	x10, 402ab4 <tigetstr@plt+0x594>
  402a94:	ldrb	w11, [x9, x8]
  402a98:	add	x10, x10, x11, lsl #2
  402a9c:	adrp	x27, 409000 <tigetstr@plt+0x6ae0>
  402aa0:	mov	x20, x0
  402aa4:	add	x26, x26, #0x3f0
  402aa8:	adrp	x28, 41b000 <tigetstr@plt+0x18ae0>
  402aac:	add	x27, x27, #0x7a0
  402ab0:	br	x10
  402ab4:	ldr	w8, [x20, #28]
  402ab8:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  402abc:	add	x9, x9, #0x41c
  402ac0:	ldr	w10, [x9, #4]
  402ac4:	add	w8, w8, #0x1
  402ac8:	str	w8, [x9]
  402acc:	ldr	w8, [x20, #20]
  402ad0:	add	w8, w8, #0x76c
  402ad4:	str	w8, [x9, #8]
  402ad8:	cbnz	w10, 402c58 <tigetstr@plt+0x738>
  402adc:	ldr	w8, [x20, #16]
  402ae0:	add	w8, w8, #0x1
  402ae4:	str	w8, [x24, #1056]
  402ae8:	b	402c58 <tigetstr@plt+0x738>
  402aec:	ldr	x21, [x22], #8
  402af0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402af4:	add	x1, x1, #0xa09
  402af8:	mov	w2, #0x5                   	// #5
  402afc:	mov	x0, xzr
  402b00:	bl	402400 <dcgettext@plt>
  402b04:	mov	x1, x0
  402b08:	mov	x0, x21
  402b0c:	bl	40595c <tigetstr@plt+0x343c>
  402b10:	sub	w9, w0, #0x1
  402b14:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402b18:	cmp	w9, #0x1f
  402b1c:	str	w0, [x8, #1052]
  402b20:	b.cs	403004 <tigetstr@plt+0xae4>  // b.hs, b.nlast
  402b24:	bl	402300 <__ctype_b_loc@plt>
  402b28:	ldr	x21, [x22]
  402b2c:	ldr	x8, [x0]
  402b30:	ldrsb	x9, [x21]
  402b34:	ldrh	w8, [x8, x9, lsl #1]
  402b38:	tbnz	w8, #11, 402b58 <tigetstr@plt+0x638>
  402b3c:	mov	x0, x21
  402b40:	bl	4036e8 <tigetstr@plt+0x11c8>
  402b44:	str	w0, [x24, #1056]
  402b48:	tbz	w0, #31, 402b7c <tigetstr@plt+0x65c>
  402b4c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402b50:	add	x1, x1, #0x9f2
  402b54:	b	403030 <tigetstr@plt+0xb10>
  402b58:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402b5c:	add	x1, x1, #0xa37
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	mov	x0, xzr
  402b68:	bl	402400 <dcgettext@plt>
  402b6c:	mov	x1, x0
  402b70:	mov	x0, x21
  402b74:	bl	40595c <tigetstr@plt+0x343c>
  402b78:	str	w0, [x24, #1056]
  402b7c:	ldr	w8, [x24, #1056]
  402b80:	sub	w8, w8, #0x1
  402b84:	cmp	w8, #0xc
  402b88:	b.cs	402fc0 <tigetstr@plt+0xaa0>  // b.hs, b.nlast
  402b8c:	add	x22, x22, #0x8
  402b90:	ldr	x21, [x22]
  402b94:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402b98:	add	x1, x1, #0xa55
  402b9c:	mov	w2, #0x5                   	// #5
  402ba0:	mov	x0, xzr
  402ba4:	bl	402400 <dcgettext@plt>
  402ba8:	mov	x1, x0
  402bac:	mov	x0, x21
  402bb0:	bl	40595c <tigetstr@plt+0x343c>
  402bb4:	cmp	w0, #0x0
  402bb8:	str	w0, [x28, #1060]
  402bbc:	b.le	402fa8 <tigetstr@plt+0xa88>
  402bc0:	mov	w8, #0x7fffffff            	// #2147483647
  402bc4:	mov	w21, w0
  402bc8:	cmp	w0, w8
  402bcc:	b.eq	402fb4 <tigetstr@plt+0xa94>  // b.none
  402bd0:	adrp	x25, 41b000 <tigetstr@plt+0x18ae0>
  402bd4:	ldr	w22, [x25, #1052]
  402bd8:	cbz	w22, 402c0c <tigetstr@plt+0x6ec>
  402bdc:	mov	w0, w21
  402be0:	bl	403770 <tigetstr@plt+0x1250>
  402be4:	ldrsw	x1, [x24, #1056]
  402be8:	mov	w8, #0x34                  	// #52
  402bec:	smaddl	x8, w0, w8, x27
  402bf0:	ldr	w23, [x8, x1, lsl #2]
  402bf4:	cmp	w22, w23
  402bf8:	b.gt	402fe0 <tigetstr@plt+0xac0>
  402bfc:	mov	w0, w22
  402c00:	mov	w2, w21
  402c04:	bl	4037ec <tigetstr@plt+0x12cc>
  402c08:	b	402c24 <tigetstr@plt+0x704>
  402c0c:	ldr	w8, [x20, #20]
  402c10:	add	w8, w8, #0x76c
  402c14:	cmp	w8, w21
  402c18:	b.ne	402c28 <tigetstr@plt+0x708>  // b.any
  402c1c:	ldr	w8, [x20, #28]
  402c20:	add	w0, w8, #0x1
  402c24:	str	w0, [x25, #1052]
  402c28:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402c2c:	add	x8, x8, #0x420
  402c30:	ldr	w9, [x8]
  402c34:	ldr	w8, [x8, #8]
  402c38:	orr	w8, w8, w9
  402c3c:	cbnz	w8, 402c58 <tigetstr@plt+0x738>
  402c40:	ldr	w8, [x20, #16]
  402c44:	ldr	w9, [x26]
  402c48:	add	w8, w8, #0x1
  402c4c:	cmp	w9, #0x0
  402c50:	str	w8, [x26, #48]
  402c54:	csinc	w19, w19, wzr, ne  // ne = any
  402c58:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402c5c:	ldr	w22, [x8, #1064]
  402c60:	cmp	w22, #0x1
  402c64:	b.lt	402ce8 <tigetstr@plt+0x7c8>  // b.tstop
  402c68:	bl	40384c <tigetstr@plt+0x132c>
  402c6c:	cmp	w0, #0x1
  402c70:	b.lt	402f7c <tigetstr@plt+0xa5c>  // b.tstop
  402c74:	ldr	w20, [x28, #1060]
  402c78:	mov	w21, w0
  402c7c:	mov	w0, w20
  402c80:	bl	403770 <tigetstr@plt+0x1250>
  402c84:	mov	w8, #0x34                  	// #52
  402c88:	smaddl	x8, w0, w8, x27
  402c8c:	mov	w23, #0x1                   	// #1
  402c90:	ldr	w9, [x8, x23, lsl #2]
  402c94:	subs	w21, w21, w9
  402c98:	b.le	402ca8 <tigetstr@plt+0x788>
  402c9c:	add	x23, x23, #0x1
  402ca0:	cmp	x23, #0xd
  402ca4:	b.ne	402c90 <tigetstr@plt+0x770>  // b.any
  402ca8:	cmp	w23, #0xd
  402cac:	b.cc	402cd4 <tigetstr@plt+0x7b4>  // b.lo, b.ul, b.last
  402cb0:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402cb4:	ldrb	w8, [x8, #1025]
  402cb8:	tbz	w8, #0, 402cd4 <tigetstr@plt+0x7b4>
  402cbc:	sub	w2, w20, #0x1
  402cc0:	mov	w0, #0x1f                  	// #31
  402cc4:	mov	w1, #0xc                   	// #12
  402cc8:	bl	4038d0 <tigetstr@plt+0x13b0>
  402ccc:	cmp	w22, w0
  402cd0:	b.ne	402f7c <tigetstr@plt+0xa5c>  // b.any
  402cd4:	ldr	w8, [x24, #1056]
  402cd8:	cbnz	w8, 402ce8 <tigetstr@plt+0x7c8>
  402cdc:	cmp	w23, #0xc
  402ce0:	csinc	w8, w23, wzr, ls  // ls = plast
  402ce4:	str	w8, [x24, #1056]
  402ce8:	bl	403a04 <tigetstr@plt+0x14e4>
  402cec:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402cf0:	ldr	w0, [x8, #1004]
  402cf4:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402cf8:	add	x1, x1, #0xacc
  402cfc:	bl	407be4 <tigetstr@plt+0x56c4>
  402d00:	cbnz	w0, 402d5c <tigetstr@plt+0x83c>
  402d04:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  402d08:	ldr	x8, [x20, #1080]
  402d0c:	ldrb	w8, [x8]
  402d10:	cbz	w8, 402d30 <tigetstr@plt+0x810>
  402d14:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402d18:	ldr	x8, [x8, #1088]
  402d1c:	ldrb	w8, [x8]
  402d20:	cbz	w8, 402d30 <tigetstr@plt+0x810>
  402d24:	bl	408198 <tigetstr@plt+0x5c78>
  402d28:	cmp	w0, #0x1
  402d2c:	b.ne	402d5c <tigetstr@plt+0x83c>  // b.any
  402d30:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402d34:	add	x8, x8, #0x400
  402d38:	ldr	w9, [x8]
  402d3c:	adrp	x11, 409000 <tigetstr@plt+0x6ae0>
  402d40:	add	x11, x11, #0xb3c
  402d44:	adrp	x10, 41b000 <tigetstr@plt+0x18ae0>
  402d48:	and	w9, w9, #0xffffff00
  402d4c:	str	x11, [x20, #1080]
  402d50:	str	x11, [x10, #1088]
  402d54:	str	wzr, [x8, #28]
  402d58:	str	w9, [x8]
  402d5c:	ldr	w8, [sp, #4]
  402d60:	adrp	x21, 41b000 <tigetstr@plt+0x18ae0>
  402d64:	orr	w20, w19, w8
  402d68:	cbz	w20, 402da4 <tigetstr@plt+0x884>
  402d6c:	ldr	w8, [x26]
  402d70:	mov	w9, #0x3                   	// #3
  402d74:	str	w9, [x26, #40]
  402d78:	cbnz	w8, 402d84 <tigetstr@plt+0x864>
  402d7c:	mov	w8, #0xc                   	// #12
  402d80:	str	w8, [x21, #1008]
  402d84:	cbz	w19, 402da4 <tigetstr@plt+0x884>
  402d88:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402d8c:	add	x8, x8, #0x42c
  402d90:	ldrb	w9, [x8, #4]
  402d94:	mov	w10, #0x1                   	// #1
  402d98:	str	w10, [x8]
  402d9c:	orr	w9, w9, #0x2
  402da0:	strb	w9, [x8, #4]
  402da4:	ldr	w9, [x26]
  402da8:	ldr	w8, [x26, #8]
  402dac:	cmp	w9, #0x2
  402db0:	b.lt	402e30 <tigetstr@plt+0x910>  // b.tstop
  402db4:	cbnz	w8, 402e30 <tigetstr@plt+0x910>
  402db8:	adrp	x19, 41b000 <tigetstr@plt+0x18ae0>
  402dbc:	mov	w8, #0x3                   	// #3
  402dc0:	mov	w0, #0x1                   	// #1
  402dc4:	str	w8, [x19, #1016]
  402dc8:	bl	4023e0 <isatty@plt>
  402dcc:	cbz	w0, 402e34 <tigetstr@plt+0x914>
  402dd0:	mov	w0, #0x50                  	// #80
  402dd4:	bl	407a4c <tigetstr@plt+0x552c>
  402dd8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402ddc:	add	x8, x8, #0x418
  402de0:	ldrb	w9, [x8, #24]
  402de4:	mov	w10, #0x1b                  	// #27
  402de8:	mov	w11, #0x14                  	// #20
  402dec:	ldr	w8, [x8]
  402df0:	tst	w9, #0x1
  402df4:	csel	w9, w11, w10, eq  // eq = none
  402df8:	cmp	w0, w9
  402dfc:	csel	w10, w9, w0, lt  // lt = tstop
  402e00:	udiv	w11, w10, w9
  402e04:	sub	w11, w11, #0x1
  402e08:	msub	w8, w11, w8, w10
  402e0c:	sdiv	w8, w8, w9
  402e10:	cmp	w8, #0x2
  402e14:	b.gt	402e34 <tigetstr@plt+0x914>
  402e18:	mov	w8, #0x1                   	// #1
  402e1c:	cinc	w8, w8, eq  // eq = none
  402e20:	str	w8, [x19, #1016]
  402e24:	ldr	w8, [x21, #1008]
  402e28:	cbnz	w8, 402e3c <tigetstr@plt+0x91c>
  402e2c:	b	402e90 <tigetstr@plt+0x970>
  402e30:	cbz	w8, 402e7c <tigetstr@plt+0x95c>
  402e34:	ldr	w8, [x21, #1008]
  402e38:	cbz	w8, 402e90 <tigetstr@plt+0x970>
  402e3c:	cbz	w20, 402e9c <tigetstr@plt+0x97c>
  402e40:	bl	403b84 <tigetstr@plt+0x1664>
  402e44:	b	402ea0 <tigetstr@plt+0x980>
  402e48:	ldr	x0, [x22]
  402e4c:	add	x1, sp, #0x8
  402e50:	bl	406c24 <tigetstr@plt+0x4704>
  402e54:	cbz	w0, 402ec4 <tigetstr@plt+0x9a4>
  402e58:	ldr	x0, [x22]
  402e5c:	bl	4036e8 <tigetstr@plt+0x11c8>
  402e60:	cmp	w0, #0x1
  402e64:	str	w0, [x24, #1056]
  402e68:	b.lt	403028 <tigetstr@plt+0xb08>  // b.tstop
  402e6c:	sub	x0, x29, #0x8
  402e70:	bl	402130 <time@plt>
  402e74:	mov	w21, wzr
  402e78:	b	402a70 <tigetstr@plt+0x550>
  402e7c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402e80:	mov	w9, #0x1                   	// #1
  402e84:	str	w9, [x8, #1016]
  402e88:	ldr	w8, [x21, #1008]
  402e8c:	cbnz	w8, 402e3c <tigetstr@plt+0x91c>
  402e90:	mov	w8, #0x1                   	// #1
  402e94:	str	w8, [x21, #1008]
  402e98:	cbnz	w20, 402e40 <tigetstr@plt+0x920>
  402e9c:	bl	403c10 <tigetstr@plt+0x16f0>
  402ea0:	ldp	x20, x19, [sp, #112]
  402ea4:	ldp	x22, x21, [sp, #96]
  402ea8:	ldp	x24, x23, [sp, #80]
  402eac:	ldp	x26, x25, [sp, #64]
  402eb0:	ldp	x28, x27, [sp, #48]
  402eb4:	ldp	x29, x30, [sp, #32]
  402eb8:	mov	w0, wzr
  402ebc:	add	sp, sp, #0x80
  402ec0:	ret
  402ec4:	ldr	x8, [sp, #8]
  402ec8:	mov	x9, #0x34db                	// #13531
  402ecc:	movk	x9, #0xd7b6, lsl #16
  402ed0:	movk	x9, #0xde82, lsl #32
  402ed4:	movk	x9, #0x431b, lsl #48
  402ed8:	umulh	x8, x8, x9
  402edc:	lsr	x8, x8, #18
  402ee0:	stur	x8, [x29, #-8]
  402ee4:	mov	w21, wzr
  402ee8:	b	402a70 <tigetstr@plt+0x550>
  402eec:	bl	4033d8 <tigetstr@plt+0xeb8>
  402ef0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402ef4:	add	x1, x1, #0x990
  402ef8:	mov	w2, #0x5                   	// #5
  402efc:	mov	x0, xzr
  402f00:	bl	402400 <dcgettext@plt>
  402f04:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402f08:	ldr	x1, [x8, #1136]
  402f0c:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  402f10:	add	x2, x2, #0x99c
  402f14:	bl	402470 <printf@plt>
  402f18:	mov	w0, wzr
  402f1c:	bl	401f70 <exit@plt>
  402f20:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402f24:	add	x1, x1, #0x95c
  402f28:	b	402fc8 <tigetstr@plt+0xaa8>
  402f2c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402f30:	add	x1, x1, #0xa91
  402f34:	mov	w2, #0x5                   	// #5
  402f38:	mov	x0, xzr
  402f3c:	bl	402400 <dcgettext@plt>
  402f40:	bl	4023c0 <warnx@plt>
  402f44:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402f48:	ldr	x19, [x8, #1104]
  402f4c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402f50:	add	x1, x1, #0x9ae
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	mov	x0, xzr
  402f5c:	bl	402400 <dcgettext@plt>
  402f60:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402f64:	ldr	x2, [x8, #1136]
  402f68:	mov	x1, x0
  402f6c:	mov	x0, x19
  402f70:	bl	4024c0 <fprintf@plt>
  402f74:	mov	w0, #0x1                   	// #1
  402f78:	bl	401f70 <exit@plt>
  402f7c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402f80:	add	x1, x1, #0xa9b
  402f84:	mov	w2, #0x5                   	// #5
  402f88:	mov	x0, xzr
  402f8c:	bl	402400 <dcgettext@plt>
  402f90:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  402f94:	add	x8, x8, #0x424
  402f98:	ldp	w2, w3, [x8]
  402f9c:	mov	x1, x0
  402fa0:	mov	w0, #0x1                   	// #1
  402fa4:	bl	402430 <errx@plt>
  402fa8:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402fac:	add	x1, x1, #0xa68
  402fb0:	b	402fc8 <tigetstr@plt+0xaa8>
  402fb4:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402fb8:	add	x1, x1, #0xa55
  402fbc:	b	402fc8 <tigetstr@plt+0xaa8>
  402fc0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402fc4:	add	x1, x1, #0xa37
  402fc8:	mov	w2, #0x5                   	// #5
  402fcc:	mov	x0, xzr
  402fd0:	bl	402400 <dcgettext@plt>
  402fd4:	mov	x1, x0
  402fd8:	mov	w0, #0x1                   	// #1
  402fdc:	bl	402430 <errx@plt>
  402fe0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  402fe4:	add	x1, x1, #0xa1b
  402fe8:	mov	w2, #0x5                   	// #5
  402fec:	mov	x0, xzr
  402ff0:	bl	402400 <dcgettext@plt>
  402ff4:	mov	x1, x0
  402ff8:	mov	w0, #0x1                   	// #1
  402ffc:	mov	w2, w23
  403000:	bl	402430 <errx@plt>
  403004:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403008:	add	x1, x1, #0xa1b
  40300c:	mov	w2, #0x5                   	// #5
  403010:	mov	x0, xzr
  403014:	bl	402400 <dcgettext@plt>
  403018:	mov	x1, x0
  40301c:	mov	w0, #0x1                   	// #1
  403020:	mov	w2, #0x1f                  	// #31
  403024:	bl	402430 <errx@plt>
  403028:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  40302c:	add	x1, x1, #0x9d5
  403030:	mov	w2, #0x5                   	// #5
  403034:	mov	x0, xzr
  403038:	bl	402400 <dcgettext@plt>
  40303c:	ldr	x2, [x22]
  403040:	mov	x1, x0
  403044:	mov	w0, #0x1                   	// #1
  403048:	bl	402430 <errx@plt>
  40304c:	stp	x29, x30, [sp, #-16]!
  403050:	adrp	x0, 403000 <tigetstr@plt+0xae0>
  403054:	add	x0, x0, #0xd8c
  403058:	mov	x29, sp
  40305c:	bl	409440 <tigetstr@plt+0x6f20>
  403060:	ldp	x29, x30, [sp], #16
  403064:	ret
  403068:	sub	sp, sp, #0x20
  40306c:	stp	x29, x30, [sp, #16]
  403070:	add	x29, sp, #0x10
  403074:	sub	x2, x29, #0x4
  403078:	mov	w1, #0x1                   	// #1
  40307c:	bl	401f90 <setupterm@plt>
  403080:	ldur	w8, [x29, #-4]
  403084:	cmp	w0, #0x0
  403088:	cset	w9, ne  // ne = any
  40308c:	ldp	x29, x30, [sp, #16]
  403090:	cmp	w8, #0x1
  403094:	cset	w8, ne  // ne = any
  403098:	orr	w8, w9, w8
  40309c:	sbfx	w0, w8, #0, #1
  4030a0:	add	sp, sp, #0x20
  4030a4:	ret
  4030a8:	stp	x29, x30, [sp, #-16]!
  4030ac:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4030b0:	ldr	w8, [x8, #1148]
  4030b4:	mov	x29, sp
  4030b8:	cbz	w8, 4030c4 <tigetstr@plt+0xba4>
  4030bc:	bl	402520 <tigetstr@plt>
  4030c0:	b	4030c8 <tigetstr@plt+0xba8>
  4030c4:	mov	x0, xzr
  4030c8:	add	x8, x0, #0x1
  4030cc:	cmp	x8, #0x2
  4030d0:	b.cs	4030dc <tigetstr@plt+0xbbc>  // b.hs, b.nlast
  4030d4:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  4030d8:	add	x0, x0, #0xb3c
  4030dc:	ldp	x29, x30, [sp], #16
  4030e0:	ret
  4030e4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4030e8:	ldr	w9, [x8, #1000]
  4030ec:	cmp	w1, #0x3
  4030f0:	mov	w8, #0xe                   	// #14
  4030f4:	cset	w10, lt  // lt = tstop
  4030f8:	add	w11, w9, #0x1
  4030fc:	cinc	w8, w8, lt  // lt = tstop
  403100:	cmp	w11, w2
  403104:	csel	w8, w8, w10, eq  // eq = none
  403108:	sub	w8, w2, w8
  40310c:	cmp	w9, w8
  403110:	b.lt	403144 <tigetstr@plt+0xc24>  // b.tstop
  403114:	cmp	w1, #0xa
  403118:	b.lt	403124 <tigetstr@plt+0xc04>  // b.tstop
  40311c:	cmp	w8, w9
  403120:	b.eq	403144 <tigetstr@plt+0xc24>  // b.none
  403124:	cmp	w8, w9
  403128:	cset	w10, eq  // eq = none
  40312c:	cmp	w1, #0x9
  403130:	cset	w11, eq  // eq = none
  403134:	cmp	w0, #0xe
  403138:	and	w10, w11, w10
  40313c:	b.lt	4031d8 <tigetstr@plt+0xcb8>  // b.tstop
  403140:	cbz	w10, 4031d8 <tigetstr@plt+0xcb8>
  403144:	mov	w11, #0x7ae1                	// #31457
  403148:	mov	w12, #0x851f                	// #34079
  40314c:	add	w10, w8, #0x3
  403150:	cmp	w8, #0x0
  403154:	movk	w11, #0xae14, lsl #16
  403158:	movk	w12, #0x51eb, lsl #16
  40315c:	sxtw	x9, w8
  403160:	csel	w10, w10, w8, lt  // lt = tstop
  403164:	smull	x11, w8, w11
  403168:	smull	x8, w8, w12
  40316c:	adrp	x12, 409000 <tigetstr@plt+0x6ae0>
  403170:	add	x12, x12, #0x808
  403174:	add	x12, x12, w1, sxtw #2
  403178:	add	x9, x9, w0, sxtw
  40317c:	asr	w10, w10, #2
  403180:	lsr	x14, x11, #63
  403184:	asr	x11, x11, #37
  403188:	ldursw	x12, [x12, #-4]
  40318c:	mov	x13, #0x4925                	// #18725
  403190:	add	w11, w11, w14
  403194:	lsr	x14, x8, #63
  403198:	asr	x8, x8, #39
  40319c:	add	x9, x9, w10, sxtw
  4031a0:	movk	x13, #0x2492, lsl #16
  4031a4:	add	w8, w8, w14
  4031a8:	add	x9, x9, w11, sxtw
  4031ac:	movk	x13, #0x9249, lsl #32
  4031b0:	add	x8, x9, w8, sxtw
  4031b4:	movk	x13, #0x4924, lsl #48
  4031b8:	add	x8, x8, x12
  4031bc:	smulh	x9, x8, x13
  4031c0:	lsr	x10, x9, #63
  4031c4:	lsr	x9, x9, #1
  4031c8:	add	w9, w9, w10
  4031cc:	sub	w9, w9, w9, lsl #3
  4031d0:	add	w0, w8, w9
  4031d4:	ret
  4031d8:	cmp	w1, #0x9
  4031dc:	cset	w12, lt  // lt = tstop
  4031e0:	cmp	w0, #0x3
  4031e4:	cset	w11, lt  // lt = tstop
  4031e8:	cmp	w8, w9
  4031ec:	cset	w9, eq  // eq = none
  4031f0:	b.lt	40320c <tigetstr@plt+0xcec>  // b.tstop
  4031f4:	and	w9, w12, w9
  4031f8:	tbnz	w9, #0, 40320c <tigetstr@plt+0xcec>
  4031fc:	and	w9, w11, w10
  403200:	cbnz	w9, 40320c <tigetstr@plt+0xcec>
  403204:	mov	w0, #0x8                   	// #8
  403208:	ret
  40320c:	add	w10, w8, #0x3
  403210:	cmp	w8, #0x0
  403214:	sxtw	x9, w8
  403218:	csel	w8, w10, w8, lt  // lt = tstop
  40321c:	adrp	x10, 409000 <tigetstr@plt+0x6ae0>
  403220:	add	x10, x10, #0x838
  403224:	add	x10, x10, w1, sxtw #2
  403228:	ldursw	x10, [x10, #-4]
  40322c:	mov	x11, #0x4925                	// #18725
  403230:	movk	x11, #0x2492, lsl #16
  403234:	add	x9, x9, w0, sxtw
  403238:	asr	w8, w8, #2
  40323c:	movk	x11, #0x9249, lsl #32
  403240:	add	x8, x9, w8, sxtw
  403244:	movk	x11, #0x4924, lsl #48
  403248:	add	x8, x8, x10
  40324c:	smulh	x9, x8, x11
  403250:	b	4031c0 <tigetstr@plt+0xca0>
  403254:	stp	x29, x30, [sp, #-64]!
  403258:	cmp	w0, #0x59
  40325c:	stp	x24, x23, [sp, #16]
  403260:	stp	x22, x21, [sp, #32]
  403264:	stp	x20, x19, [sp, #48]
  403268:	mov	x29, sp
  40326c:	b.lt	40335c <tigetstr@plt+0xe3c>  // b.tstop
  403270:	adrp	x8, 409000 <tigetstr@plt+0x6ae0>
  403274:	mov	w9, #0x59                  	// #89
  403278:	add	x8, x8, #0x724
  40327c:	cmp	w9, w0
  403280:	b.eq	403298 <tigetstr@plt+0xd78>  // b.none
  403284:	ldr	w9, [x8], #4
  403288:	cbz	w9, 40335c <tigetstr@plt+0xe3c>
  40328c:	cmp	w9, w0
  403290:	b.le	40327c <tigetstr@plt+0xd5c>
  403294:	b	40335c <tigetstr@plt+0xe3c>
  403298:	ldr	w8, [x1]
  40329c:	cbz	w8, 403358 <tigetstr@plt+0xe38>
  4032a0:	cmp	w8, w0
  4032a4:	b.eq	40335c <tigetstr@plt+0xe3c>  // b.none
  4032a8:	adrp	x22, 41b000 <tigetstr@plt+0x18ae0>
  4032ac:	ldr	x19, [x22, #1104]
  4032b0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4032b4:	add	x1, x1, #0xadc
  4032b8:	mov	w2, #0x5                   	// #5
  4032bc:	mov	x0, xzr
  4032c0:	bl	402400 <dcgettext@plt>
  4032c4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4032c8:	ldr	x2, [x8, #1136]
  4032cc:	mov	x1, x0
  4032d0:	mov	x0, x19
  4032d4:	bl	4024c0 <fprintf@plt>
  4032d8:	adrp	x24, 409000 <tigetstr@plt+0x6ae0>
  4032dc:	adrp	x19, 409000 <tigetstr@plt+0x6ae0>
  4032e0:	adrp	x20, 409000 <tigetstr@plt+0x6ae0>
  4032e4:	mov	x23, xzr
  4032e8:	add	x24, x24, #0x720
  4032ec:	add	x19, x19, #0xb04
  4032f0:	add	x20, x20, #0xafe
  4032f4:	ldr	w21, [x24, x23]
  4032f8:	cbz	w21, 403344 <tigetstr@plt+0xe24>
  4032fc:	mov	w0, w21
  403300:	bl	403e74 <tigetstr@plt+0x1954>
  403304:	cbnz	x0, 403328 <tigetstr@plt+0xe08>
  403308:	mov	w0, w21
  40330c:	bl	403eb0 <tigetstr@plt+0x1990>
  403310:	cbz	w0, 403338 <tigetstr@plt+0xe18>
  403314:	ldr	x0, [x22, #1104]
  403318:	mov	x1, x19
  40331c:	mov	w2, w21
  403320:	bl	4024c0 <fprintf@plt>
  403324:	b	403338 <tigetstr@plt+0xe18>
  403328:	mov	x2, x0
  40332c:	ldr	x0, [x22, #1104]
  403330:	mov	x1, x20
  403334:	bl	4024c0 <fprintf@plt>
  403338:	add	x23, x23, #0x4
  40333c:	cmp	x23, #0x3c
  403340:	b.ne	4032f4 <tigetstr@plt+0xdd4>  // b.any
  403344:	ldr	x1, [x22, #1104]
  403348:	mov	w0, #0xa                   	// #10
  40334c:	bl	402070 <fputc@plt>
  403350:	mov	w0, #0x1                   	// #1
  403354:	bl	401f70 <exit@plt>
  403358:	str	w0, [x1]
  40335c:	ldp	x20, x19, [sp, #48]
  403360:	ldp	x22, x21, [sp, #32]
  403364:	ldp	x24, x23, [sp, #16]
  403368:	ldp	x29, x30, [sp], #64
  40336c:	ret
  403370:	stp	x29, x30, [sp, #-48]!
  403374:	str	x21, [sp, #16]
  403378:	adrp	x21, 409000 <tigetstr@plt+0x6ae0>
  40337c:	stp	x20, x19, [sp, #32]
  403380:	mov	x19, x0
  403384:	mov	x20, xzr
  403388:	add	x21, x21, #0x868
  40338c:	mov	x29, sp
  403390:	ldr	x1, [x21, x20]
  403394:	mov	x0, x19
  403398:	bl	4021f0 <strcasecmp@plt>
  40339c:	cbz	w0, 4033c0 <tigetstr@plt+0xea0>
  4033a0:	add	x20, x20, #0x10
  4033a4:	cmp	x20, #0x40
  4033a8:	b.ne	403390 <tigetstr@plt+0xe70>  // b.any
  4033ac:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4033b0:	add	x1, x1, #0xb4c
  4033b4:	mov	w0, #0x1                   	// #1
  4033b8:	mov	x2, x19
  4033bc:	bl	402430 <errx@plt>
  4033c0:	add	x8, x21, x20
  4033c4:	ldr	w0, [x8, #8]
  4033c8:	ldp	x20, x19, [sp, #32]
  4033cc:	ldr	x21, [sp, #16]
  4033d0:	ldp	x29, x30, [sp], #48
  4033d4:	ret
  4033d8:	stp	x29, x30, [sp, #-32]!
  4033dc:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4033e0:	stp	x20, x19, [sp, #16]
  4033e4:	ldr	x19, [x8, #1128]
  4033e8:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4033ec:	add	x1, x1, #0xb69
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	mov	x0, xzr
  4033f8:	mov	x29, sp
  4033fc:	bl	402400 <dcgettext@plt>
  403400:	mov	x1, x19
  403404:	bl	401f50 <fputs@plt>
  403408:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  40340c:	add	x1, x1, #0xb72
  403410:	mov	w2, #0x5                   	// #5
  403414:	mov	x0, xzr
  403418:	bl	402400 <dcgettext@plt>
  40341c:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  403420:	ldr	x2, [x20, #1136]
  403424:	mov	x1, x0
  403428:	mov	x0, x19
  40342c:	bl	4024c0 <fprintf@plt>
  403430:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403434:	add	x1, x1, #0xb96
  403438:	mov	w2, #0x5                   	// #5
  40343c:	mov	x0, xzr
  403440:	bl	402400 <dcgettext@plt>
  403444:	ldr	x2, [x20, #1136]
  403448:	mov	x1, x0
  40344c:	mov	x0, x19
  403450:	bl	4024c0 <fprintf@plt>
  403454:	mov	w0, #0xa                   	// #10
  403458:	mov	x1, x19
  40345c:	bl	402070 <fputc@plt>
  403460:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403464:	add	x1, x1, #0xbbb
  403468:	mov	w2, #0x5                   	// #5
  40346c:	mov	x0, xzr
  403470:	bl	402400 <dcgettext@plt>
  403474:	mov	x1, x19
  403478:	bl	401f50 <fputs@plt>
  40347c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403480:	add	x1, x1, #0xbe4
  403484:	mov	w2, #0x5                   	// #5
  403488:	mov	x0, xzr
  40348c:	bl	402400 <dcgettext@plt>
  403490:	mov	x1, x19
  403494:	bl	401f50 <fputs@plt>
  403498:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  40349c:	add	x1, x1, #0xc17
  4034a0:	mov	w2, #0x5                   	// #5
  4034a4:	mov	x0, xzr
  4034a8:	bl	402400 <dcgettext@plt>
  4034ac:	mov	x1, x19
  4034b0:	bl	401f50 <fputs@plt>
  4034b4:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4034b8:	add	x1, x1, #0xc22
  4034bc:	mov	w2, #0x5                   	// #5
  4034c0:	mov	x0, xzr
  4034c4:	bl	402400 <dcgettext@plt>
  4034c8:	mov	x1, x19
  4034cc:	bl	401f50 <fputs@plt>
  4034d0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4034d4:	add	x1, x1, #0xc5d
  4034d8:	mov	w2, #0x5                   	// #5
  4034dc:	mov	x0, xzr
  4034e0:	bl	402400 <dcgettext@plt>
  4034e4:	mov	x1, x19
  4034e8:	bl	401f50 <fputs@plt>
  4034ec:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4034f0:	add	x1, x1, #0xc99
  4034f4:	mov	w2, #0x5                   	// #5
  4034f8:	mov	x0, xzr
  4034fc:	bl	402400 <dcgettext@plt>
  403500:	mov	x1, x19
  403504:	bl	401f50 <fputs@plt>
  403508:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  40350c:	add	x1, x1, #0xcdc
  403510:	mov	w2, #0x5                   	// #5
  403514:	mov	x0, xzr
  403518:	bl	402400 <dcgettext@plt>
  40351c:	mov	x1, x19
  403520:	bl	401f50 <fputs@plt>
  403524:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403528:	add	x1, x1, #0xd22
  40352c:	mov	w2, #0x5                   	// #5
  403530:	mov	x0, xzr
  403534:	bl	402400 <dcgettext@plt>
  403538:	mov	x1, x19
  40353c:	bl	401f50 <fputs@plt>
  403540:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403544:	add	x1, x1, #0xd56
  403548:	mov	w2, #0x5                   	// #5
  40354c:	mov	x0, xzr
  403550:	bl	402400 <dcgettext@plt>
  403554:	mov	x1, x19
  403558:	bl	401f50 <fputs@plt>
  40355c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403560:	add	x1, x1, #0xd8a
  403564:	mov	w2, #0x5                   	// #5
  403568:	mov	x0, xzr
  40356c:	bl	402400 <dcgettext@plt>
  403570:	mov	x1, x19
  403574:	bl	401f50 <fputs@plt>
  403578:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  40357c:	add	x1, x1, #0xdc4
  403580:	mov	w2, #0x5                   	// #5
  403584:	mov	x0, xzr
  403588:	bl	402400 <dcgettext@plt>
  40358c:	mov	x1, x19
  403590:	bl	401f50 <fputs@plt>
  403594:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403598:	add	x1, x1, #0xe0e
  40359c:	mov	w2, #0x5                   	// #5
  4035a0:	mov	x0, xzr
  4035a4:	bl	402400 <dcgettext@plt>
  4035a8:	mov	x1, x19
  4035ac:	bl	401f50 <fputs@plt>
  4035b0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4035b4:	add	x1, x1, #0xe3d
  4035b8:	mov	w2, #0x5                   	// #5
  4035bc:	mov	x0, xzr
  4035c0:	bl	402400 <dcgettext@plt>
  4035c4:	mov	x1, x19
  4035c8:	bl	401f50 <fputs@plt>
  4035cc:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4035d0:	add	x1, x1, #0xe69
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	mov	x0, xzr
  4035dc:	bl	402400 <dcgettext@plt>
  4035e0:	mov	x1, x19
  4035e4:	bl	401f50 <fputs@plt>
  4035e8:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4035ec:	add	x1, x1, #0xe9d
  4035f0:	mov	w2, #0x5                   	// #5
  4035f4:	mov	x0, xzr
  4035f8:	bl	402400 <dcgettext@plt>
  4035fc:	mov	x1, x19
  403600:	bl	401f50 <fputs@plt>
  403604:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403608:	add	x1, x1, #0xed6
  40360c:	mov	w2, #0x5                   	// #5
  403610:	mov	x0, xzr
  403614:	bl	402400 <dcgettext@plt>
  403618:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  40361c:	adrp	x3, 409000 <tigetstr@plt+0x6ae0>
  403620:	adrp	x4, 409000 <tigetstr@plt+0x6ae0>
  403624:	mov	x1, x0
  403628:	add	x2, x2, #0xf0f
  40362c:	add	x3, x3, #0xf14
  403630:	add	x4, x4, #0xf1b
  403634:	mov	x0, x19
  403638:	bl	4024c0 <fprintf@plt>
  40363c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403640:	add	x1, x1, #0xf3e
  403644:	mov	w2, #0x5                   	// #5
  403648:	mov	x0, xzr
  40364c:	bl	402400 <dcgettext@plt>
  403650:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403654:	mov	x2, x0
  403658:	add	x1, x1, #0xf21
  40365c:	mov	x0, x19
  403660:	bl	4024c0 <fprintf@plt>
  403664:	mov	w0, #0xa                   	// #10
  403668:	mov	x1, x19
  40366c:	bl	402070 <fputc@plt>
  403670:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403674:	add	x1, x1, #0xf79
  403678:	mov	w2, #0x5                   	// #5
  40367c:	mov	x0, xzr
  403680:	bl	402400 <dcgettext@plt>
  403684:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403688:	mov	x19, x0
  40368c:	add	x1, x1, #0xf9a
  403690:	mov	w2, #0x5                   	// #5
  403694:	mov	x0, xzr
  403698:	bl	402400 <dcgettext@plt>
  40369c:	mov	x4, x0
  4036a0:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  4036a4:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4036a8:	adrp	x3, 409000 <tigetstr@plt+0x6ae0>
  4036ac:	add	x0, x0, #0xf5c
  4036b0:	add	x1, x1, #0xf6d
  4036b4:	add	x3, x3, #0xf8b
  4036b8:	mov	x2, x19
  4036bc:	bl	402470 <printf@plt>
  4036c0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4036c4:	add	x1, x1, #0xfaa
  4036c8:	mov	w2, #0x5                   	// #5
  4036cc:	mov	x0, xzr
  4036d0:	bl	402400 <dcgettext@plt>
  4036d4:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4036d8:	add	x1, x1, #0xfc5
  4036dc:	bl	402470 <printf@plt>
  4036e0:	mov	w0, wzr
  4036e4:	bl	401f70 <exit@plt>
  4036e8:	stp	x29, x30, [sp, #-48]!
  4036ec:	str	x21, [sp, #16]
  4036f0:	stp	x20, x19, [sp, #32]
  4036f4:	mov	x29, sp
  4036f8:	mov	x20, x0
  4036fc:	bl	403ec0 <tigetstr@plt+0x19a0>
  403700:	adrp	x21, 41b000 <tigetstr@plt+0x18ae0>
  403704:	mov	x19, xzr
  403708:	add	x21, x21, #0x328
  40370c:	cmp	x19, #0xc
  403710:	b.eq	40372c <tigetstr@plt+0x120c>  // b.none
  403714:	ldr	x0, [x21, x19, lsl #3]
  403718:	mov	x1, x20
  40371c:	bl	4021f0 <strcasecmp@plt>
  403720:	add	x19, x19, #0x1
  403724:	cbnz	w0, 40370c <tigetstr@plt+0x11ec>
  403728:	b	40375c <tigetstr@plt+0x123c>
  40372c:	bl	403f18 <tigetstr@plt+0x19f8>
  403730:	mov	x19, xzr
  403734:	cmp	x19, #0xc
  403738:	b.eq	403758 <tigetstr@plt+0x1238>  // b.none
  40373c:	add	x8, x21, x19, lsl #3
  403740:	ldr	x0, [x8, #96]
  403744:	mov	x1, x20
  403748:	bl	4021f0 <strcasecmp@plt>
  40374c:	add	x19, x19, #0x1
  403750:	cbnz	w0, 403734 <tigetstr@plt+0x1214>
  403754:	b	40375c <tigetstr@plt+0x123c>
  403758:	mov	w19, #0xffffffea            	// #-22
  40375c:	mov	w0, w19
  403760:	ldp	x20, x19, [sp, #32]
  403764:	ldr	x21, [sp, #16]
  403768:	ldp	x29, x30, [sp], #48
  40376c:	ret
  403770:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403774:	ldr	w8, [x8, #1000]
  403778:	cmp	w8, w0
  40377c:	and	w8, w0, #0x3
  403780:	b.ge	4037b4 <tigetstr@plt+0x1294>  // b.tcont
  403784:	cbnz	w8, 4037c0 <tigetstr@plt+0x12a0>
  403788:	mov	w8, #0x851f                	// #34079
  40378c:	movk	w8, #0x51eb, lsl #16
  403790:	smull	x8, w0, w8
  403794:	lsr	x9, x8, #63
  403798:	asr	x8, x8, #37
  40379c:	add	w8, w8, w9
  4037a0:	mov	w9, #0x64                  	// #100
  4037a4:	msub	w8, w8, w9, w0
  4037a8:	cbz	w8, 4037c0 <tigetstr@plt+0x12a0>
  4037ac:	mov	w0, #0x1                   	// #1
  4037b0:	ret
  4037b4:	cmp	w8, #0x0
  4037b8:	cset	w0, eq  // eq = none
  4037bc:	ret
  4037c0:	mov	w8, #0x5c29                	// #23593
  4037c4:	mov	w9, #0xb850                	// #47184
  4037c8:	movk	w8, #0xc28f, lsl #16
  4037cc:	movk	w9, #0x51e, lsl #16
  4037d0:	madd	w8, w0, w8, w9
  4037d4:	mov	w9, #0xd70b                	// #55051
  4037d8:	ror	w8, w8, #4
  4037dc:	movk	w9, #0xa3, lsl #16
  4037e0:	cmp	w8, w9
  4037e4:	cset	w0, cc  // cc = lo, ul, last
  4037e8:	ret
  4037ec:	stp	x29, x30, [sp, #-32]!
  4037f0:	stp	x20, x19, [sp, #16]
  4037f4:	cmp	w1, #0x2
  4037f8:	mov	w19, w0
  4037fc:	mov	x29, sp
  403800:	b.lt	40383c <tigetstr@plt+0x131c>  // b.tstop
  403804:	mov	w0, w2
  403808:	mov	w20, w1
  40380c:	bl	403770 <tigetstr@plt+0x1250>
  403810:	adrp	x8, 409000 <tigetstr@plt+0x6ae0>
  403814:	add	x8, x8, #0x7a0
  403818:	mov	w10, #0x34                  	// #52
  40381c:	mov	w9, w20
  403820:	smaddl	x8, w0, w10, x8
  403824:	add	x8, x8, #0x4
  403828:	sub	x9, x9, #0x1
  40382c:	ldr	w10, [x8], #4
  403830:	subs	x9, x9, #0x1
  403834:	add	w19, w10, w19
  403838:	b.ne	40382c <tigetstr@plt+0x130c>  // b.any
  40383c:	mov	w0, w19
  403840:	ldp	x20, x19, [sp, #16]
  403844:	ldp	x29, x30, [sp], #32
  403848:	ret
  40384c:	stp	x29, x30, [sp, #-32]!
  403850:	stp	x20, x19, [sp, #16]
  403854:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  403858:	add	x20, x20, #0x3e8
  40385c:	ldr	w19, [x20, #60]
  403860:	mov	w0, #0x1                   	// #1
  403864:	mov	w1, #0x1                   	// #1
  403868:	mov	x29, sp
  40386c:	mov	w2, w19
  403870:	bl	4030e4 <tigetstr@plt+0xbc4>
  403874:	ldr	w8, [x20, #64]
  403878:	ldr	w9, [x20]
  40387c:	lsl	w10, w8, #3
  403880:	sub	w8, w10, w8
  403884:	sub	w8, w8, w0
  403888:	ldrb	w10, [x20, #25]
  40388c:	cmp	w8, #0x101
  403890:	ccmp	w19, w9, #0x0, gt
  403894:	add	w11, w8, #0xb
  403898:	mov	w9, #0x2                   	// #2
  40389c:	csel	w8, w11, w8, eq  // eq = none
  4038a0:	mov	w11, #0xfffffffb            	// #-5
  4038a4:	cmp	w0, #0x5
  4038a8:	csel	w9, w11, w9, lt  // lt = tstop
  4038ac:	tst	w10, #0x1
  4038b0:	mov	w10, #0xfffffffa            	// #-6
  4038b4:	csel	w9, w10, w9, eq  // eq = none
  4038b8:	ldp	x20, x19, [sp, #16]
  4038bc:	add	w8, w8, w9
  4038c0:	cmp	w8, #0x1
  4038c4:	csinc	w0, w8, wzr, gt
  4038c8:	ldp	x29, x30, [sp], #32
  4038cc:	ret
  4038d0:	stp	x29, x30, [sp, #-64]!
  4038d4:	stp	x22, x21, [sp, #32]
  4038d8:	stp	x20, x19, [sp, #48]
  4038dc:	mov	w21, w1
  4038e0:	mov	w20, w0
  4038e4:	mov	w0, #0x1                   	// #1
  4038e8:	mov	w1, #0x1                   	// #1
  4038ec:	stp	x24, x23, [sp, #16]
  4038f0:	mov	x29, sp
  4038f4:	mov	w19, w2
  4038f8:	bl	4030e4 <tigetstr@plt+0xbc4>
  4038fc:	adrp	x22, 41b000 <tigetstr@plt+0x18ae0>
  403900:	add	x22, x22, #0x3e8
  403904:	ldr	w23, [x22, #24]
  403908:	cmp	w0, #0x5
  40390c:	mov	w8, #0xfffffffe            	// #-2
  403910:	mov	w9, #0x5                   	// #5
  403914:	mov	w10, #0x6                   	// #6
  403918:	csel	w8, w9, w8, lt  // lt = tstop
  40391c:	tst	w23, #0x100
  403920:	csel	w8, w10, w8, eq  // eq = none
  403924:	cmp	w20, #0x1f
  403928:	csinc	w21, w21, wzr, le
  40392c:	add	w24, w8, w0
  403930:	mov	w0, w20
  403934:	mov	w1, w21
  403938:	mov	w2, w19
  40393c:	bl	4037ec <tigetstr@plt+0x12cc>
  403940:	ldr	w8, [x22]
  403944:	sub	w9, w24, #0xb
  403948:	cmp	w8, w19
  40394c:	mov	w8, #0x101                 	// #257
  403950:	ccmp	w0, w8, #0x4, eq  // eq = none
  403954:	csel	w8, w9, w24, gt
  403958:	add	w22, w8, w0
  40395c:	cmp	w22, #0x6
  403960:	b.gt	403978 <tigetstr@plt+0x1458>
  403964:	sub	w2, w19, #0x1
  403968:	mov	w0, #0x1f                  	// #31
  40396c:	mov	w1, #0xc                   	// #12
  403970:	bl	4038d0 <tigetstr@plt+0x13b0>
  403974:	b	4039f0 <tigetstr@plt+0x14d0>
  403978:	cmp	w23, #0x100
  40397c:	b.ne	4039d4 <tigetstr@plt+0x14b4>  // b.any
  403980:	cmp	w0, #0x16b
  403984:	b.lt	4039d4 <tigetstr@plt+0x14b4>  // b.tstop
  403988:	mov	w0, w20
  40398c:	mov	w1, w21
  403990:	mov	w2, w19
  403994:	bl	4030e4 <tigetstr@plt+0xbc4>
  403998:	sub	w8, w0, #0x1
  40399c:	cmp	w8, #0x2
  4039a0:	b.hi	4039d4 <tigetstr@plt+0x14b4>  // b.pmore
  4039a4:	mov	w0, #0x1f                  	// #31
  4039a8:	mov	w1, #0xc                   	// #12
  4039ac:	mov	w2, w19
  4039b0:	bl	4030e4 <tigetstr@plt+0xbc4>
  4039b4:	sub	w8, w0, #0x1
  4039b8:	cmp	w8, #0x2
  4039bc:	b.hi	4039d4 <tigetstr@plt+0x14b4>  // b.pmore
  4039c0:	add	w2, w19, #0x1
  4039c4:	mov	w0, #0x1                   	// #1
  4039c8:	mov	w1, #0x1                   	// #1
  4039cc:	bl	4038d0 <tigetstr@plt+0x13b0>
  4039d0:	b	4039f0 <tigetstr@plt+0x14d0>
  4039d4:	mov	w8, #0x2493                	// #9363
  4039d8:	movk	w8, #0x9249, lsl #16
  4039dc:	smull	x8, w22, w8
  4039e0:	lsr	x8, x8, #32
  4039e4:	add	w8, w8, w22
  4039e8:	asr	w9, w8, #2
  4039ec:	add	w0, w9, w8, lsr #31
  4039f0:	ldp	x20, x19, [sp, #48]
  4039f4:	ldp	x22, x21, [sp, #32]
  4039f8:	ldp	x24, x23, [sp, #16]
  4039fc:	ldp	x29, x30, [sp], #64
  403a00:	ret
  403a04:	sub	sp, sp, #0x1a0
  403a08:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403a0c:	ldr	w3, [x8, #1060]
  403a10:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  403a14:	add	x2, x2, #0xb0c
  403a18:	add	x0, sp, #0xc
  403a1c:	mov	w1, #0x12c                 	// #300
  403a20:	stp	x29, x30, [sp, #320]
  403a24:	stp	x28, x27, [sp, #336]
  403a28:	stp	x26, x25, [sp, #352]
  403a2c:	stp	x24, x23, [sp, #368]
  403a30:	stp	x22, x21, [sp, #384]
  403a34:	stp	x20, x19, [sp, #400]
  403a38:	add	x29, sp, #0x140
  403a3c:	bl	4020b0 <snprintf@plt>
  403a40:	tbnz	w0, #31, 403a4c <tigetstr@plt+0x152c>
  403a44:	cmp	w0, #0x12b
  403a48:	b.ls	403a6c <tigetstr@plt+0x154c>  // b.plast
  403a4c:	ldp	x20, x19, [sp, #400]
  403a50:	ldp	x22, x21, [sp, #384]
  403a54:	ldp	x24, x23, [sp, #368]
  403a58:	ldp	x26, x25, [sp, #352]
  403a5c:	ldp	x28, x27, [sp, #336]
  403a60:	ldp	x29, x30, [sp, #320]
  403a64:	add	sp, sp, #0x1a0
  403a68:	ret
  403a6c:	mov	x26, #0x2493                	// #9363
  403a70:	adrp	x23, 41b000 <tigetstr@plt+0x18ae0>
  403a74:	movk	x26, #0x9249, lsl #16
  403a78:	add	x23, x23, #0x480
  403a7c:	movk	x26, #0x4924, lsl #32
  403a80:	mov	x22, xzr
  403a84:	sxtw	x21, w0
  403a88:	adrp	x24, 41b000 <tigetstr@plt+0x18ae0>
  403a8c:	adrp	x25, 41b000 <tigetstr@plt+0x18ae0>
  403a90:	movk	x26, #0x2492, lsl #48
  403a94:	mov	w27, #0x20                  	// #32
  403a98:	mov	x19, x23
  403a9c:	ldrsw	x28, [x24, #1020]
  403aa0:	cbz	x22, 403ab8 <tigetstr@plt+0x1598>
  403aa4:	mov	x0, x19
  403aa8:	add	x20, x19, #0x1
  403aac:	bl	401f40 <strlen@plt>
  403ab0:	strh	w27, [x19, x0]
  403ab4:	mov	x19, x20
  403ab8:	ldr	x8, [x25, #1032]
  403abc:	sub	x9, x23, x19
  403ac0:	add	x20, x9, #0x85
  403ac4:	sub	x8, x8, #0x1
  403ac8:	cmp	x20, x8
  403acc:	b.ls	403b1c <tigetstr@plt+0x15fc>  // b.plast
  403ad0:	add	x8, x22, x28
  403ad4:	umulh	x9, x8, x26
  403ad8:	sub	x8, x8, x9
  403adc:	add	x8, x9, x8, lsr #1
  403ae0:	lsr	x8, x8, #2
  403ae4:	sub	w8, w8, w8, lsl #3
  403ae8:	add	w8, w28, w8
  403aec:	add	w8, w22, w8
  403af0:	orr	w0, w8, #0x20000
  403af4:	bl	402110 <nl_langinfo@plt>
  403af8:	ldr	x8, [x25, #1032]
  403afc:	mov	x1, x19
  403b00:	mov	x2, x20
  403b04:	sub	x3, x8, #0x1
  403b08:	bl	403f74 <tigetstr@plt+0x1a54>
  403b0c:	add	x19, x19, w0, sxtw
  403b10:	mov	w8, #0x1                   	// #1
  403b14:	cbnz	w8, 403b24 <tigetstr@plt+0x1604>
  403b18:	b	403b30 <tigetstr@plt+0x1610>
  403b1c:	mov	w8, wzr
  403b20:	cbz	w8, 403b30 <tigetstr@plt+0x1610>
  403b24:	cmp	x22, #0x6
  403b28:	add	x22, x22, #0x1
  403b2c:	b.cc	403a9c <tigetstr@plt+0x157c>  // b.lo, b.ul, b.last
  403b30:	bl	403ec0 <tigetstr@plt+0x19a0>
  403b34:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403b38:	ldr	x20, [x8, #1040]
  403b3c:	adrp	x22, 41b000 <tigetstr@plt+0x18ae0>
  403b40:	mov	x19, xzr
  403b44:	add	x21, x21, #0x1
  403b48:	add	x22, x22, #0x328
  403b4c:	adrp	x23, 41b000 <tigetstr@plt+0x18ae0>
  403b50:	b	403b60 <tigetstr@plt+0x1640>
  403b54:	add	x19, x19, #0x8
  403b58:	cmp	x19, #0x60
  403b5c:	b.eq	403a4c <tigetstr@plt+0x152c>  // b.none
  403b60:	ldr	x0, [x22, x19]
  403b64:	bl	401f40 <strlen@plt>
  403b68:	add	x8, x21, x0
  403b6c:	cmp	x20, x8
  403b70:	b.cs	403b54 <tigetstr@plt+0x1634>  // b.hs, b.nlast
  403b74:	ldrb	w8, [x23, #1072]
  403b78:	orr	w8, w8, #0x4
  403b7c:	strb	w8, [x23, #1072]
  403b80:	b	403b54 <tigetstr@plt+0x1634>
  403b84:	sub	sp, sp, #0x150
  403b88:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403b8c:	ldrb	w8, [x8, #1072]
  403b90:	stp	x29, x30, [sp, #304]
  403b94:	stp	x28, x19, [sp, #320]
  403b98:	add	x29, sp, #0x130
  403b9c:	tbz	w8, #1, 403bfc <tigetstr@plt+0x16dc>
  403ba0:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  403ba4:	add	x9, x9, #0x410
  403ba8:	ldr	w11, [x9]
  403bac:	ldr	w3, [x9, #20]
  403bb0:	tst	w8, #0x1
  403bb4:	mov	w10, #0x2                   	// #2
  403bb8:	and	w8, w8, #0x1
  403bbc:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  403bc0:	cinc	w10, w10, eq  // eq = none
  403bc4:	add	w9, w11, #0x1
  403bc8:	neg	w8, w8
  403bcc:	add	x2, x2, #0xb0c
  403bd0:	add	x0, sp, #0x4
  403bd4:	mov	w1, #0x12c                 	// #300
  403bd8:	madd	w19, w9, w10, w8
  403bdc:	bl	4020b0 <snprintf@plt>
  403be0:	sxtw	x1, w19
  403be4:	add	x0, sp, #0x4
  403be8:	mov	w2, wzr
  403bec:	bl	404628 <tigetstr@plt+0x2108>
  403bf0:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  403bf4:	add	x0, x0, #0xb3a
  403bf8:	bl	404690 <tigetstr@plt+0x2170>
  403bfc:	bl	403c10 <tigetstr@plt+0x16f0>
  403c00:	ldp	x28, x19, [sp, #320]
  403c04:	ldp	x29, x30, [sp, #304]
  403c08:	add	sp, sp, #0x150
  403c0c:	ret
  403c10:	stp	x29, x30, [sp, #-80]!
  403c14:	stp	x28, x25, [sp, #16]
  403c18:	stp	x24, x23, [sp, #32]
  403c1c:	stp	x22, x21, [sp, #48]
  403c20:	stp	x20, x19, [sp, #64]
  403c24:	mov	x29, sp
  403c28:	sub	sp, sp, #0x270
  403c2c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403c30:	add	x8, x8, #0x3f4
  403c34:	ldr	w9, [x8, #56]
  403c38:	ldp	w11, w20, [x8, #44]
  403c3c:	ldr	w10, [x8]
  403c40:	cmp	w9, #0x0
  403c44:	csel	w21, w11, w9, eq  // eq = none
  403c48:	cbz	w10, 403cb8 <tigetstr@plt+0x1798>
  403c4c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403c50:	ldr	w8, [x8, #1008]
  403c54:	cmp	w8, #0x0
  403c58:	cinc	w8, w8, lt  // lt = tstop
  403c5c:	sub	w21, w21, w8, asr #1
  403c60:	cmp	w21, #0x0
  403c64:	b.gt	403cb8 <tigetstr@plt+0x1798>
  403c68:	mov	w9, #0x5555                	// #21845
  403c6c:	movk	w9, #0xd555, lsl #16
  403c70:	mov	w10, #0xaaab                	// #43691
  403c74:	neg	w8, w21
  403c78:	movk	w10, #0x2aaa, lsl #16
  403c7c:	smull	x9, w21, w9
  403c80:	smull	x10, w8, w10
  403c84:	lsr	x11, x9, #63
  403c88:	asr	x9, x9, #33
  403c8c:	add	w9, w9, w11
  403c90:	lsr	x11, x10, #63
  403c94:	asr	x10, x10, #33
  403c98:	add	w10, w10, w11
  403c9c:	mov	w11, #0xc                   	// #12
  403ca0:	msub	w8, w10, w11, w8
  403ca4:	cmn	w21, #0xc
  403ca8:	mvn	w9, w9
  403cac:	csneg	w8, w8, w21, lt  // lt = tstop
  403cb0:	add	w20, w20, w9
  403cb4:	sub	w21, w11, w8
  403cb8:	adrp	x22, 41b000 <tigetstr@plt+0x18ae0>
  403cbc:	add	x22, x22, #0x3f0
  403cc0:	ldr	w8, [x22, #8]
  403cc4:	ldr	w9, [x22]
  403cc8:	add	x10, sp, #0xd0
  403ccc:	mov	x11, sp
  403cd0:	cmp	w8, #0x1
  403cd4:	sub	w9, w9, #0x1
  403cd8:	csel	x10, x10, xzr, gt
  403cdc:	cmp	w8, #0x2
  403ce0:	sdiv	w23, w9, w8
  403ce4:	csel	x8, x11, xzr, gt
  403ce8:	stur	x10, [x29, #-8]
  403cec:	str	x8, [sp, #408]
  403cf0:	str	xzr, [sp, #200]
  403cf4:	tbnz	w23, #31, 403d70 <tigetstr@plt+0x1850>
  403cf8:	mov	w25, wzr
  403cfc:	mov	w24, #0x1                   	// #1
  403d00:	cmp	w25, w23
  403d04:	b.ne	403d30 <tigetstr@plt+0x1810>  // b.any
  403d08:	ldr	w8, [x22]
  403d0c:	ldr	w9, [x22, #8]
  403d10:	sdiv	w10, w8, w9
  403d14:	msub	w8, w10, w9, w8
  403d18:	cmp	w8, #0x2
  403d1c:	b.eq	403d2c <tigetstr@plt+0x180c>  // b.none
  403d20:	cmp	w8, #0x1
  403d24:	b.ne	403d30 <tigetstr@plt+0x1810>  // b.any
  403d28:	stur	xzr, [x29, #-8]
  403d2c:	str	xzr, [sp, #408]
  403d30:	sub	x19, x29, #0xd0
  403d34:	cmp	w21, #0xb
  403d38:	mov	x0, x19
  403d3c:	stp	w21, w20, [x19, #192]
  403d40:	csinc	w21, w24, w21, gt
  403d44:	cinc	w20, w20, gt
  403d48:	bl	403fa0 <tigetstr@plt+0x1a80>
  403d4c:	ldr	x19, [x19, #200]
  403d50:	cbnz	x19, 403d34 <tigetstr@plt+0x1814>
  403d54:	sub	x0, x29, #0xd0
  403d58:	bl	404160 <tigetstr@plt+0x1c40>
  403d5c:	sub	x0, x29, #0xd0
  403d60:	bl	4043a0 <tigetstr@plt+0x1e80>
  403d64:	cmp	w25, w23
  403d68:	add	w25, w25, #0x1
  403d6c:	b.ne	403d00 <tigetstr@plt+0x17e0>  // b.any
  403d70:	add	sp, sp, #0x270
  403d74:	ldp	x20, x19, [sp, #64]
  403d78:	ldp	x22, x21, [sp, #48]
  403d7c:	ldp	x24, x23, [sp, #32]
  403d80:	ldp	x28, x25, [sp, #16]
  403d84:	ldp	x29, x30, [sp], #80
  403d88:	ret
  403d8c:	stp	x29, x30, [sp, #-32]!
  403d90:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403d94:	ldr	x0, [x8, #1128]
  403d98:	str	x19, [sp, #16]
  403d9c:	mov	x29, sp
  403da0:	bl	403e08 <tigetstr@plt+0x18e8>
  403da4:	cbz	w0, 403db8 <tigetstr@plt+0x1898>
  403da8:	bl	402490 <__errno_location@plt>
  403dac:	ldr	w8, [x0]
  403db0:	cmp	w8, #0x20
  403db4:	b.ne	403dd4 <tigetstr@plt+0x18b4>  // b.any
  403db8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403dbc:	ldr	x0, [x8, #1104]
  403dc0:	bl	403e08 <tigetstr@plt+0x18e8>
  403dc4:	cbnz	w0, 403df4 <tigetstr@plt+0x18d4>
  403dc8:	ldr	x19, [sp, #16]
  403dcc:	ldp	x29, x30, [sp], #32
  403dd0:	ret
  403dd4:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  403dd8:	add	x1, x1, #0xad0
  403ddc:	mov	w2, #0x5                   	// #5
  403de0:	mov	x0, xzr
  403de4:	mov	w19, w8
  403de8:	bl	402400 <dcgettext@plt>
  403dec:	cbnz	w19, 403dfc <tigetstr@plt+0x18dc>
  403df0:	bl	4023c0 <warnx@plt>
  403df4:	mov	w0, #0x1                   	// #1
  403df8:	bl	401f20 <_exit@plt>
  403dfc:	bl	4022f0 <warn@plt>
  403e00:	mov	w0, #0x1                   	// #1
  403e04:	bl	401f20 <_exit@plt>
  403e08:	stp	x29, x30, [sp, #-32]!
  403e0c:	stp	x20, x19, [sp, #16]
  403e10:	mov	x29, sp
  403e14:	mov	x20, x0
  403e18:	bl	402490 <__errno_location@plt>
  403e1c:	mov	x19, x0
  403e20:	str	wzr, [x0]
  403e24:	mov	x0, x20
  403e28:	bl	402510 <ferror@plt>
  403e2c:	cbnz	w0, 403e3c <tigetstr@plt+0x191c>
  403e30:	mov	x0, x20
  403e34:	bl	4023b0 <fflush@plt>
  403e38:	cbz	w0, 403e54 <tigetstr@plt+0x1934>
  403e3c:	ldr	w8, [x19]
  403e40:	cmp	w8, #0x9
  403e44:	csetm	w0, ne  // ne = any
  403e48:	ldp	x20, x19, [sp, #16]
  403e4c:	ldp	x29, x30, [sp], #32
  403e50:	ret
  403e54:	mov	x0, x20
  403e58:	bl	4020d0 <fileno@plt>
  403e5c:	tbnz	w0, #31, 403e3c <tigetstr@plt+0x191c>
  403e60:	bl	401f80 <dup@plt>
  403e64:	tbnz	w0, #31, 403e3c <tigetstr@plt+0x191c>
  403e68:	bl	402240 <close@plt>
  403e6c:	cbnz	w0, 403e3c <tigetstr@plt+0x191c>
  403e70:	b	403e48 <tigetstr@plt+0x1928>
  403e74:	cmp	w0, #0x31
  403e78:	b.ne	403e88 <tigetstr@plt+0x1968>  // b.any
  403e7c:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  403e80:	add	x0, x0, #0x8a8
  403e84:	ret
  403e88:	adrp	x9, 409000 <tigetstr@plt+0x6ae0>
  403e8c:	mov	w8, w0
  403e90:	add	x9, x9, #0x540
  403e94:	ldr	x0, [x9]
  403e98:	cbz	x0, 403eac <tigetstr@plt+0x198c>
  403e9c:	ldr	w10, [x9, #24]
  403ea0:	add	x9, x9, #0x20
  403ea4:	cmp	w10, w8
  403ea8:	b.ne	403e94 <tigetstr@plt+0x1974>  // b.any
  403eac:	ret
  403eb0:	sub	w8, w0, #0x21
  403eb4:	cmp	w8, #0x5e
  403eb8:	cset	w0, cc  // cc = lo, ul, last
  403ebc:	ret
  403ec0:	stp	x29, x30, [sp, #-48]!
  403ec4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403ec8:	ldr	x8, [x8, #808]
  403ecc:	str	x21, [sp, #16]
  403ed0:	stp	x20, x19, [sp, #32]
  403ed4:	mov	x29, sp
  403ed8:	cbnz	x8, 403f08 <tigetstr@plt+0x19e8>
  403edc:	mov	w20, #0x6f                  	// #111
  403ee0:	adrp	x21, 41b000 <tigetstr@plt+0x18ae0>
  403ee4:	mov	x19, xzr
  403ee8:	movk	w20, #0x2, lsl #16
  403eec:	add	x21, x21, #0x328
  403ef0:	add	w0, w19, w20
  403ef4:	bl	402110 <nl_langinfo@plt>
  403ef8:	str	x0, [x21, x19, lsl #3]
  403efc:	add	x19, x19, #0x1
  403f00:	cmp	x19, #0xc
  403f04:	b.ne	403ef0 <tigetstr@plt+0x19d0>  // b.any
  403f08:	ldp	x20, x19, [sp, #32]
  403f0c:	ldr	x21, [sp, #16]
  403f10:	ldp	x29, x30, [sp], #48
  403f14:	ret
  403f18:	stp	x29, x30, [sp, #-48]!
  403f1c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403f20:	ldr	x8, [x8, #904]
  403f24:	str	x21, [sp, #16]
  403f28:	stp	x20, x19, [sp, #32]
  403f2c:	mov	x29, sp
  403f30:	cbnz	x8, 403f64 <tigetstr@plt+0x1a44>
  403f34:	mov	w20, #0x87                  	// #135
  403f38:	adrp	x21, 41b000 <tigetstr@plt+0x18ae0>
  403f3c:	mov	x19, xzr
  403f40:	movk	w20, #0x2, lsl #16
  403f44:	add	x21, x21, #0x328
  403f48:	add	w0, w19, w20
  403f4c:	bl	402110 <nl_langinfo@plt>
  403f50:	add	x8, x21, x19, lsl #3
  403f54:	add	x19, x19, #0x1
  403f58:	cmp	x19, #0xc
  403f5c:	str	x0, [x8, #96]
  403f60:	b.ne	403f48 <tigetstr@plt+0x1a28>  // b.any
  403f64:	ldp	x20, x19, [sp, #32]
  403f68:	ldr	x21, [sp, #16]
  403f6c:	ldp	x29, x30, [sp], #48
  403f70:	ret
  403f74:	sub	sp, sp, #0x20
  403f78:	str	x3, [sp, #8]
  403f7c:	add	x3, sp, #0x8
  403f80:	mov	w4, #0x2                   	// #2
  403f84:	mov	w5, #0x1                   	// #1
  403f88:	stp	x29, x30, [sp, #16]
  403f8c:	add	x29, sp, #0x10
  403f90:	bl	404e90 <tigetstr@plt+0x2970>
  403f94:	ldp	x29, x30, [sp, #16]
  403f98:	add	sp, sp, #0x20
  403f9c:	ret
  403fa0:	stp	x29, x30, [sp, #-64]!
  403fa4:	str	x23, [sp, #16]
  403fa8:	stp	x22, x21, [sp, #32]
  403fac:	stp	x20, x19, [sp, #48]
  403fb0:	ldp	w1, w23, [x0, #192]
  403fb4:	mov	x19, x0
  403fb8:	mov	w0, #0x1                   	// #1
  403fbc:	mov	x29, sp
  403fc0:	mov	w2, w23
  403fc4:	sxtw	x22, w1
  403fc8:	mov	w20, #0x1                   	// #1
  403fcc:	bl	4030e4 <tigetstr@plt+0xbc4>
  403fd0:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  403fd4:	ldrb	w8, [x8, #1072]
  403fd8:	mov	w21, w0
  403fdc:	tbz	w8, #0, 403ff4 <tigetstr@plt+0x1ad4>
  403fe0:	mov	w0, #0x1                   	// #1
  403fe4:	mov	w1, w22
  403fe8:	mov	w2, w23
  403fec:	bl	4037ec <tigetstr@plt+0x12cc>
  403ff0:	mov	w20, w0
  403ff4:	mov	w0, w23
  403ff8:	bl	403770 <tigetstr@plt+0x1250>
  403ffc:	adrp	x8, 409000 <tigetstr@plt+0x6ae0>
  404000:	add	x8, x8, #0x7a0
  404004:	mov	w9, #0x34                  	// #52
  404008:	smaddl	x8, w0, w9, x8
  40400c:	adrp	x10, 41b000 <tigetstr@plt+0x18ae0>
  404010:	ldr	w8, [x8, x22, lsl #2]
  404014:	ldr	w9, [x10, #1020]
  404018:	add	w8, w8, w20
  40401c:	cbz	w9, 40403c <tigetstr@plt+0x1b1c>
  404020:	sub	w10, w21, w9
  404024:	mov	w11, #0x7                   	// #7
  404028:	add	w8, w9, w8
  40402c:	sub	w9, w11, w9
  404030:	cmp	w10, #0x0
  404034:	csel	w21, w9, w10, lt  // lt = tstop
  404038:	sub	w8, w8, #0x1
  40403c:	adrp	x10, 41b000 <tigetstr@plt+0x18ae0>
  404040:	ldr	w10, [x10, #1000]
  404044:	mov	x9, xzr
  404048:	mov	w22, wzr
  40404c:	mov	w11, #0xffffffff            	// #-1
  404050:	b	404068 <tigetstr@plt+0x1b48>
  404054:	str	w11, [x19, x9]
  404058:	mov	w21, w12
  40405c:	add	x9, x9, #0x4
  404060:	cmp	x9, #0xa8
  404064:	b.eq	4040bc <tigetstr@plt+0x1b9c>  // b.none
  404068:	subs	w12, w21, #0x1
  40406c:	b.ge	404054 <tigetstr@plt+0x1b34>  // b.tcont
  404070:	cmp	w20, w8
  404074:	b.ge	4040b0 <tigetstr@plt+0x1b90>  // b.tcont
  404078:	ldr	w12, [x19, #196]
  40407c:	cmp	w12, w10
  404080:	b.ne	4040a4 <tigetstr@plt+0x1b84>  // b.any
  404084:	ldr	w12, [x19, #192]
  404088:	cmp	w12, #0x9
  40408c:	b.ne	4040a4 <tigetstr@plt+0x1b84>  // b.any
  404090:	cmp	w20, #0xf7
  404094:	b.eq	4040a0 <tigetstr@plt+0x1b80>  // b.none
  404098:	cmp	w20, #0x3
  40409c:	b.ne	4040a4 <tigetstr@plt+0x1b84>  // b.any
  4040a0:	add	w20, w20, #0xb
  4040a4:	str	w20, [x19, x9]
  4040a8:	add	w20, w20, #0x1
  4040ac:	b	40405c <tigetstr@plt+0x1b3c>
  4040b0:	add	w22, w22, #0x1
  4040b4:	str	w11, [x19, x9]
  4040b8:	b	40405c <tigetstr@plt+0x1b3c>
  4040bc:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4040c0:	ldr	w8, [x8, #1024]
  4040c4:	cbz	w8, 40414c <tigetstr@plt+0x1c2c>
  4040c8:	ldp	w1, w2, [x19, #192]
  4040cc:	mov	w0, #0x1                   	// #1
  4040d0:	bl	4038d0 <tigetstr@plt+0x13b0>
  4040d4:	mov	w8, #0x2493                	// #9363
  4040d8:	movk	w8, #0x9249, lsl #16
  4040dc:	smull	x8, w22, w8
  4040e0:	lsr	x8, x8, #32
  4040e4:	add	w8, w8, w22
  4040e8:	asr	w10, w8, #2
  4040ec:	mov	w9, #0x6                   	// #6
  4040f0:	add	w8, w10, w8, lsr #31
  4040f4:	mov	x20, xzr
  4040f8:	add	x21, x19, #0xa8
  4040fc:	sub	w22, w9, w8
  404100:	mov	x23, #0xffffffffffffff58    	// #-168
  404104:	b	404124 <tigetstr@plt+0x1c04>
  404108:	add	w9, w0, #0x1
  40410c:	mov	w8, w0
  404110:	mov	w0, w9
  404114:	str	w8, [x21, x20]
  404118:	adds	x23, x23, #0x1c
  40411c:	add	x20, x20, #0x4
  404120:	b.eq	40414c <tigetstr@plt+0x1c2c>  // b.none
  404124:	subs	w22, w22, #0x1
  404128:	b.lt	404144 <tigetstr@plt+0x1c24>  // b.tstop
  40412c:	cmp	w0, #0x35
  404130:	b.lt	404108 <tigetstr@plt+0x1be8>  // b.tstop
  404134:	ldr	w0, [x21, x23]
  404138:	ldp	w1, w2, [x19, #192]
  40413c:	bl	4038d0 <tigetstr@plt+0x13b0>
  404140:	b	404108 <tigetstr@plt+0x1be8>
  404144:	mov	w8, #0xffffffff            	// #-1
  404148:	b	404114 <tigetstr@plt+0x1bf4>
  40414c:	ldp	x20, x19, [sp, #48]
  404150:	ldp	x22, x21, [sp, #32]
  404154:	ldr	x23, [sp, #16]
  404158:	ldp	x29, x30, [sp], #64
  40415c:	ret
  404160:	sub	sp, sp, #0x190
  404164:	stp	x22, x21, [sp, #368]
  404168:	adrp	x21, 41b000 <tigetstr@plt+0x18ae0>
  40416c:	ldrb	w8, [x21, #1072]
  404170:	stp	x20, x19, [sp, #384]
  404174:	mov	x19, x0
  404178:	stp	x29, x30, [sp, #304]
  40417c:	tst	w8, #0x6
  404180:	str	x28, [sp, #320]
  404184:	stp	x26, x25, [sp, #336]
  404188:	stp	x24, x23, [sp, #352]
  40418c:	add	x29, sp, #0x130
  404190:	b.eq	40425c <tigetstr@plt+0x1d3c>  // b.none
  404194:	cbz	x19, 4041f0 <tigetstr@plt+0x1cd0>
  404198:	adrp	x22, 41b000 <tigetstr@plt+0x18ae0>
  40419c:	adrp	x20, 409000 <tigetstr@plt+0x6ae0>
  4041a0:	add	x22, x22, #0x328
  4041a4:	add	x20, x20, #0xa06
  4041a8:	mov	x23, x19
  4041ac:	ldrsw	x8, [x23, #192]
  4041b0:	add	x0, sp, #0x4
  4041b4:	mov	w1, #0x12c                 	// #300
  4041b8:	mov	x2, x20
  4041bc:	add	x8, x22, x8, lsl #3
  4041c0:	ldur	x3, [x8, #-8]
  4041c4:	bl	4020b0 <snprintf@plt>
  4041c8:	ldr	x9, [x23, #200]
  4041cc:	ldr	x8, [x22, #232]
  4041d0:	ldr	w10, [x22, #240]
  4041d4:	add	x0, sp, #0x4
  4041d8:	cmp	x9, #0x0
  4041dc:	sub	x1, x8, #0x1
  4041e0:	csel	w2, wzr, w10, eq  // eq = none
  4041e4:	bl	404628 <tigetstr@plt+0x2108>
  4041e8:	ldr	x23, [x23, #200]
  4041ec:	cbnz	x23, 4041ac <tigetstr@plt+0x1c8c>
  4041f0:	ldrb	w8, [x21, #1072]
  4041f4:	tbnz	w8, #1, 4042bc <tigetstr@plt+0x1d9c>
  4041f8:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  4041fc:	add	x0, x0, #0xb3b
  404200:	bl	404690 <tigetstr@plt+0x2170>
  404204:	cbz	x19, 4042bc <tigetstr@plt+0x1d9c>
  404208:	adrp	x20, 409000 <tigetstr@plt+0x6ae0>
  40420c:	adrp	x21, 41b000 <tigetstr@plt+0x18ae0>
  404210:	add	x20, x20, #0xb0c
  404214:	add	x21, x21, #0x410
  404218:	mov	x22, x19
  40421c:	ldr	w3, [x22, #196]
  404220:	add	x0, sp, #0x4
  404224:	mov	w1, #0x12c                 	// #300
  404228:	mov	x2, x20
  40422c:	bl	4020b0 <snprintf@plt>
  404230:	ldr	x9, [x22, #200]
  404234:	ldr	x8, [x21]
  404238:	ldr	w10, [x21, #8]
  40423c:	add	x0, sp, #0x4
  404240:	cmp	x9, #0x0
  404244:	sub	x1, x8, #0x1
  404248:	csel	w2, wzr, w10, eq  // eq = none
  40424c:	bl	404628 <tigetstr@plt+0x2108>
  404250:	ldr	x22, [x22, #200]
  404254:	cbnz	x22, 40421c <tigetstr@plt+0x1cfc>
  404258:	b	4042bc <tigetstr@plt+0x1d9c>
  40425c:	cbz	x19, 4042bc <tigetstr@plt+0x1d9c>
  404260:	adrp	x21, 41b000 <tigetstr@plt+0x18ae0>
  404264:	adrp	x20, 409000 <tigetstr@plt+0x6ae0>
  404268:	add	x21, x21, #0x328
  40426c:	add	x20, x20, #0xb09
  404270:	mov	x22, x19
  404274:	ldp	w8, w4, [x22, #192]
  404278:	add	x0, sp, #0x4
  40427c:	sxtw	x8, w8
  404280:	add	x8, x21, x8, lsl #3
  404284:	ldur	x3, [x8, #-8]
  404288:	mov	w1, #0x12c                 	// #300
  40428c:	mov	x2, x20
  404290:	bl	4020b0 <snprintf@plt>
  404294:	ldr	x9, [x22, #200]
  404298:	ldr	x8, [x21, #232]
  40429c:	ldr	w10, [x21, #240]
  4042a0:	add	x0, sp, #0x4
  4042a4:	cmp	x9, #0x0
  4042a8:	sub	x1, x8, #0x1
  4042ac:	csel	w2, wzr, w10, eq  // eq = none
  4042b0:	bl	404628 <tigetstr@plt+0x2108>
  4042b4:	ldr	x22, [x22, #200]
  4042b8:	cbnz	x22, 404274 <tigetstr@plt+0x1d54>
  4042bc:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  4042c0:	add	x0, x0, #0xb3b
  4042c4:	bl	404690 <tigetstr@plt+0x2170>
  4042c8:	cbz	x19, 404374 <tigetstr@plt+0x1e54>
  4042cc:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  4042d0:	adrp	x21, 409000 <tigetstr@plt+0x6ae0>
  4042d4:	adrp	x22, 409000 <tigetstr@plt+0x6ae0>
  4042d8:	adrp	x26, 41b000 <tigetstr@plt+0x18ae0>
  4042dc:	adrp	x23, 409000 <tigetstr@plt+0x6ae0>
  4042e0:	adrp	x24, 41b000 <tigetstr@plt+0x18ae0>
  4042e4:	add	x20, x20, #0x480
  4042e8:	adrp	x25, 41b000 <tigetstr@plt+0x18ae0>
  4042ec:	add	x21, x21, #0xb17
  4042f0:	add	x22, x22, #0xb3c
  4042f4:	add	x26, x26, #0x408
  4042f8:	add	x23, x23, #0xb11
  4042fc:	b	404308 <tigetstr@plt+0x1de8>
  404300:	ldr	x19, [x19, #200]
  404304:	cbz	x19, 404374 <tigetstr@plt+0x1e54>
  404308:	ldr	w8, [x24, #1024]
  40430c:	cbz	w8, 404340 <tigetstr@plt+0x1e20>
  404310:	ldrb	w8, [x26, #40]
  404314:	ldr	w9, [x26]
  404318:	add	x0, sp, #0x4
  40431c:	mov	w1, #0x12c                 	// #300
  404320:	and	w8, w8, #0x1
  404324:	sub	w3, w9, w8
  404328:	mov	x2, x23
  40432c:	mov	x4, x22
  404330:	mov	x5, x20
  404334:	bl	4020b0 <snprintf@plt>
  404338:	add	x0, sp, #0x4
  40433c:	b	404344 <tigetstr@plt+0x1e24>
  404340:	mov	x0, x20
  404344:	bl	404690 <tigetstr@plt+0x2170>
  404348:	ldr	x8, [x19, #200]
  40434c:	cbz	x8, 404300 <tigetstr@plt+0x1de0>
  404350:	ldr	w3, [x25, #1048]
  404354:	add	x0, sp, #0x4
  404358:	mov	w1, #0x12c                 	// #300
  40435c:	mov	x2, x21
  404360:	mov	x4, x22
  404364:	bl	4020b0 <snprintf@plt>
  404368:	add	x0, sp, #0x4
  40436c:	bl	404690 <tigetstr@plt+0x2170>
  404370:	b	404300 <tigetstr@plt+0x1de0>
  404374:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  404378:	add	x0, x0, #0xb3b
  40437c:	bl	404690 <tigetstr@plt+0x2170>
  404380:	ldp	x20, x19, [sp, #384]
  404384:	ldp	x22, x21, [sp, #368]
  404388:	ldp	x24, x23, [sp, #352]
  40438c:	ldp	x26, x25, [sp, #336]
  404390:	ldr	x28, [sp, #320]
  404394:	ldp	x29, x30, [sp, #304]
  404398:	add	sp, sp, #0x190
  40439c:	ret
  4043a0:	sub	sp, sp, #0x1c0
  4043a4:	stp	x24, x23, [sp, #400]
  4043a8:	stp	x22, x21, [sp, #416]
  4043ac:	adrp	x22, 409000 <tigetstr@plt+0x6ae0>
  4043b0:	adrp	x23, 409000 <tigetstr@plt+0x6ae0>
  4043b4:	adrp	x24, 409000 <tigetstr@plt+0x6ae0>
  4043b8:	stp	x28, x27, [sp, #368]
  4043bc:	stp	x20, x19, [sp, #432]
  4043c0:	adrp	x27, 41b000 <tigetstr@plt+0x18ae0>
  4043c4:	adrp	x19, 41b000 <tigetstr@plt+0x18ae0>
  4043c8:	add	x22, x22, #0xb3c
  4043cc:	add	x23, x23, #0xb36
  4043d0:	add	x24, x24, #0xb17
  4043d4:	stp	x29, x30, [sp, #352]
  4043d8:	stp	x26, x25, [sp, #384]
  4043dc:	add	x29, sp, #0x160
  4043e0:	stp	x0, xzr, [sp, #16]
  4043e4:	str	xzr, [sp, #32]
  4043e8:	b	404418 <tigetstr@plt+0x1ef8>
  4043ec:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  4043f0:	add	x0, x0, #0xb3b
  4043f4:	bl	404690 <tigetstr@plt+0x2170>
  4043f8:	ldr	x8, [sp, #24]
  4043fc:	add	x8, x8, #0x1
  404400:	str	x8, [sp, #24]
  404404:	cmp	x8, #0x6
  404408:	ldr	x8, [sp, #32]
  40440c:	add	x8, x8, #0x7
  404410:	str	x8, [sp, #32]
  404414:	b.eq	404608 <tigetstr@plt+0x20e8>  // b.none
  404418:	ldr	x8, [sp, #16]
  40441c:	cbz	x8, 4043ec <tigetstr@plt+0x1ecc>
  404420:	ldr	x25, [sp, #16]
  404424:	b	404430 <tigetstr@plt+0x1f10>
  404428:	ldr	x25, [x25, #200]
  40442c:	cbz	x25, 4043ec <tigetstr@plt+0x1ecc>
  404430:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  404434:	ldr	w1, [x25, #192]
  404438:	ldr	w8, [x8, #1056]
  40443c:	cmp	w1, w8
  404440:	b.ne	404480 <tigetstr@plt+0x1f60>  // b.any
  404444:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  404448:	ldr	w2, [x25, #196]
  40444c:	ldr	w8, [x8, #1060]
  404450:	cmp	w2, w8
  404454:	b.ne	404480 <tigetstr@plt+0x1f60>  // b.any
  404458:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  40445c:	add	x9, x9, #0x41c
  404460:	ldrb	w8, [x9, #20]
  404464:	ldr	w26, [x9]
  404468:	tbnz	w8, #0, 404484 <tigetstr@plt+0x1f64>
  40446c:	mov	w0, #0x1                   	// #1
  404470:	bl	4037ec <tigetstr@plt+0x12cc>
  404474:	sub	w8, w26, w0
  404478:	add	w26, w8, #0x1
  40447c:	b	404484 <tigetstr@plt+0x1f64>
  404480:	mov	w26, wzr
  404484:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  404488:	ldr	w8, [x8, #1024]
  40448c:	cbz	w8, 4044d0 <tigetstr@plt+0x1fb0>
  404490:	ldr	x9, [sp, #24]
  404494:	add	x9, x25, x9, lsl #2
  404498:	ldr	w4, [x9, #168]
  40449c:	cmp	w4, #0x1
  4044a0:	b.lt	4044dc <tigetstr@plt+0x1fbc>  // b.tstop
  4044a4:	cmp	w4, w8, uxtb
  4044a8:	b.ne	4044f8 <tigetstr@plt+0x1fd8>  // b.any
  4044ac:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4044b0:	ldr	x3, [x8, #1080]
  4044b4:	ldr	x5, [x19, #1088]
  4044b8:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  4044bc:	add	x0, sp, #0x2c
  4044c0:	mov	w1, #0x12c                 	// #300
  4044c4:	add	x2, x2, #0xb1b
  4044c8:	bl	4020b0 <snprintf@plt>
  4044cc:	b	404510 <tigetstr@plt+0x1ff0>
  4044d0:	ldr	w8, [x27, #1032]
  4044d4:	sub	w28, w8, #0x1
  4044d8:	b	40451c <tigetstr@plt+0x1ffc>
  4044dc:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  4044e0:	add	x0, sp, #0x2c
  4044e4:	mov	w1, #0x12c                 	// #300
  4044e8:	add	x2, x2, #0xb27
  4044ec:	mov	x3, x22
  4044f0:	bl	4020b0 <snprintf@plt>
  4044f4:	b	404510 <tigetstr@plt+0x1ff0>
  4044f8:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  4044fc:	add	x0, sp, #0x2c
  404500:	mov	w1, #0x12c                 	// #300
  404504:	add	x2, x2, #0xb23
  404508:	mov	w3, w4
  40450c:	bl	4020b0 <snprintf@plt>
  404510:	add	x0, sp, #0x2c
  404514:	bl	404690 <tigetstr@plt+0x2170>
  404518:	ldr	w28, [x27, #1032]
  40451c:	ldr	x8, [sp, #32]
  404520:	mov	x21, xzr
  404524:	add	x20, x25, x8, lsl #2
  404528:	b	404564 <tigetstr@plt+0x2044>
  40452c:	add	x0, sp, #0x2c
  404530:	mov	w1, #0x12c                 	// #300
  404534:	mov	x2, x24
  404538:	mov	w3, w28
  40453c:	mov	x4, x22
  404540:	bl	4020b0 <snprintf@plt>
  404544:	add	x0, sp, #0x2c
  404548:	bl	404690 <tigetstr@plt+0x2170>
  40454c:	ldr	w8, [x27, #1032]
  404550:	add	x21, x21, #0x4
  404554:	cmp	w28, w8
  404558:	cinc	w28, w28, lt  // lt = tstop
  40455c:	cmp	x21, #0x1c
  404560:	b.eq	4045d8 <tigetstr@plt+0x20b8>  // b.none
  404564:	ldr	w7, [x20, x21]
  404568:	cmp	w7, #0x1
  40456c:	b.lt	40452c <tigetstr@plt+0x200c>  // b.tstop
  404570:	cmp	w26, w7
  404574:	b.ne	4045bc <tigetstr@plt+0x209c>  // b.any
  404578:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40457c:	ldrb	w8, [x8, #1072]
  404580:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  404584:	ldr	x5, [x9, #1080]
  404588:	ldr	x9, [x19, #1088]
  40458c:	tst	w8, #0x1
  404590:	mov	w8, #0x2                   	// #2
  404594:	cinc	w6, w8, ne  // ne = any
  404598:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  40459c:	sub	w3, w28, w6
  4045a0:	add	x0, sp, #0x2c
  4045a4:	mov	w1, #0x12c                 	// #300
  4045a8:	add	x2, x2, #0xb2b
  4045ac:	mov	x4, x22
  4045b0:	str	x9, [sp]
  4045b4:	bl	4020b0 <snprintf@plt>
  4045b8:	b	404544 <tigetstr@plt+0x2024>
  4045bc:	add	x0, sp, #0x2c
  4045c0:	mov	w1, #0x12c                 	// #300
  4045c4:	mov	x2, x23
  4045c8:	mov	w3, w28
  4045cc:	mov	w4, w7
  4045d0:	bl	4020b0 <snprintf@plt>
  4045d4:	b	404544 <tigetstr@plt+0x2024>
  4045d8:	ldr	x8, [x25, #200]
  4045dc:	cbz	x8, 404428 <tigetstr@plt+0x1f08>
  4045e0:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4045e4:	ldr	w3, [x8, #1048]
  4045e8:	add	x0, sp, #0x2c
  4045ec:	mov	w1, #0x12c                 	// #300
  4045f0:	mov	x2, x24
  4045f4:	mov	x4, x22
  4045f8:	bl	4020b0 <snprintf@plt>
  4045fc:	add	x0, sp, #0x2c
  404600:	bl	404690 <tigetstr@plt+0x2170>
  404604:	b	404428 <tigetstr@plt+0x1f08>
  404608:	ldp	x20, x19, [sp, #432]
  40460c:	ldp	x22, x21, [sp, #416]
  404610:	ldp	x24, x23, [sp, #400]
  404614:	ldp	x26, x25, [sp, #384]
  404618:	ldp	x28, x27, [sp, #368]
  40461c:	ldp	x29, x30, [sp, #352]
  404620:	add	sp, sp, #0x1c0
  404624:	ret
  404628:	sub	sp, sp, #0x150
  40462c:	stp	x28, x19, [sp, #320]
  404630:	mov	w19, w2
  404634:	mov	x3, x1
  404638:	add	x1, sp, #0x4
  40463c:	mov	w2, #0x12c                 	// #300
  404640:	stp	x29, x30, [sp, #304]
  404644:	add	x29, sp, #0x130
  404648:	bl	403f74 <tigetstr@plt+0x1a54>
  40464c:	add	x0, sp, #0x4
  404650:	bl	404690 <tigetstr@plt+0x2170>
  404654:	cbz	w19, 404680 <tigetstr@plt+0x2160>
  404658:	adrp	x2, 409000 <tigetstr@plt+0x6ae0>
  40465c:	adrp	x4, 409000 <tigetstr@plt+0x6ae0>
  404660:	add	x2, x2, #0xb17
  404664:	add	x4, x4, #0xb3c
  404668:	add	x0, sp, #0x4
  40466c:	mov	w1, #0x12c                 	// #300
  404670:	mov	w3, w19
  404674:	bl	4020b0 <snprintf@plt>
  404678:	add	x0, sp, #0x4
  40467c:	bl	404690 <tigetstr@plt+0x2170>
  404680:	ldp	x28, x19, [sp, #320]
  404684:	ldp	x29, x30, [sp, #304]
  404688:	add	sp, sp, #0x150
  40468c:	ret
  404690:	stp	x29, x30, [sp, #-16]!
  404694:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  404698:	ldr	w8, [x8, #1148]
  40469c:	mov	x29, sp
  4046a0:	cbz	w8, 4046b0 <tigetstr@plt+0x2190>
  4046a4:	bl	402010 <putp@plt>
  4046a8:	ldp	x29, x30, [sp], #16
  4046ac:	ret
  4046b0:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4046b4:	ldr	x1, [x8, #1128]
  4046b8:	bl	401f50 <fputs@plt>
  4046bc:	ldp	x29, x30, [sp], #16
  4046c0:	ret
  4046c4:	sub	sp, sp, #0x60
  4046c8:	stp	x29, x30, [sp, #16]
  4046cc:	stp	x20, x19, [sp, #80]
  4046d0:	add	x29, sp, #0x10
  4046d4:	mov	x19, x2
  4046d8:	mov	x20, x0
  4046dc:	str	x25, [sp, #32]
  4046e0:	stp	x24, x23, [sp, #48]
  4046e4:	stp	x22, x21, [sp, #64]
  4046e8:	str	xzr, [x29, #24]
  4046ec:	cbz	x0, 404828 <tigetstr@plt+0x2308>
  4046f0:	mov	x24, x20
  4046f4:	cbz	x1, 40470c <tigetstr@plt+0x21ec>
  4046f8:	ldrb	w8, [x20]
  4046fc:	mov	x24, x20
  404700:	cbz	w8, 40470c <tigetstr@plt+0x21ec>
  404704:	add	x8, x1, x20
  404708:	sub	x24, x8, #0x1
  40470c:	cbz	x20, 404830 <tigetstr@plt+0x2310>
  404710:	cmp	x24, x20
  404714:	mov	x21, xzr
  404718:	b.cc	404860 <tigetstr@plt+0x2340>  // b.lo, b.ul, b.last
  40471c:	ldrb	w22, [x20]
  404720:	mov	x25, x21
  404724:	cbz	w22, 404838 <tigetstr@plt+0x2318>
  404728:	mov	x21, xzr
  40472c:	mov	x25, xzr
  404730:	cmp	x20, x24
  404734:	b.cs	404750 <tigetstr@plt+0x2230>  // b.hs, b.nlast
  404738:	and	w8, w22, #0xff
  40473c:	cmp	w8, #0x5c
  404740:	b.ne	404750 <tigetstr@plt+0x2230>  // b.any
  404744:	ldrb	w8, [x20, #1]
  404748:	cmp	w8, #0x78
  40474c:	b.eq	4047b0 <tigetstr@plt+0x2290>  // b.none
  404750:	bl	402300 <__ctype_b_loc@plt>
  404754:	ldr	x8, [x0]
  404758:	and	x9, x22, #0xff
  40475c:	ldrh	w8, [x8, x9, lsl #1]
  404760:	tbnz	w8, #1, 4047b0 <tigetstr@plt+0x2290>
  404764:	mov	x23, x0
  404768:	bl	402330 <__ctype_get_mb_cur_max@plt>
  40476c:	mov	x2, x0
  404770:	sub	x0, x29, #0x4
  404774:	add	x3, x29, #0x18
  404778:	mov	x1, x20
  40477c:	bl	401f00 <mbrtowc@plt>
  404780:	cbz	x0, 4047c0 <tigetstr@plt+0x22a0>
  404784:	mov	x22, x0
  404788:	cmn	x0, #0x2
  40478c:	b.cc	4047cc <tigetstr@plt+0x22ac>  // b.lo, b.ul, b.last
  404790:	ldr	x8, [x23]
  404794:	ldrb	w9, [x20]
  404798:	ldrh	w8, [x8, x9, lsl #1]
  40479c:	tbnz	w8, #14, 4047ec <tigetstr@plt+0x22cc>
  4047a0:	add	x21, x21, #0x4
  4047a4:	add	x25, x25, #0x4
  4047a8:	mov	w22, #0x1                   	// #1
  4047ac:	b	404808 <tigetstr@plt+0x22e8>
  4047b0:	add	x21, x21, #0x4
  4047b4:	add	x25, x25, #0x4
  4047b8:	add	x20, x20, #0x1
  4047bc:	b	404814 <tigetstr@plt+0x22f4>
  4047c0:	mov	w8, wzr
  4047c4:	cbnz	w8, 404814 <tigetstr@plt+0x22f4>
  4047c8:	b	404838 <tigetstr@plt+0x2318>
  4047cc:	ldur	w0, [x29, #-4]
  4047d0:	bl	402440 <iswprint@plt>
  4047d4:	cbz	w0, 4047fc <tigetstr@plt+0x22dc>
  4047d8:	ldur	w0, [x29, #-4]
  4047dc:	bl	402150 <wcwidth@plt>
  4047e0:	add	x21, x21, w0, sxtw
  4047e4:	add	x25, x22, x25
  4047e8:	b	404808 <tigetstr@plt+0x22e8>
  4047ec:	add	x21, x21, #0x1
  4047f0:	add	x25, x25, #0x1
  4047f4:	mov	w22, #0x1                   	// #1
  4047f8:	b	404808 <tigetstr@plt+0x22e8>
  4047fc:	lsl	x8, x22, #2
  404800:	add	x21, x8, x21
  404804:	add	x25, x8, x25
  404808:	add	x20, x20, x22
  40480c:	mov	w8, #0x1                   	// #1
  404810:	cbz	w8, 404838 <tigetstr@plt+0x2318>
  404814:	cmp	x20, x24
  404818:	b.hi	404838 <tigetstr@plt+0x2318>  // b.pmore
  40481c:	ldrb	w22, [x20]
  404820:	cbnz	w22, 404730 <tigetstr@plt+0x2210>
  404824:	b	404838 <tigetstr@plt+0x2318>
  404828:	mov	x24, xzr
  40482c:	cbnz	x20, 404710 <tigetstr@plt+0x21f0>
  404830:	mov	x21, xzr
  404834:	mov	x25, xzr
  404838:	cbz	x19, 404840 <tigetstr@plt+0x2320>
  40483c:	str	x25, [x19]
  404840:	mov	x0, x21
  404844:	ldp	x20, x19, [sp, #80]
  404848:	ldp	x22, x21, [sp, #64]
  40484c:	ldp	x24, x23, [sp, #48]
  404850:	ldr	x25, [sp, #32]
  404854:	ldp	x29, x30, [sp, #16]
  404858:	add	sp, sp, #0x60
  40485c:	ret
  404860:	mov	x25, x21
  404864:	cbnz	x19, 40483c <tigetstr@plt+0x231c>
  404868:	b	404840 <tigetstr@plt+0x2320>
  40486c:	stp	x29, x30, [sp, #-32]!
  404870:	str	x19, [sp, #16]
  404874:	mov	x29, sp
  404878:	cbz	x0, 4048a8 <tigetstr@plt+0x2388>
  40487c:	ldrb	w8, [x0]
  404880:	mov	x19, x0
  404884:	cbz	w8, 4048a4 <tigetstr@plt+0x2384>
  404888:	mov	x0, x19
  40488c:	bl	401f40 <strlen@plt>
  404890:	mov	x1, x0
  404894:	mov	x0, x19
  404898:	mov	x2, xzr
  40489c:	bl	4046c4 <tigetstr@plt+0x21a4>
  4048a0:	b	4048a8 <tigetstr@plt+0x2388>
  4048a4:	mov	x0, xzr
  4048a8:	ldr	x19, [sp, #16]
  4048ac:	ldp	x29, x30, [sp], #32
  4048b0:	ret
  4048b4:	sub	sp, sp, #0x60
  4048b8:	stp	x22, x21, [sp, #64]
  4048bc:	stp	x20, x19, [sp, #80]
  4048c0:	mov	x20, x3
  4048c4:	mov	x19, x2
  4048c8:	mov	x21, x1
  4048cc:	mov	x22, x0
  4048d0:	stp	x29, x30, [sp, #16]
  4048d4:	stp	x26, x25, [sp, #32]
  4048d8:	stp	x24, x23, [sp, #48]
  4048dc:	add	x29, sp, #0x10
  4048e0:	cbz	x0, 4048f4 <tigetstr@plt+0x23d4>
  4048e4:	ldrb	w8, [x22]
  4048e8:	cmp	w8, #0x0
  4048ec:	cset	w8, ne  // ne = any
  4048f0:	b	4048f8 <tigetstr@plt+0x23d8>
  4048f4:	mov	w8, wzr
  4048f8:	mov	x0, xzr
  4048fc:	str	xzr, [sp, #8]
  404900:	cbz	x19, 404aac <tigetstr@plt+0x258c>
  404904:	cbz	w8, 404aac <tigetstr@plt+0x258c>
  404908:	mov	x23, x19
  40490c:	str	xzr, [x21]
  404910:	cbz	x22, 404aa4 <tigetstr@plt+0x2584>
  404914:	ldrb	w25, [x22]
  404918:	mov	x23, x19
  40491c:	cbz	w25, 404aa4 <tigetstr@plt+0x2584>
  404920:	adrp	x24, 409000 <tigetstr@plt+0x6ae0>
  404924:	add	x24, x24, #0xfcc
  404928:	mov	x23, x19
  40492c:	b	40495c <tigetstr@plt+0x243c>
  404930:	and	w2, w25, #0xff
  404934:	mov	x0, x23
  404938:	mov	x1, x24
  40493c:	bl	402020 <sprintf@plt>
  404940:	ldr	x8, [x21]
  404944:	add	x23, x23, #0x4
  404948:	add	x22, x22, #0x1
  40494c:	add	x8, x8, #0x4
  404950:	str	x8, [x21]
  404954:	ldrb	w25, [x22]
  404958:	cbz	w25, 404aa4 <tigetstr@plt+0x2584>
  40495c:	cbz	x20, 40497c <tigetstr@plt+0x245c>
  404960:	sxtb	w1, w25
  404964:	mov	x0, x20
  404968:	bl	402390 <strchr@plt>
  40496c:	cbz	x0, 40497c <tigetstr@plt+0x245c>
  404970:	add	x22, x22, #0x1
  404974:	strb	w25, [x23], #1
  404978:	b	404954 <tigetstr@plt+0x2434>
  40497c:	and	w8, w25, #0xff
  404980:	cmp	w8, #0x5c
  404984:	b.ne	404994 <tigetstr@plt+0x2474>  // b.any
  404988:	ldrb	w8, [x22, #1]
  40498c:	cmp	w8, #0x78
  404990:	b.eq	404930 <tigetstr@plt+0x2410>  // b.none
  404994:	bl	402300 <__ctype_b_loc@plt>
  404998:	ldr	x8, [x0]
  40499c:	and	x9, x25, #0xff
  4049a0:	ldrh	w8, [x8, x9, lsl #1]
  4049a4:	tbnz	w8, #1, 404930 <tigetstr@plt+0x2410>
  4049a8:	mov	x26, x0
  4049ac:	bl	402330 <__ctype_get_mb_cur_max@plt>
  4049b0:	mov	x2, x0
  4049b4:	add	x0, sp, #0x4
  4049b8:	add	x3, sp, #0x8
  4049bc:	mov	x1, x22
  4049c0:	bl	401f00 <mbrtowc@plt>
  4049c4:	cbz	x0, 404a08 <tigetstr@plt+0x24e8>
  4049c8:	mov	x25, x0
  4049cc:	cmn	x0, #0x2
  4049d0:	b.cc	404a14 <tigetstr@plt+0x24f4>  // b.lo, b.ul, b.last
  4049d4:	ldr	x8, [x26]
  4049d8:	ldrb	w2, [x22]
  4049dc:	ldrh	w8, [x8, x2, lsl #1]
  4049e0:	tbnz	w8, #14, 404a4c <tigetstr@plt+0x252c>
  4049e4:	mov	x0, x23
  4049e8:	mov	x1, x24
  4049ec:	bl	402020 <sprintf@plt>
  4049f0:	ldr	x8, [x21]
  4049f4:	add	x23, x23, #0x4
  4049f8:	mov	w25, #0x1                   	// #1
  4049fc:	add	x8, x8, #0x4
  404a00:	str	x8, [x21]
  404a04:	b	404a98 <tigetstr@plt+0x2578>
  404a08:	mov	w8, wzr
  404a0c:	tbnz	w8, #0, 404954 <tigetstr@plt+0x2434>
  404a10:	b	404aa4 <tigetstr@plt+0x2584>
  404a14:	ldr	w0, [sp, #4]
  404a18:	bl	402440 <iswprint@plt>
  404a1c:	cbz	w0, 404a68 <tigetstr@plt+0x2548>
  404a20:	mov	x0, x23
  404a24:	mov	x1, x22
  404a28:	mov	x2, x25
  404a2c:	bl	401f10 <memcpy@plt>
  404a30:	ldr	w0, [sp, #4]
  404a34:	add	x23, x23, x25
  404a38:	bl	402150 <wcwidth@plt>
  404a3c:	ldr	x8, [x21]
  404a40:	add	x8, x8, w0, sxtw
  404a44:	str	x8, [x21]
  404a48:	b	404a98 <tigetstr@plt+0x2578>
  404a4c:	ldr	x8, [x21]
  404a50:	mov	w25, #0x1                   	// #1
  404a54:	add	x8, x8, #0x1
  404a58:	str	x8, [x21]
  404a5c:	ldrb	w8, [x22]
  404a60:	strb	w8, [x23], #1
  404a64:	b	404a98 <tigetstr@plt+0x2578>
  404a68:	mov	x26, xzr
  404a6c:	ldrb	w2, [x22, x26]
  404a70:	mov	x0, x23
  404a74:	mov	x1, x24
  404a78:	bl	402020 <sprintf@plt>
  404a7c:	ldr	x8, [x21]
  404a80:	add	x26, x26, #0x1
  404a84:	add	x23, x23, #0x4
  404a88:	cmp	x25, x26
  404a8c:	add	x8, x8, #0x4
  404a90:	str	x8, [x21]
  404a94:	b.ne	404a6c <tigetstr@plt+0x254c>  // b.any
  404a98:	add	x22, x22, x25
  404a9c:	mov	w8, #0x1                   	// #1
  404aa0:	tbnz	w8, #0, 404954 <tigetstr@plt+0x2434>
  404aa4:	mov	x0, x19
  404aa8:	strb	wzr, [x23]
  404aac:	ldp	x20, x19, [sp, #80]
  404ab0:	ldp	x22, x21, [sp, #64]
  404ab4:	ldp	x24, x23, [sp, #48]
  404ab8:	ldp	x26, x25, [sp, #32]
  404abc:	ldp	x29, x30, [sp, #16]
  404ac0:	add	sp, sp, #0x60
  404ac4:	ret
  404ac8:	sub	sp, sp, #0x50
  404acc:	stp	x22, x21, [sp, #48]
  404ad0:	stp	x20, x19, [sp, #64]
  404ad4:	mov	x19, x2
  404ad8:	mov	x20, x1
  404adc:	mov	x21, x0
  404ae0:	stp	x29, x30, [sp, #16]
  404ae4:	stp	x24, x23, [sp, #32]
  404ae8:	add	x29, sp, #0x10
  404aec:	cbz	x0, 404b00 <tigetstr@plt+0x25e0>
  404af0:	ldrb	w8, [x21]
  404af4:	cmp	w8, #0x0
  404af8:	cset	w8, ne  // ne = any
  404afc:	b	404b04 <tigetstr@plt+0x25e4>
  404b00:	mov	w8, wzr
  404b04:	mov	x0, xzr
  404b08:	str	xzr, [sp, #8]
  404b0c:	cbz	x19, 404c28 <tigetstr@plt+0x2708>
  404b10:	cbz	w8, 404c28 <tigetstr@plt+0x2708>
  404b14:	adrp	x23, 409000 <tigetstr@plt+0x6ae0>
  404b18:	add	x23, x23, #0xfcc
  404b1c:	mov	x22, x19
  404b20:	str	xzr, [x20]
  404b24:	b	404b30 <tigetstr@plt+0x2610>
  404b28:	mov	w8, wzr
  404b2c:	tbz	w8, #0, 404c20 <tigetstr@plt+0x2700>
  404b30:	cbz	x21, 404c20 <tigetstr@plt+0x2700>
  404b34:	ldrb	w8, [x21]
  404b38:	cbz	w8, 404c20 <tigetstr@plt+0x2700>
  404b3c:	bl	402330 <__ctype_get_mb_cur_max@plt>
  404b40:	mov	x2, x0
  404b44:	add	x0, sp, #0x4
  404b48:	add	x3, sp, #0x8
  404b4c:	mov	x1, x21
  404b50:	bl	401f00 <mbrtowc@plt>
  404b54:	cbz	x0, 404b28 <tigetstr@plt+0x2608>
  404b58:	mov	x24, x0
  404b5c:	cmn	x0, #0x2
  404b60:	b.cc	404b9c <tigetstr@plt+0x267c>  // b.lo, b.ul, b.last
  404b64:	bl	402300 <__ctype_b_loc@plt>
  404b68:	ldr	x8, [x0]
  404b6c:	ldrb	w2, [x21]
  404b70:	ldrh	w8, [x8, x2, lsl #1]
  404b74:	tbnz	w8, #14, 404bfc <tigetstr@plt+0x26dc>
  404b78:	mov	x0, x22
  404b7c:	mov	x1, x23
  404b80:	bl	402020 <sprintf@plt>
  404b84:	ldr	x8, [x20]
  404b88:	add	x22, x22, #0x4
  404b8c:	mov	w24, #0x1                   	// #1
  404b90:	add	x8, x8, #0x4
  404b94:	str	x8, [x20]
  404b98:	b	404c14 <tigetstr@plt+0x26f4>
  404b9c:	ldrb	w2, [x21]
  404ba0:	cmp	w2, #0x5c
  404ba4:	b.ne	404bd0 <tigetstr@plt+0x26b0>  // b.any
  404ba8:	ldrb	w8, [x21, #1]
  404bac:	cmp	w8, #0x78
  404bb0:	b.ne	404bd0 <tigetstr@plt+0x26b0>  // b.any
  404bb4:	mov	x0, x22
  404bb8:	mov	x1, x23
  404bbc:	bl	402020 <sprintf@plt>
  404bc0:	ldr	x8, [x20]
  404bc4:	add	x22, x22, #0x4
  404bc8:	add	x8, x8, #0x4
  404bcc:	b	404bf4 <tigetstr@plt+0x26d4>
  404bd0:	mov	x0, x22
  404bd4:	mov	x1, x21
  404bd8:	mov	x2, x24
  404bdc:	bl	401f10 <memcpy@plt>
  404be0:	ldr	w0, [sp, #4]
  404be4:	add	x22, x22, x24
  404be8:	bl	402150 <wcwidth@plt>
  404bec:	ldr	x8, [x20]
  404bf0:	add	x8, x8, w0, sxtw
  404bf4:	str	x8, [x20]
  404bf8:	b	404c14 <tigetstr@plt+0x26f4>
  404bfc:	ldr	x8, [x20]
  404c00:	mov	w24, #0x1                   	// #1
  404c04:	add	x8, x8, #0x1
  404c08:	str	x8, [x20]
  404c0c:	ldrb	w8, [x21]
  404c10:	strb	w8, [x22], #1
  404c14:	add	x21, x21, x24
  404c18:	mov	w8, #0x1                   	// #1
  404c1c:	tbnz	w8, #0, 404b30 <tigetstr@plt+0x2610>
  404c20:	mov	x0, x19
  404c24:	strb	wzr, [x22]
  404c28:	ldp	x20, x19, [sp, #64]
  404c2c:	ldp	x22, x21, [sp, #48]
  404c30:	ldp	x24, x23, [sp, #32]
  404c34:	ldp	x29, x30, [sp, #16]
  404c38:	add	sp, sp, #0x50
  404c3c:	ret
  404c40:	mov	w8, #0x1                   	// #1
  404c44:	bfi	x8, x0, #2, #62
  404c48:	mov	x0, x8
  404c4c:	ret
  404c50:	stp	x29, x30, [sp, #-48]!
  404c54:	stp	x20, x19, [sp, #32]
  404c58:	mov	x19, x1
  404c5c:	mov	x20, x0
  404c60:	str	x21, [sp, #16]
  404c64:	mov	x29, sp
  404c68:	cbz	x0, 404c74 <tigetstr@plt+0x2754>
  404c6c:	mov	x0, x20
  404c70:	bl	401f40 <strlen@plt>
  404c74:	cbz	x0, 404ca8 <tigetstr@plt+0x2788>
  404c78:	bl	404c40 <tigetstr@plt+0x2720>
  404c7c:	bl	402140 <malloc@plt>
  404c80:	mov	x21, x0
  404c84:	cbz	x0, 404cb0 <tigetstr@plt+0x2790>
  404c88:	mov	x0, x20
  404c8c:	mov	x1, x19
  404c90:	mov	x2, x21
  404c94:	mov	x3, xzr
  404c98:	bl	4048b4 <tigetstr@plt+0x2394>
  404c9c:	mov	x19, x0
  404ca0:	cbnz	x19, 404cc0 <tigetstr@plt+0x27a0>
  404ca4:	b	404cb8 <tigetstr@plt+0x2798>
  404ca8:	mov	x19, xzr
  404cac:	b	404cc0 <tigetstr@plt+0x27a0>
  404cb0:	mov	x19, xzr
  404cb4:	cbnz	x19, 404cc0 <tigetstr@plt+0x27a0>
  404cb8:	mov	x0, x21
  404cbc:	bl	402320 <free@plt>
  404cc0:	mov	x0, x19
  404cc4:	ldp	x20, x19, [sp, #32]
  404cc8:	ldr	x21, [sp, #16]
  404ccc:	ldp	x29, x30, [sp], #48
  404cd0:	ret
  404cd4:	stp	x29, x30, [sp, #-48]!
  404cd8:	stp	x20, x19, [sp, #32]
  404cdc:	mov	x19, x1
  404ce0:	mov	x20, x0
  404ce4:	str	x21, [sp, #16]
  404ce8:	mov	x29, sp
  404cec:	cbz	x0, 404cf8 <tigetstr@plt+0x27d8>
  404cf0:	mov	x0, x20
  404cf4:	bl	401f40 <strlen@plt>
  404cf8:	cbz	x0, 404d28 <tigetstr@plt+0x2808>
  404cfc:	bl	404c40 <tigetstr@plt+0x2720>
  404d00:	bl	402140 <malloc@plt>
  404d04:	mov	x21, x0
  404d08:	cbz	x0, 404d30 <tigetstr@plt+0x2810>
  404d0c:	mov	x0, x20
  404d10:	mov	x1, x19
  404d14:	mov	x2, x21
  404d18:	bl	404ac8 <tigetstr@plt+0x25a8>
  404d1c:	mov	x19, x0
  404d20:	cbnz	x19, 404d40 <tigetstr@plt+0x2820>
  404d24:	b	404d38 <tigetstr@plt+0x2818>
  404d28:	mov	x19, xzr
  404d2c:	b	404d40 <tigetstr@plt+0x2820>
  404d30:	mov	x19, xzr
  404d34:	cbnz	x19, 404d40 <tigetstr@plt+0x2820>
  404d38:	mov	x0, x21
  404d3c:	bl	402320 <free@plt>
  404d40:	mov	x0, x19
  404d44:	ldp	x20, x19, [sp, #32]
  404d48:	ldr	x21, [sp, #16]
  404d4c:	ldp	x29, x30, [sp], #48
  404d50:	ret
  404d54:	stp	x29, x30, [sp, #-64]!
  404d58:	str	x23, [sp, #16]
  404d5c:	stp	x22, x21, [sp, #32]
  404d60:	stp	x20, x19, [sp, #48]
  404d64:	mov	x29, sp
  404d68:	mov	x21, x1
  404d6c:	mov	x19, x0
  404d70:	bl	401f40 <strlen@plt>
  404d74:	mov	x20, x0
  404d78:	mov	x0, xzr
  404d7c:	mov	x1, x19
  404d80:	mov	x2, xzr
  404d84:	bl	401f60 <mbstowcs@plt>
  404d88:	cmn	x0, #0x1
  404d8c:	b.eq	404de8 <tigetstr@plt+0x28c8>  // b.none
  404d90:	lsl	x8, x0, #2
  404d94:	mov	x23, x0
  404d98:	add	x1, x8, #0x4
  404d9c:	mov	w0, #0x1                   	// #1
  404da0:	bl	4021d0 <calloc@plt>
  404da4:	mov	x22, x0
  404da8:	cbz	x0, 404dec <tigetstr@plt+0x28cc>
  404dac:	mov	x0, x22
  404db0:	mov	x1, x19
  404db4:	mov	x2, x23
  404db8:	bl	401f60 <mbstowcs@plt>
  404dbc:	cbz	x0, 404dec <tigetstr@plt+0x28cc>
  404dc0:	ldr	x1, [x21]
  404dc4:	mov	x0, x22
  404dc8:	bl	404e14 <tigetstr@plt+0x28f4>
  404dcc:	str	x0, [x21]
  404dd0:	mov	x0, x19
  404dd4:	mov	x1, x22
  404dd8:	mov	x2, x20
  404ddc:	bl	4023f0 <wcstombs@plt>
  404de0:	mov	x20, x0
  404de4:	b	404dec <tigetstr@plt+0x28cc>
  404de8:	mov	x22, xzr
  404dec:	mov	x0, x22
  404df0:	bl	402320 <free@plt>
  404df4:	tbnz	x20, #63, 404dfc <tigetstr@plt+0x28dc>
  404df8:	strb	wzr, [x19, x20]
  404dfc:	mov	x0, x20
  404e00:	ldp	x20, x19, [sp, #48]
  404e04:	ldp	x22, x21, [sp, #32]
  404e08:	ldr	x23, [sp, #16]
  404e0c:	ldp	x29, x30, [sp], #64
  404e10:	ret
  404e14:	stp	x29, x30, [sp, #-48]!
  404e18:	stp	x22, x21, [sp, #16]
  404e1c:	stp	x20, x19, [sp, #32]
  404e20:	mov	x19, x0
  404e24:	ldr	w0, [x0]
  404e28:	mov	x29, sp
  404e2c:	cbz	w0, 404e6c <tigetstr@plt+0x294c>
  404e30:	mov	x20, x1
  404e34:	mov	x22, xzr
  404e38:	mov	w21, #0xfffd                	// #65533
  404e3c:	bl	402150 <wcwidth@plt>
  404e40:	cmn	w0, #0x1
  404e44:	b.ne	404e50 <tigetstr@plt+0x2930>  // b.any
  404e48:	mov	w0, #0x1                   	// #1
  404e4c:	str	w21, [x19]
  404e50:	add	x8, x22, w0, sxtw
  404e54:	cmp	x8, x20
  404e58:	b.hi	404e74 <tigetstr@plt+0x2954>  // b.pmore
  404e5c:	ldr	w0, [x19, #4]!
  404e60:	mov	x22, x8
  404e64:	cbnz	w0, 404e3c <tigetstr@plt+0x291c>
  404e68:	b	404e78 <tigetstr@plt+0x2958>
  404e6c:	mov	x8, xzr
  404e70:	b	404e78 <tigetstr@plt+0x2958>
  404e74:	mov	x8, x22
  404e78:	str	wzr, [x19]
  404e7c:	ldp	x20, x19, [sp, #32]
  404e80:	ldp	x22, x21, [sp, #16]
  404e84:	mov	x0, x8
  404e88:	ldp	x29, x30, [sp], #48
  404e8c:	ret
  404e90:	stp	x29, x30, [sp, #-16]!
  404e94:	mov	w6, #0x20                  	// #32
  404e98:	mov	x29, sp
  404e9c:	bl	404ea8 <tigetstr@plt+0x2988>
  404ea0:	ldp	x29, x30, [sp], #16
  404ea4:	ret
  404ea8:	sub	sp, sp, #0x80
  404eac:	stp	x29, x30, [sp, #32]
  404eb0:	add	x29, sp, #0x20
  404eb4:	stp	x28, x27, [sp, #48]
  404eb8:	stp	x26, x25, [sp, #64]
  404ebc:	stp	x24, x23, [sp, #80]
  404ec0:	stp	x22, x21, [sp, #96]
  404ec4:	stp	x20, x19, [sp, #112]
  404ec8:	stur	w6, [x29, #-4]
  404ecc:	mov	w27, w5
  404ed0:	mov	w26, w4
  404ed4:	mov	x25, x3
  404ed8:	mov	x22, x2
  404edc:	str	x1, [sp, #16]
  404ee0:	mov	x23, x0
  404ee4:	bl	401f40 <strlen@plt>
  404ee8:	mov	x19, x0
  404eec:	bl	402330 <__ctype_get_mb_cur_max@plt>
  404ef0:	cmp	x0, #0x2
  404ef4:	str	w26, [sp, #12]
  404ef8:	b.cc	404f6c <tigetstr@plt+0x2a4c>  // b.lo, b.ul, b.last
  404efc:	mov	x0, xzr
  404f00:	mov	x1, x23
  404f04:	mov	x2, xzr
  404f08:	bl	401f60 <mbstowcs@plt>
  404f0c:	cmn	x0, #0x1
  404f10:	b.eq	404fd4 <tigetstr@plt+0x2ab4>  // b.none
  404f14:	add	x21, x0, #0x1
  404f18:	mov	x24, x0
  404f1c:	lsl	x0, x21, #2
  404f20:	bl	402140 <malloc@plt>
  404f24:	mov	x20, x0
  404f28:	cbz	x0, 404fd8 <tigetstr@plt+0x2ab8>
  404f2c:	mov	x0, x20
  404f30:	mov	x1, x23
  404f34:	mov	x2, x21
  404f38:	bl	401f60 <mbstowcs@plt>
  404f3c:	cbz	x0, 405110 <tigetstr@plt+0x2bf0>
  404f40:	mov	x0, x20
  404f44:	str	wzr, [x20, x24, lsl #2]
  404f48:	bl	405124 <tigetstr@plt+0x2c04>
  404f4c:	mov	w24, w0
  404f50:	mov	x0, x20
  404f54:	mov	x1, x21
  404f58:	bl	405184 <tigetstr@plt+0x2c64>
  404f5c:	mov	w9, wzr
  404f60:	sxtw	x26, w0
  404f64:	mov	w8, #0x1                   	// #1
  404f68:	b	404fec <tigetstr@plt+0x2acc>
  404f6c:	mov	x20, xzr
  404f70:	mov	w24, wzr
  404f74:	mov	w8, wzr
  404f78:	mov	x26, x19
  404f7c:	cbz	w8, 405020 <tigetstr@plt+0x2b00>
  404f80:	tbz	w24, #0, 405008 <tigetstr@plt+0x2ae8>
  404f84:	mov	x0, xzr
  404f88:	mov	x1, x20
  404f8c:	mov	x2, xzr
  404f90:	bl	4023f0 <wcstombs@plt>
  404f94:	add	x21, x0, #0x1
  404f98:	mov	x0, x21
  404f9c:	bl	402140 <malloc@plt>
  404fa0:	mov	x28, x0
  404fa4:	cbz	x0, 4050d4 <tigetstr@plt+0x2bb4>
  404fa8:	ldr	x1, [x25]
  404fac:	mov	x0, x20
  404fb0:	bl	404e14 <tigetstr@plt+0x28f4>
  404fb4:	mov	x26, x0
  404fb8:	mov	x0, x28
  404fbc:	mov	x1, x20
  404fc0:	mov	x2, x21
  404fc4:	bl	4023f0 <wcstombs@plt>
  404fc8:	mov	x19, x0
  404fcc:	mov	x23, x28
  404fd0:	b	405024 <tigetstr@plt+0x2b04>
  404fd4:	mov	x20, xzr
  404fd8:	and	w9, w27, #0x1
  404fdc:	mov	w24, wzr
  404fe0:	mov	w8, wzr
  404fe4:	eor	w9, w9, #0x3
  404fe8:	mov	x26, x19
  404fec:	cmp	w9, #0x3
  404ff0:	mov	x28, xzr
  404ff4:	b.eq	4050d8 <tigetstr@plt+0x2bb8>  // b.none
  404ff8:	cmp	w9, #0x2
  404ffc:	b.eq	405024 <tigetstr@plt+0x2b04>  // b.none
  405000:	cbz	w9, 404f7c <tigetstr@plt+0x2a5c>
  405004:	b	4050ec <tigetstr@plt+0x2bcc>
  405008:	ldr	x8, [x25]
  40500c:	cmp	x26, x8
  405010:	b.ls	405020 <tigetstr@plt+0x2b00>  // b.plast
  405014:	mov	x0, x19
  405018:	tbnz	w24, #0, 404f84 <tigetstr@plt+0x2a64>
  40501c:	b	404f94 <tigetstr@plt+0x2a74>
  405020:	mov	x28, xzr
  405024:	ldr	x8, [x25]
  405028:	cmp	x26, x8
  40502c:	csel	x9, x8, x26, hi  // hi = pmore
  405030:	csel	x27, x8, x19, hi  // hi = pmore
  405034:	cmp	x8, x26
  405038:	sub	x8, x8, x9
  40503c:	csel	x19, x8, xzr, hi  // hi = pmore
  405040:	add	x21, x19, x27
  405044:	str	x9, [x25]
  405048:	cbz	x22, 4050dc <tigetstr@plt+0x2bbc>
  40504c:	ldr	w8, [sp, #12]
  405050:	cbz	w8, 405080 <tigetstr@plt+0x2b60>
  405054:	cmp	w8, #0x1
  405058:	b.eq	405074 <tigetstr@plt+0x2b54>  // b.none
  40505c:	cmp	w8, #0x2
  405060:	b.ne	405120 <tigetstr@plt+0x2c00>  // b.any
  405064:	and	x8, x19, #0x1
  405068:	lsr	x19, x19, #1
  40506c:	add	x2, x19, x8
  405070:	b	405084 <tigetstr@plt+0x2b64>
  405074:	mov	x2, x19
  405078:	mov	x19, xzr
  40507c:	b	405084 <tigetstr@plt+0x2b64>
  405080:	mov	x2, xzr
  405084:	ldr	x0, [sp, #16]
  405088:	ldur	w26, [x29, #-4]
  40508c:	add	x8, x0, x22
  405090:	sub	x22, x8, #0x1
  405094:	mov	x1, x22
  405098:	mov	w3, w26
  40509c:	bl	405200 <tigetstr@plt+0x2ce0>
  4050a0:	sub	x8, x22, x0
  4050a4:	cmp	x27, x8
  4050a8:	csel	x25, x27, x8, cc  // cc = lo, ul, last
  4050ac:	mov	x1, x23
  4050b0:	mov	x2, x25
  4050b4:	mov	x24, x0
  4050b8:	bl	401f10 <memcpy@plt>
  4050bc:	add	x0, x24, x25
  4050c0:	mov	x1, x22
  4050c4:	mov	x2, x19
  4050c8:	mov	w3, w26
  4050cc:	bl	405200 <tigetstr@plt+0x2ce0>
  4050d0:	b	4050dc <tigetstr@plt+0x2bbc>
  4050d4:	tbnz	w27, #0, 405024 <tigetstr@plt+0x2b04>
  4050d8:	mov	x21, #0xffffffffffffffff    	// #-1
  4050dc:	mov	x0, x20
  4050e0:	bl	402320 <free@plt>
  4050e4:	mov	x0, x28
  4050e8:	bl	402320 <free@plt>
  4050ec:	mov	x0, x21
  4050f0:	ldp	x20, x19, [sp, #112]
  4050f4:	ldp	x22, x21, [sp, #96]
  4050f8:	ldp	x24, x23, [sp, #80]
  4050fc:	ldp	x26, x25, [sp, #64]
  405100:	ldp	x28, x27, [sp, #48]
  405104:	ldp	x29, x30, [sp, #32]
  405108:	add	sp, sp, #0x80
  40510c:	ret
  405110:	mov	w24, wzr
  405114:	mov	w8, wzr
  405118:	mov	w9, wzr
  40511c:	b	404fe8 <tigetstr@plt+0x2ac8>
  405120:	bl	402290 <abort@plt>
  405124:	stp	x29, x30, [sp, #-48]!
  405128:	stp	x20, x19, [sp, #32]
  40512c:	mov	x8, x0
  405130:	ldr	w0, [x0]
  405134:	str	x21, [sp, #16]
  405138:	mov	x29, sp
  40513c:	cbz	w0, 40516c <tigetstr@plt+0x2c4c>
  405140:	mov	w19, wzr
  405144:	add	x20, x8, #0x4
  405148:	mov	w21, #0xfffd                	// #65533
  40514c:	b	405158 <tigetstr@plt+0x2c38>
  405150:	ldr	w0, [x20], #4
  405154:	cbz	w0, 405170 <tigetstr@plt+0x2c50>
  405158:	bl	402440 <iswprint@plt>
  40515c:	cbnz	w0, 405150 <tigetstr@plt+0x2c30>
  405160:	mov	w19, #0x1                   	// #1
  405164:	stur	w21, [x20, #-4]
  405168:	b	405150 <tigetstr@plt+0x2c30>
  40516c:	mov	w19, wzr
  405170:	and	w0, w19, #0x1
  405174:	ldp	x20, x19, [sp, #32]
  405178:	ldr	x21, [sp, #16]
  40517c:	ldp	x29, x30, [sp], #48
  405180:	ret
  405184:	stp	x29, x30, [sp, #-48]!
  405188:	stp	x22, x21, [sp, #16]
  40518c:	stp	x20, x19, [sp, #32]
  405190:	mov	x19, x1
  405194:	mov	x20, x0
  405198:	mov	w21, wzr
  40519c:	mov	w22, #0x7fffffff            	// #2147483647
  4051a0:	mov	x29, sp
  4051a4:	cbz	x19, 4051ec <tigetstr@plt+0x2ccc>
  4051a8:	ldr	w0, [x20]
  4051ac:	cbz	w0, 4051ec <tigetstr@plt+0x2ccc>
  4051b0:	bl	402150 <wcwidth@plt>
  4051b4:	sub	w9, w22, w0
  4051b8:	mov	w8, w0
  4051bc:	mov	w0, #0xffffffff            	// #-1
  4051c0:	cmp	w21, w9
  4051c4:	ccmp	w8, w0, #0x4, le
  4051c8:	csel	w10, wzr, w8, eq  // eq = none
  4051cc:	cmn	w8, #0x1
  4051d0:	b.eq	4051f0 <tigetstr@plt+0x2cd0>  // b.none
  4051d4:	sub	x19, x19, #0x1
  4051d8:	cmp	w21, w9
  4051dc:	add	w21, w10, w21
  4051e0:	add	x20, x20, #0x4
  4051e4:	b.le	4051a4 <tigetstr@plt+0x2c84>
  4051e8:	b	4051f0 <tigetstr@plt+0x2cd0>
  4051ec:	mov	w0, w21
  4051f0:	ldp	x20, x19, [sp, #32]
  4051f4:	ldp	x22, x21, [sp, #16]
  4051f8:	ldp	x29, x30, [sp], #48
  4051fc:	ret
  405200:	stp	x29, x30, [sp, #-48]!
  405204:	stp	x20, x19, [sp, #32]
  405208:	mov	x19, x0
  40520c:	str	x21, [sp, #16]
  405210:	mov	x29, sp
  405214:	cbz	x2, 40525c <tigetstr@plt+0x2d3c>
  405218:	mov	x20, x1
  40521c:	cmp	x19, x1
  405220:	b.cs	40525c <tigetstr@plt+0x2d3c>  // b.hs, b.nlast
  405224:	mvn	x8, x19
  405228:	add	x8, x20, x8
  40522c:	sub	x21, x2, #0x1
  405230:	cmp	x21, x8
  405234:	csel	x8, x8, x21, hi  // hi = pmore
  405238:	add	x2, x8, #0x1
  40523c:	mov	x0, x19
  405240:	mov	w1, w3
  405244:	bl	4021a0 <memset@plt>
  405248:	subs	x21, x21, #0x1
  40524c:	add	x19, x19, #0x1
  405250:	b.cc	40525c <tigetstr@plt+0x2d3c>  // b.lo, b.ul, b.last
  405254:	cmp	x19, x20
  405258:	b.cc	405248 <tigetstr@plt+0x2d28>  // b.lo, b.ul, b.last
  40525c:	strb	wzr, [x19]
  405260:	mov	x0, x19
  405264:	ldp	x20, x19, [sp, #32]
  405268:	ldr	x21, [sp, #16]
  40526c:	ldp	x29, x30, [sp], #48
  405270:	ret
  405274:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  405278:	str	w0, [x8, #1096]
  40527c:	ret
  405280:	sub	sp, sp, #0x80
  405284:	stp	x29, x30, [sp, #32]
  405288:	stp	x28, x27, [sp, #48]
  40528c:	stp	x26, x25, [sp, #64]
  405290:	stp	x24, x23, [sp, #80]
  405294:	stp	x22, x21, [sp, #96]
  405298:	stp	x20, x19, [sp, #112]
  40529c:	add	x29, sp, #0x20
  4052a0:	str	xzr, [x1]
  4052a4:	cbz	x0, 4052e0 <tigetstr@plt+0x2dc0>
  4052a8:	ldrb	w8, [x0]
  4052ac:	mov	x21, x0
  4052b0:	cbz	w8, 4052e0 <tigetstr@plt+0x2dc0>
  4052b4:	mov	x20, x2
  4052b8:	mov	x19, x1
  4052bc:	bl	402300 <__ctype_b_loc@plt>
  4052c0:	ldr	x8, [x0]
  4052c4:	mov	x23, x0
  4052c8:	mov	x9, x21
  4052cc:	ldrb	w10, [x9], #1
  4052d0:	ldrh	w11, [x8, x10, lsl #1]
  4052d4:	tbnz	w11, #13, 4052cc <tigetstr@plt+0x2dac>
  4052d8:	cmp	w10, #0x2d
  4052dc:	b.ne	4052f8 <tigetstr@plt+0x2dd8>  // b.any
  4052e0:	mov	w21, #0xffffffea            	// #-22
  4052e4:	tbz	w21, #31, 405524 <tigetstr@plt+0x3004>
  4052e8:	neg	w19, w21
  4052ec:	bl	402490 <__errno_location@plt>
  4052f0:	str	w19, [x0]
  4052f4:	b	405524 <tigetstr@plt+0x3004>
  4052f8:	bl	402490 <__errno_location@plt>
  4052fc:	mov	x25, x0
  405300:	str	wzr, [x0]
  405304:	sub	x1, x29, #0x8
  405308:	mov	x0, x21
  40530c:	mov	w2, wzr
  405310:	stur	xzr, [x29, #-8]
  405314:	bl	402280 <strtoumax@plt>
  405318:	ldur	x24, [x29, #-8]
  40531c:	str	x0, [sp, #16]
  405320:	cmp	x24, x21
  405324:	b.eq	40533c <tigetstr@plt+0x2e1c>  // b.none
  405328:	add	x8, x0, #0x1
  40532c:	cmp	x8, #0x1
  405330:	b.hi	405354 <tigetstr@plt+0x2e34>  // b.pmore
  405334:	ldr	w8, [x25]
  405338:	cbz	w8, 405354 <tigetstr@plt+0x2e34>
  40533c:	ldr	w8, [x25]
  405340:	mov	w9, #0xffffffea            	// #-22
  405344:	cmp	w8, #0x0
  405348:	csneg	w21, w9, w8, eq  // eq = none
  40534c:	tbz	w21, #31, 405524 <tigetstr@plt+0x3004>
  405350:	b	4052e8 <tigetstr@plt+0x2dc8>
  405354:	cbz	x24, 405514 <tigetstr@plt+0x2ff4>
  405358:	ldrb	w8, [x24]
  40535c:	cbz	w8, 405514 <tigetstr@plt+0x2ff4>
  405360:	mov	w28, wzr
  405364:	mov	w21, wzr
  405368:	mov	x22, xzr
  40536c:	b	405384 <tigetstr@plt+0x2e64>
  405370:	mov	x27, xzr
  405374:	cbz	x22, 40540c <tigetstr@plt+0x2eec>
  405378:	mov	w21, #0xffffffea            	// #-22
  40537c:	mov	w8, wzr
  405380:	tbz	wzr, #0, 405520 <tigetstr@plt+0x3000>
  405384:	ldrb	w8, [x24, #1]
  405388:	cmp	w8, #0x61
  40538c:	b.le	4053cc <tigetstr@plt+0x2eac>
  405390:	cmp	w8, #0x62
  405394:	b.eq	4053d4 <tigetstr@plt+0x2eb4>  // b.none
  405398:	cmp	w8, #0x69
  40539c:	b.ne	4053e0 <tigetstr@plt+0x2ec0>  // b.any
  4053a0:	ldrb	w9, [x24, #2]
  4053a4:	orr	w9, w9, #0x20
  4053a8:	cmp	w9, #0x62
  4053ac:	b.ne	4053b8 <tigetstr@plt+0x2e98>  // b.any
  4053b0:	ldrb	w9, [x24, #3]
  4053b4:	cbz	w9, 405548 <tigetstr@plt+0x3028>
  4053b8:	cmp	w8, #0x42
  4053bc:	b.eq	4053d4 <tigetstr@plt+0x2eb4>  // b.none
  4053c0:	cmp	w8, #0x62
  4053c4:	b.ne	4053dc <tigetstr@plt+0x2ebc>  // b.any
  4053c8:	b	4053d4 <tigetstr@plt+0x2eb4>
  4053cc:	cmp	w8, #0x42
  4053d0:	b.ne	4053dc <tigetstr@plt+0x2ebc>  // b.any
  4053d4:	ldrb	w9, [x24, #2]
  4053d8:	cbz	w9, 405550 <tigetstr@plt+0x3030>
  4053dc:	cbz	w8, 405548 <tigetstr@plt+0x3028>
  4053e0:	bl	4020c0 <localeconv@plt>
  4053e4:	cbz	x0, 4053f4 <tigetstr@plt+0x2ed4>
  4053e8:	ldr	x26, [x0]
  4053ec:	cbnz	x26, 4053fc <tigetstr@plt+0x2edc>
  4053f0:	b	405370 <tigetstr@plt+0x2e50>
  4053f4:	mov	x26, xzr
  4053f8:	cbz	x26, 405370 <tigetstr@plt+0x2e50>
  4053fc:	mov	x0, x26
  405400:	bl	401f40 <strlen@plt>
  405404:	mov	x27, x0
  405408:	cbnz	x22, 405378 <tigetstr@plt+0x2e58>
  40540c:	mov	w8, wzr
  405410:	cbz	x26, 40548c <tigetstr@plt+0x2f6c>
  405414:	ldrb	w9, [x24]
  405418:	cbz	w9, 405498 <tigetstr@plt+0x2f78>
  40541c:	mov	x0, x26
  405420:	mov	x1, x24
  405424:	mov	x2, x27
  405428:	bl	402160 <strncmp@plt>
  40542c:	cbnz	w0, 405378 <tigetstr@plt+0x2e58>
  405430:	add	x24, x24, x27
  405434:	ldrb	w8, [x24]
  405438:	cmp	w8, #0x30
  40543c:	b.ne	405450 <tigetstr@plt+0x2f30>  // b.any
  405440:	ldrb	w8, [x24, #1]!
  405444:	add	w28, w28, #0x1
  405448:	cmp	w8, #0x30
  40544c:	b.eq	405440 <tigetstr@plt+0x2f20>  // b.none
  405450:	ldr	x9, [x23]
  405454:	sxtb	x8, w8
  405458:	ldrh	w8, [x9, x8, lsl #1]
  40545c:	tbnz	w8, #11, 4054a4 <tigetstr@plt+0x2f84>
  405460:	mov	x22, xzr
  405464:	stur	x24, [x29, #-8]
  405468:	cbz	x22, 40547c <tigetstr@plt+0x2f5c>
  40546c:	ldur	x8, [x29, #-8]
  405470:	cbz	x8, 4054fc <tigetstr@plt+0x2fdc>
  405474:	ldrb	w8, [x8]
  405478:	cbz	w8, 405508 <tigetstr@plt+0x2fe8>
  40547c:	ldur	x24, [x29, #-8]
  405480:	mov	w8, #0x1                   	// #1
  405484:	tbnz	w8, #0, 405384 <tigetstr@plt+0x2e64>
  405488:	b	405520 <tigetstr@plt+0x3000>
  40548c:	mov	w21, #0xffffffea            	// #-22
  405490:	tbnz	w8, #0, 405384 <tigetstr@plt+0x2e64>
  405494:	b	405520 <tigetstr@plt+0x3000>
  405498:	mov	w21, #0xffffffea            	// #-22
  40549c:	tbnz	w8, #0, 405384 <tigetstr@plt+0x2e64>
  4054a0:	b	405520 <tigetstr@plt+0x3000>
  4054a4:	sub	x1, x29, #0x8
  4054a8:	mov	x0, x24
  4054ac:	mov	w2, wzr
  4054b0:	str	wzr, [x25]
  4054b4:	stur	xzr, [x29, #-8]
  4054b8:	bl	402280 <strtoumax@plt>
  4054bc:	ldur	x8, [x29, #-8]
  4054c0:	mov	x22, x0
  4054c4:	cmp	x8, x24
  4054c8:	b.eq	4054e0 <tigetstr@plt+0x2fc0>  // b.none
  4054cc:	add	x8, x22, #0x1
  4054d0:	cmp	x8, #0x1
  4054d4:	b.hi	405468 <tigetstr@plt+0x2f48>  // b.pmore
  4054d8:	ldr	w8, [x25]
  4054dc:	cbz	w8, 405468 <tigetstr@plt+0x2f48>
  4054e0:	ldr	w9, [x25]
  4054e4:	mov	w10, #0xffffffea            	// #-22
  4054e8:	mov	w8, wzr
  4054ec:	cmp	w9, #0x0
  4054f0:	csneg	w21, w10, w9, eq  // eq = none
  4054f4:	tbnz	w8, #0, 405384 <tigetstr@plt+0x2e64>
  4054f8:	b	405520 <tigetstr@plt+0x3000>
  4054fc:	mov	w21, #0xffffffea            	// #-22
  405500:	tbnz	w8, #0, 405384 <tigetstr@plt+0x2e64>
  405504:	b	405520 <tigetstr@plt+0x3000>
  405508:	mov	w21, #0xffffffea            	// #-22
  40550c:	tbnz	w8, #0, 405384 <tigetstr@plt+0x2e64>
  405510:	b	405520 <tigetstr@plt+0x3000>
  405514:	mov	w21, wzr
  405518:	ldr	x8, [sp, #16]
  40551c:	str	x8, [x19]
  405520:	tbnz	w21, #31, 4052e8 <tigetstr@plt+0x2dc8>
  405524:	mov	w0, w21
  405528:	ldp	x20, x19, [sp, #112]
  40552c:	ldp	x22, x21, [sp, #96]
  405530:	ldp	x24, x23, [sp, #80]
  405534:	ldp	x26, x25, [sp, #64]
  405538:	ldp	x28, x27, [sp, #48]
  40553c:	ldp	x29, x30, [sp, #32]
  405540:	add	sp, sp, #0x80
  405544:	ret
  405548:	mov	w23, #0x400                 	// #1024
  40554c:	b	405554 <tigetstr@plt+0x3034>
  405550:	mov	w23, #0x3e8                 	// #1000
  405554:	ldrsb	w24, [x24]
  405558:	adrp	x21, 409000 <tigetstr@plt+0x6ae0>
  40555c:	add	x21, x21, #0xfdf
  405560:	mov	w2, #0x9                   	// #9
  405564:	mov	x0, x21
  405568:	mov	w1, w24
  40556c:	bl	4023d0 <memchr@plt>
  405570:	cbnz	x0, 405590 <tigetstr@plt+0x3070>
  405574:	adrp	x21, 409000 <tigetstr@plt+0x6ae0>
  405578:	add	x21, x21, #0xfe8
  40557c:	mov	w2, #0x9                   	// #9
  405580:	mov	x0, x21
  405584:	mov	w1, w24
  405588:	bl	4023d0 <memchr@plt>
  40558c:	cbz	x0, 4052e0 <tigetstr@plt+0x2dc0>
  405590:	sub	w8, w0, w21
  405594:	add	w24, w8, #0x1
  405598:	add	x0, sp, #0x10
  40559c:	mov	w1, w23
  4055a0:	mov	w2, w24
  4055a4:	bl	405664 <tigetstr@plt+0x3144>
  4055a8:	mov	w21, w0
  4055ac:	cbz	x20, 4055b4 <tigetstr@plt+0x3094>
  4055b0:	str	w24, [x20]
  4055b4:	cbz	x22, 405518 <tigetstr@plt+0x2ff8>
  4055b8:	cbz	w24, 405518 <tigetstr@plt+0x2ff8>
  4055bc:	mov	w8, #0x1                   	// #1
  4055c0:	add	x0, sp, #0x8
  4055c4:	mov	w1, w23
  4055c8:	mov	w2, w24
  4055cc:	str	x8, [sp, #8]
  4055d0:	bl	405664 <tigetstr@plt+0x3144>
  4055d4:	mov	w8, #0xa                   	// #10
  4055d8:	cmp	x22, #0xb
  4055dc:	b.cc	4055f0 <tigetstr@plt+0x30d0>  // b.lo, b.ul, b.last
  4055e0:	add	x8, x8, x8, lsl #2
  4055e4:	lsl	x8, x8, #1
  4055e8:	cmp	x8, x22
  4055ec:	b.cc	4055e0 <tigetstr@plt+0x30c0>  // b.lo, b.ul, b.last
  4055f0:	cmp	w28, #0x1
  4055f4:	b.lt	405608 <tigetstr@plt+0x30e8>  // b.tstop
  4055f8:	add	x8, x8, x8, lsl #2
  4055fc:	subs	w28, w28, #0x1
  405600:	lsl	x8, x8, #1
  405604:	b.ne	4055f8 <tigetstr@plt+0x30d8>  // b.any
  405608:	ldp	x10, x9, [sp, #8]
  40560c:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  405610:	mov	w13, #0x1                   	// #1
  405614:	movk	x11, #0xcccd
  405618:	mov	w12, #0xa                   	// #10
  40561c:	b	405630 <tigetstr@plt+0x3110>
  405620:	cmp	x22, #0x9
  405624:	mov	x22, x14
  405628:	mov	x13, x15
  40562c:	b.ls	40565c <tigetstr@plt+0x313c>  // b.plast
  405630:	umulh	x14, x22, x11
  405634:	lsr	x14, x14, #3
  405638:	add	x15, x13, x13, lsl #2
  40563c:	msub	x16, x14, x12, x22
  405640:	lsl	x15, x15, #1
  405644:	cbz	x16, 405620 <tigetstr@plt+0x3100>
  405648:	udiv	x13, x8, x13
  40564c:	udiv	x13, x13, x16
  405650:	udiv	x13, x10, x13
  405654:	add	x9, x9, x13
  405658:	b	405620 <tigetstr@plt+0x3100>
  40565c:	str	x9, [sp, #16]
  405660:	b	405518 <tigetstr@plt+0x2ff8>
  405664:	cbz	w2, 40568c <tigetstr@plt+0x316c>
  405668:	sxtw	x8, w1
  40566c:	ldr	x9, [x0]
  405670:	umulh	x10, x8, x9
  405674:	cmp	xzr, x10
  405678:	b.ne	405694 <tigetstr@plt+0x3174>  // b.any
  40567c:	sub	w2, w2, #0x1
  405680:	mul	x9, x9, x8
  405684:	str	x9, [x0]
  405688:	cbnz	w2, 40566c <tigetstr@plt+0x314c>
  40568c:	mov	w0, wzr
  405690:	ret
  405694:	mov	w0, #0xffffffde            	// #-34
  405698:	ret
  40569c:	stp	x29, x30, [sp, #-16]!
  4056a0:	mov	x2, xzr
  4056a4:	mov	x29, sp
  4056a8:	bl	405280 <tigetstr@plt+0x2d60>
  4056ac:	ldp	x29, x30, [sp], #16
  4056b0:	ret
  4056b4:	stp	x29, x30, [sp, #-48]!
  4056b8:	stp	x22, x21, [sp, #16]
  4056bc:	stp	x20, x19, [sp, #32]
  4056c0:	mov	x20, x1
  4056c4:	mov	x19, x0
  4056c8:	mov	x21, x0
  4056cc:	mov	x29, sp
  4056d0:	cbz	x0, 405700 <tigetstr@plt+0x31e0>
  4056d4:	ldrb	w22, [x19]
  4056d8:	mov	x21, x19
  4056dc:	cbz	w22, 405700 <tigetstr@plt+0x31e0>
  4056e0:	mov	x21, x19
  4056e4:	bl	402300 <__ctype_b_loc@plt>
  4056e8:	ldr	x8, [x0]
  4056ec:	and	x9, x22, #0xff
  4056f0:	ldrh	w8, [x8, x9, lsl #1]
  4056f4:	tbz	w8, #11, 405700 <tigetstr@plt+0x31e0>
  4056f8:	ldrb	w22, [x21, #1]!
  4056fc:	cbnz	w22, 4056e4 <tigetstr@plt+0x31c4>
  405700:	cbz	x20, 405708 <tigetstr@plt+0x31e8>
  405704:	str	x21, [x20]
  405708:	cmp	x21, x19
  40570c:	b.ls	405720 <tigetstr@plt+0x3200>  // b.plast
  405710:	ldrb	w8, [x21]
  405714:	cmp	w8, #0x0
  405718:	cset	w0, eq  // eq = none
  40571c:	b	405724 <tigetstr@plt+0x3204>
  405720:	mov	w0, wzr
  405724:	ldp	x20, x19, [sp, #32]
  405728:	ldp	x22, x21, [sp, #16]
  40572c:	ldp	x29, x30, [sp], #48
  405730:	ret
  405734:	stp	x29, x30, [sp, #-48]!
  405738:	stp	x22, x21, [sp, #16]
  40573c:	stp	x20, x19, [sp, #32]
  405740:	mov	x20, x1
  405744:	mov	x19, x0
  405748:	mov	x21, x0
  40574c:	mov	x29, sp
  405750:	cbz	x0, 405780 <tigetstr@plt+0x3260>
  405754:	ldrb	w22, [x19]
  405758:	mov	x21, x19
  40575c:	cbz	w22, 405780 <tigetstr@plt+0x3260>
  405760:	mov	x21, x19
  405764:	bl	402300 <__ctype_b_loc@plt>
  405768:	ldr	x8, [x0]
  40576c:	and	x9, x22, #0xff
  405770:	ldrh	w8, [x8, x9, lsl #1]
  405774:	tbz	w8, #12, 405780 <tigetstr@plt+0x3260>
  405778:	ldrb	w22, [x21, #1]!
  40577c:	cbnz	w22, 405764 <tigetstr@plt+0x3244>
  405780:	cbz	x20, 405788 <tigetstr@plt+0x3268>
  405784:	str	x21, [x20]
  405788:	cmp	x21, x19
  40578c:	b.ls	4057a0 <tigetstr@plt+0x3280>  // b.plast
  405790:	ldrb	w8, [x21]
  405794:	cmp	w8, #0x0
  405798:	cset	w0, eq  // eq = none
  40579c:	b	4057a4 <tigetstr@plt+0x3284>
  4057a0:	mov	w0, wzr
  4057a4:	ldp	x20, x19, [sp, #32]
  4057a8:	ldp	x22, x21, [sp, #16]
  4057ac:	ldp	x29, x30, [sp], #48
  4057b0:	ret
  4057b4:	sub	sp, sp, #0x100
  4057b8:	stp	x29, x30, [sp, #208]
  4057bc:	add	x29, sp, #0xd0
  4057c0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4057c4:	mov	x9, sp
  4057c8:	sub	x10, x29, #0x50
  4057cc:	stp	x22, x21, [sp, #224]
  4057d0:	stp	x20, x19, [sp, #240]
  4057d4:	mov	x20, x1
  4057d8:	mov	x19, x0
  4057dc:	movk	x8, #0xff80, lsl #32
  4057e0:	add	x11, x29, #0x30
  4057e4:	add	x9, x9, #0x80
  4057e8:	add	x22, x10, #0x30
  4057ec:	stp	x2, x3, [x29, #-80]
  4057f0:	stp	x4, x5, [x29, #-64]
  4057f4:	stp	x6, x7, [x29, #-48]
  4057f8:	stp	q1, q2, [sp, #16]
  4057fc:	stp	q3, q4, [sp, #48]
  405800:	str	q0, [sp]
  405804:	stp	q5, q6, [sp, #80]
  405808:	str	q7, [sp, #112]
  40580c:	stp	x9, x8, [x29, #-16]
  405810:	stp	x11, x22, [x29, #-32]
  405814:	ldursw	x8, [x29, #-8]
  405818:	tbz	w8, #31, 40582c <tigetstr@plt+0x330c>
  40581c:	add	w9, w8, #0x8
  405820:	cmp	w9, #0x0
  405824:	stur	w9, [x29, #-8]
  405828:	b.le	40588c <tigetstr@plt+0x336c>
  40582c:	ldur	x8, [x29, #-32]
  405830:	add	x9, x8, #0x8
  405834:	stur	x9, [x29, #-32]
  405838:	ldr	x1, [x8]
  40583c:	cbz	x1, 4058a8 <tigetstr@plt+0x3388>
  405840:	ldursw	x8, [x29, #-8]
  405844:	tbz	w8, #31, 405858 <tigetstr@plt+0x3338>
  405848:	add	w9, w8, #0x8
  40584c:	cmp	w9, #0x0
  405850:	stur	w9, [x29, #-8]
  405854:	b.le	40589c <tigetstr@plt+0x337c>
  405858:	ldur	x8, [x29, #-32]
  40585c:	add	x9, x8, #0x8
  405860:	stur	x9, [x29, #-32]
  405864:	ldr	x21, [x8]
  405868:	cbz	x21, 4058a8 <tigetstr@plt+0x3388>
  40586c:	mov	x0, x19
  405870:	bl	4022e0 <strcmp@plt>
  405874:	cbz	w0, 4058c4 <tigetstr@plt+0x33a4>
  405878:	mov	x0, x19
  40587c:	mov	x1, x21
  405880:	bl	4022e0 <strcmp@plt>
  405884:	cbnz	w0, 405814 <tigetstr@plt+0x32f4>
  405888:	b	4058c8 <tigetstr@plt+0x33a8>
  40588c:	add	x8, x22, x8
  405890:	ldr	x1, [x8]
  405894:	cbnz	x1, 405840 <tigetstr@plt+0x3320>
  405898:	b	4058a8 <tigetstr@plt+0x3388>
  40589c:	add	x8, x22, x8
  4058a0:	ldr	x21, [x8]
  4058a4:	cbnz	x21, 40586c <tigetstr@plt+0x334c>
  4058a8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4058ac:	ldr	w0, [x8, #1096]
  4058b0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4058b4:	add	x1, x1, #0xff1
  4058b8:	mov	x2, x20
  4058bc:	mov	x3, x19
  4058c0:	bl	402430 <errx@plt>
  4058c4:	mov	w0, #0x1                   	// #1
  4058c8:	ldp	x20, x19, [sp, #240]
  4058cc:	ldp	x22, x21, [sp, #224]
  4058d0:	ldp	x29, x30, [sp, #208]
  4058d4:	add	sp, sp, #0x100
  4058d8:	ret
  4058dc:	cbz	x1, 405900 <tigetstr@plt+0x33e0>
  4058e0:	sxtb	w8, w2
  4058e4:	ldrsb	w9, [x0]
  4058e8:	cbz	w9, 405900 <tigetstr@plt+0x33e0>
  4058ec:	cmp	w8, w9
  4058f0:	b.eq	405904 <tigetstr@plt+0x33e4>  // b.none
  4058f4:	sub	x1, x1, #0x1
  4058f8:	add	x0, x0, #0x1
  4058fc:	cbnz	x1, 4058e4 <tigetstr@plt+0x33c4>
  405900:	mov	x0, xzr
  405904:	ret
  405908:	stp	x29, x30, [sp, #-32]!
  40590c:	stp	x20, x19, [sp, #16]
  405910:	mov	x29, sp
  405914:	mov	x20, x1
  405918:	mov	x19, x0
  40591c:	bl	40595c <tigetstr@plt+0x343c>
  405920:	cmp	w0, w0, sxth
  405924:	b.ne	405934 <tigetstr@plt+0x3414>  // b.any
  405928:	ldp	x20, x19, [sp, #16]
  40592c:	ldp	x29, x30, [sp], #32
  405930:	ret
  405934:	bl	402490 <__errno_location@plt>
  405938:	mov	w8, #0x22                  	// #34
  40593c:	str	w8, [x0]
  405940:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  405944:	ldr	w0, [x8, #1096]
  405948:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  40594c:	add	x1, x1, #0xff1
  405950:	mov	x2, x20
  405954:	mov	x3, x19
  405958:	bl	4024e0 <err@plt>
  40595c:	stp	x29, x30, [sp, #-32]!
  405960:	stp	x20, x19, [sp, #16]
  405964:	mov	x29, sp
  405968:	mov	x20, x1
  40596c:	mov	x19, x0
  405970:	bl	405a34 <tigetstr@plt+0x3514>
  405974:	cmp	x0, w0, sxtw
  405978:	b.ne	405988 <tigetstr@plt+0x3468>  // b.any
  40597c:	ldp	x20, x19, [sp, #16]
  405980:	ldp	x29, x30, [sp], #32
  405984:	ret
  405988:	bl	402490 <__errno_location@plt>
  40598c:	mov	w8, #0x22                  	// #34
  405990:	str	w8, [x0]
  405994:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  405998:	ldr	w0, [x8, #1096]
  40599c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  4059a0:	add	x1, x1, #0xff1
  4059a4:	mov	x2, x20
  4059a8:	mov	x3, x19
  4059ac:	bl	4024e0 <err@plt>
  4059b0:	stp	x29, x30, [sp, #-16]!
  4059b4:	mov	w2, #0xa                   	// #10
  4059b8:	mov	x29, sp
  4059bc:	bl	4059c8 <tigetstr@plt+0x34a8>
  4059c0:	ldp	x29, x30, [sp], #16
  4059c4:	ret
  4059c8:	stp	x29, x30, [sp, #-32]!
  4059cc:	stp	x20, x19, [sp, #16]
  4059d0:	mov	x29, sp
  4059d4:	mov	x20, x1
  4059d8:	mov	x19, x0
  4059dc:	bl	405aec <tigetstr@plt+0x35cc>
  4059e0:	cmp	w0, #0x10, lsl #12
  4059e4:	b.cs	4059f4 <tigetstr@plt+0x34d4>  // b.hs, b.nlast
  4059e8:	ldp	x20, x19, [sp, #16]
  4059ec:	ldp	x29, x30, [sp], #32
  4059f0:	ret
  4059f4:	bl	402490 <__errno_location@plt>
  4059f8:	mov	w8, #0x22                  	// #34
  4059fc:	str	w8, [x0]
  405a00:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  405a04:	ldr	w0, [x8, #1096]
  405a08:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  405a0c:	add	x1, x1, #0xff1
  405a10:	mov	x2, x20
  405a14:	mov	x3, x19
  405a18:	bl	4024e0 <err@plt>
  405a1c:	stp	x29, x30, [sp, #-16]!
  405a20:	mov	w2, #0x10                  	// #16
  405a24:	mov	x29, sp
  405a28:	bl	4059c8 <tigetstr@plt+0x34a8>
  405a2c:	ldp	x29, x30, [sp], #16
  405a30:	ret
  405a34:	stp	x29, x30, [sp, #-48]!
  405a38:	mov	x29, sp
  405a3c:	str	x21, [sp, #16]
  405a40:	stp	x20, x19, [sp, #32]
  405a44:	mov	x20, x1
  405a48:	mov	x19, x0
  405a4c:	str	xzr, [x29, #24]
  405a50:	bl	402490 <__errno_location@plt>
  405a54:	mov	x21, x0
  405a58:	str	wzr, [x0]
  405a5c:	cbz	x19, 405aa8 <tigetstr@plt+0x3588>
  405a60:	ldrb	w8, [x19]
  405a64:	cbz	w8, 405aa8 <tigetstr@plt+0x3588>
  405a68:	add	x1, x29, #0x18
  405a6c:	mov	w2, #0xa                   	// #10
  405a70:	mov	x0, x19
  405a74:	bl	401fa0 <strtoimax@plt>
  405a78:	ldr	w8, [x21]
  405a7c:	cbnz	w8, 405aa8 <tigetstr@plt+0x3588>
  405a80:	ldr	x8, [x29, #24]
  405a84:	cmp	x8, x19
  405a88:	b.eq	405aa8 <tigetstr@plt+0x3588>  // b.none
  405a8c:	cbz	x8, 405a98 <tigetstr@plt+0x3578>
  405a90:	ldrb	w8, [x8]
  405a94:	cbnz	w8, 405aa8 <tigetstr@plt+0x3588>
  405a98:	ldp	x20, x19, [sp, #32]
  405a9c:	ldr	x21, [sp, #16]
  405aa0:	ldp	x29, x30, [sp], #48
  405aa4:	ret
  405aa8:	ldr	w8, [x21]
  405aac:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  405ab0:	ldr	w0, [x9, #1096]
  405ab4:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  405ab8:	add	x1, x1, #0xff1
  405abc:	mov	x2, x20
  405ac0:	mov	x3, x19
  405ac4:	cmp	w8, #0x22
  405ac8:	b.ne	405ad0 <tigetstr@plt+0x35b0>  // b.any
  405acc:	bl	4024e0 <err@plt>
  405ad0:	bl	402430 <errx@plt>
  405ad4:	stp	x29, x30, [sp, #-16]!
  405ad8:	mov	w2, #0xa                   	// #10
  405adc:	mov	x29, sp
  405ae0:	bl	405aec <tigetstr@plt+0x35cc>
  405ae4:	ldp	x29, x30, [sp], #16
  405ae8:	ret
  405aec:	stp	x29, x30, [sp, #-32]!
  405af0:	stp	x20, x19, [sp, #16]
  405af4:	mov	x29, sp
  405af8:	mov	x20, x1
  405afc:	mov	x19, x0
  405b00:	bl	405b70 <tigetstr@plt+0x3650>
  405b04:	lsr	x8, x0, #32
  405b08:	cbnz	x8, 405b18 <tigetstr@plt+0x35f8>
  405b0c:	ldp	x20, x19, [sp, #16]
  405b10:	ldp	x29, x30, [sp], #32
  405b14:	ret
  405b18:	bl	402490 <__errno_location@plt>
  405b1c:	mov	w8, #0x22                  	// #34
  405b20:	str	w8, [x0]
  405b24:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  405b28:	ldr	w0, [x8, #1096]
  405b2c:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  405b30:	add	x1, x1, #0xff1
  405b34:	mov	x2, x20
  405b38:	mov	x3, x19
  405b3c:	bl	4024e0 <err@plt>
  405b40:	stp	x29, x30, [sp, #-16]!
  405b44:	mov	w2, #0x10                  	// #16
  405b48:	mov	x29, sp
  405b4c:	bl	405aec <tigetstr@plt+0x35cc>
  405b50:	ldp	x29, x30, [sp], #16
  405b54:	ret
  405b58:	stp	x29, x30, [sp, #-16]!
  405b5c:	mov	w2, #0xa                   	// #10
  405b60:	mov	x29, sp
  405b64:	bl	405b70 <tigetstr@plt+0x3650>
  405b68:	ldp	x29, x30, [sp], #16
  405b6c:	ret
  405b70:	sub	sp, sp, #0x40
  405b74:	stp	x29, x30, [sp, #16]
  405b78:	stp	x22, x21, [sp, #32]
  405b7c:	stp	x20, x19, [sp, #48]
  405b80:	add	x29, sp, #0x10
  405b84:	mov	w22, w2
  405b88:	mov	x20, x1
  405b8c:	mov	x19, x0
  405b90:	str	xzr, [sp, #8]
  405b94:	bl	402490 <__errno_location@plt>
  405b98:	mov	x21, x0
  405b9c:	str	wzr, [x0]
  405ba0:	cbz	x19, 405bf0 <tigetstr@plt+0x36d0>
  405ba4:	ldrb	w8, [x19]
  405ba8:	cbz	w8, 405bf0 <tigetstr@plt+0x36d0>
  405bac:	add	x1, sp, #0x8
  405bb0:	mov	x0, x19
  405bb4:	mov	w2, w22
  405bb8:	bl	402280 <strtoumax@plt>
  405bbc:	ldr	w8, [x21]
  405bc0:	cbnz	w8, 405bf0 <tigetstr@plt+0x36d0>
  405bc4:	ldr	x8, [sp, #8]
  405bc8:	cmp	x8, x19
  405bcc:	b.eq	405bf0 <tigetstr@plt+0x36d0>  // b.none
  405bd0:	cbz	x8, 405bdc <tigetstr@plt+0x36bc>
  405bd4:	ldrb	w8, [x8]
  405bd8:	cbnz	w8, 405bf0 <tigetstr@plt+0x36d0>
  405bdc:	ldp	x20, x19, [sp, #48]
  405be0:	ldp	x22, x21, [sp, #32]
  405be4:	ldp	x29, x30, [sp, #16]
  405be8:	add	sp, sp, #0x40
  405bec:	ret
  405bf0:	ldr	w8, [x21]
  405bf4:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  405bf8:	ldr	w0, [x9, #1096]
  405bfc:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  405c00:	add	x1, x1, #0xff1
  405c04:	mov	x2, x20
  405c08:	mov	x3, x19
  405c0c:	cmp	w8, #0x22
  405c10:	b.ne	405c18 <tigetstr@plt+0x36f8>  // b.any
  405c14:	bl	4024e0 <err@plt>
  405c18:	bl	402430 <errx@plt>
  405c1c:	stp	x29, x30, [sp, #-16]!
  405c20:	mov	w2, #0x10                  	// #16
  405c24:	mov	x29, sp
  405c28:	bl	405b70 <tigetstr@plt+0x3650>
  405c2c:	ldp	x29, x30, [sp], #16
  405c30:	ret
  405c34:	stp	x29, x30, [sp, #-48]!
  405c38:	mov	x29, sp
  405c3c:	str	x21, [sp, #16]
  405c40:	stp	x20, x19, [sp, #32]
  405c44:	mov	x20, x1
  405c48:	mov	x19, x0
  405c4c:	str	xzr, [x29, #24]
  405c50:	bl	402490 <__errno_location@plt>
  405c54:	mov	x21, x0
  405c58:	str	wzr, [x0]
  405c5c:	cbz	x19, 405ca4 <tigetstr@plt+0x3784>
  405c60:	ldrb	w8, [x19]
  405c64:	cbz	w8, 405ca4 <tigetstr@plt+0x3784>
  405c68:	add	x1, x29, #0x18
  405c6c:	mov	x0, x19
  405c70:	bl	401fd0 <strtod@plt>
  405c74:	ldr	w8, [x21]
  405c78:	cbnz	w8, 405ca4 <tigetstr@plt+0x3784>
  405c7c:	ldr	x8, [x29, #24]
  405c80:	cmp	x8, x19
  405c84:	b.eq	405ca4 <tigetstr@plt+0x3784>  // b.none
  405c88:	cbz	x8, 405c94 <tigetstr@plt+0x3774>
  405c8c:	ldrb	w8, [x8]
  405c90:	cbnz	w8, 405ca4 <tigetstr@plt+0x3784>
  405c94:	ldp	x20, x19, [sp, #32]
  405c98:	ldr	x21, [sp, #16]
  405c9c:	ldp	x29, x30, [sp], #48
  405ca0:	ret
  405ca4:	ldr	w8, [x21]
  405ca8:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  405cac:	ldr	w0, [x9, #1096]
  405cb0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  405cb4:	add	x1, x1, #0xff1
  405cb8:	mov	x2, x20
  405cbc:	mov	x3, x19
  405cc0:	cmp	w8, #0x22
  405cc4:	b.ne	405ccc <tigetstr@plt+0x37ac>  // b.any
  405cc8:	bl	4024e0 <err@plt>
  405ccc:	bl	402430 <errx@plt>
  405cd0:	stp	x29, x30, [sp, #-48]!
  405cd4:	mov	x29, sp
  405cd8:	str	x21, [sp, #16]
  405cdc:	stp	x20, x19, [sp, #32]
  405ce0:	mov	x20, x1
  405ce4:	mov	x19, x0
  405ce8:	str	xzr, [x29, #24]
  405cec:	bl	402490 <__errno_location@plt>
  405cf0:	mov	x21, x0
  405cf4:	str	wzr, [x0]
  405cf8:	cbz	x19, 405d44 <tigetstr@plt+0x3824>
  405cfc:	ldrb	w8, [x19]
  405d00:	cbz	w8, 405d44 <tigetstr@plt+0x3824>
  405d04:	add	x1, x29, #0x18
  405d08:	mov	w2, #0xa                   	// #10
  405d0c:	mov	x0, x19
  405d10:	bl	402310 <strtol@plt>
  405d14:	ldr	w8, [x21]
  405d18:	cbnz	w8, 405d44 <tigetstr@plt+0x3824>
  405d1c:	ldr	x8, [x29, #24]
  405d20:	cmp	x8, x19
  405d24:	b.eq	405d44 <tigetstr@plt+0x3824>  // b.none
  405d28:	cbz	x8, 405d34 <tigetstr@plt+0x3814>
  405d2c:	ldrb	w8, [x8]
  405d30:	cbnz	w8, 405d44 <tigetstr@plt+0x3824>
  405d34:	ldp	x20, x19, [sp, #32]
  405d38:	ldr	x21, [sp, #16]
  405d3c:	ldp	x29, x30, [sp], #48
  405d40:	ret
  405d44:	ldr	w8, [x21]
  405d48:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  405d4c:	ldr	w0, [x9, #1096]
  405d50:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  405d54:	add	x1, x1, #0xff1
  405d58:	mov	x2, x20
  405d5c:	mov	x3, x19
  405d60:	cmp	w8, #0x22
  405d64:	b.ne	405d6c <tigetstr@plt+0x384c>  // b.any
  405d68:	bl	4024e0 <err@plt>
  405d6c:	bl	402430 <errx@plt>
  405d70:	stp	x29, x30, [sp, #-48]!
  405d74:	mov	x29, sp
  405d78:	str	x21, [sp, #16]
  405d7c:	stp	x20, x19, [sp, #32]
  405d80:	mov	x20, x1
  405d84:	mov	x19, x0
  405d88:	str	xzr, [x29, #24]
  405d8c:	bl	402490 <__errno_location@plt>
  405d90:	mov	x21, x0
  405d94:	str	wzr, [x0]
  405d98:	cbz	x19, 405de4 <tigetstr@plt+0x38c4>
  405d9c:	ldrb	w8, [x19]
  405da0:	cbz	w8, 405de4 <tigetstr@plt+0x38c4>
  405da4:	add	x1, x29, #0x18
  405da8:	mov	w2, #0xa                   	// #10
  405dac:	mov	x0, x19
  405db0:	bl	401f30 <strtoul@plt>
  405db4:	ldr	w8, [x21]
  405db8:	cbnz	w8, 405de4 <tigetstr@plt+0x38c4>
  405dbc:	ldr	x8, [x29, #24]
  405dc0:	cmp	x8, x19
  405dc4:	b.eq	405de4 <tigetstr@plt+0x38c4>  // b.none
  405dc8:	cbz	x8, 405dd4 <tigetstr@plt+0x38b4>
  405dcc:	ldrb	w8, [x8]
  405dd0:	cbnz	w8, 405de4 <tigetstr@plt+0x38c4>
  405dd4:	ldp	x20, x19, [sp, #32]
  405dd8:	ldr	x21, [sp, #16]
  405ddc:	ldp	x29, x30, [sp], #48
  405de0:	ret
  405de4:	ldr	w8, [x21]
  405de8:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  405dec:	ldr	w0, [x9, #1096]
  405df0:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  405df4:	add	x1, x1, #0xff1
  405df8:	mov	x2, x20
  405dfc:	mov	x3, x19
  405e00:	cmp	w8, #0x22
  405e04:	b.ne	405e0c <tigetstr@plt+0x38ec>  // b.any
  405e08:	bl	4024e0 <err@plt>
  405e0c:	bl	402430 <errx@plt>
  405e10:	sub	sp, sp, #0x30
  405e14:	stp	x20, x19, [sp, #32]
  405e18:	mov	x20, x1
  405e1c:	add	x1, sp, #0x8
  405e20:	stp	x29, x30, [sp, #16]
  405e24:	add	x29, sp, #0x10
  405e28:	mov	x19, x0
  405e2c:	bl	40569c <tigetstr@plt+0x317c>
  405e30:	cbnz	w0, 405e48 <tigetstr@plt+0x3928>
  405e34:	ldr	x0, [sp, #8]
  405e38:	ldp	x20, x19, [sp, #32]
  405e3c:	ldp	x29, x30, [sp, #16]
  405e40:	add	sp, sp, #0x30
  405e44:	ret
  405e48:	bl	402490 <__errno_location@plt>
  405e4c:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  405e50:	ldr	w8, [x0]
  405e54:	ldr	w0, [x9, #1096]
  405e58:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  405e5c:	add	x1, x1, #0xff1
  405e60:	mov	x2, x20
  405e64:	mov	x3, x19
  405e68:	cbnz	w8, 405e70 <tigetstr@plt+0x3950>
  405e6c:	bl	402430 <errx@plt>
  405e70:	bl	4024e0 <err@plt>
  405e74:	stp	x29, x30, [sp, #-32]!
  405e78:	str	x19, [sp, #16]
  405e7c:	mov	x19, x1
  405e80:	mov	x1, x2
  405e84:	mov	x29, sp
  405e88:	bl	405c34 <tigetstr@plt+0x3714>
  405e8c:	fcvtzs	x8, d0
  405e90:	mov	x9, #0x848000000000        	// #145685290680320
  405e94:	movk	x9, #0x412e, lsl #48
  405e98:	scvtf	d1, x8
  405e9c:	fmov	d2, x9
  405ea0:	fsub	d0, d0, d1
  405ea4:	fmul	d0, d0, d2
  405ea8:	fcvtzs	x9, d0
  405eac:	stp	x8, x9, [x19]
  405eb0:	ldr	x19, [sp, #16]
  405eb4:	ldp	x29, x30, [sp], #32
  405eb8:	ret
  405ebc:	and	w8, w0, #0xf000
  405ec0:	sub	w8, w8, #0x1, lsl #12
  405ec4:	lsr	w9, w8, #12
  405ec8:	cmp	w9, #0xb
  405ecc:	mov	w8, wzr
  405ed0:	b.hi	405f24 <tigetstr@plt+0x3a04>  // b.pmore
  405ed4:	adrp	x10, 409000 <tigetstr@plt+0x6ae0>
  405ed8:	add	x10, x10, #0xfd3
  405edc:	adr	x11, 405ef0 <tigetstr@plt+0x39d0>
  405ee0:	ldrb	w12, [x10, x9]
  405ee4:	add	x11, x11, x12, lsl #2
  405ee8:	mov	w9, #0x64                  	// #100
  405eec:	br	x11
  405ef0:	mov	w9, #0x70                  	// #112
  405ef4:	b	405f1c <tigetstr@plt+0x39fc>
  405ef8:	mov	w9, #0x63                  	// #99
  405efc:	b	405f1c <tigetstr@plt+0x39fc>
  405f00:	mov	w9, #0x62                  	// #98
  405f04:	b	405f1c <tigetstr@plt+0x39fc>
  405f08:	mov	w9, #0x6c                  	// #108
  405f0c:	b	405f1c <tigetstr@plt+0x39fc>
  405f10:	mov	w9, #0x73                  	// #115
  405f14:	b	405f1c <tigetstr@plt+0x39fc>
  405f18:	mov	w9, #0x2d                  	// #45
  405f1c:	mov	w8, #0x1                   	// #1
  405f20:	strb	w9, [x1]
  405f24:	tst	w0, #0x100
  405f28:	mov	w9, #0x72                  	// #114
  405f2c:	mov	w10, #0x2d                  	// #45
  405f30:	add	x11, x1, x8
  405f34:	mov	w12, #0x77                  	// #119
  405f38:	csel	w17, w10, w9, eq  // eq = none
  405f3c:	tst	w0, #0x80
  405f40:	mov	w14, #0x53                  	// #83
  405f44:	mov	w15, #0x73                  	// #115
  405f48:	mov	w16, #0x78                  	// #120
  405f4c:	strb	w17, [x11]
  405f50:	csel	w17, w10, w12, eq  // eq = none
  405f54:	tst	w0, #0x40
  405f58:	orr	x13, x8, #0x2
  405f5c:	strb	w17, [x11, #1]
  405f60:	csel	w11, w15, w14, ne  // ne = any
  405f64:	csel	w17, w16, w10, ne  // ne = any
  405f68:	tst	w0, #0x800
  405f6c:	csel	w11, w17, w11, eq  // eq = none
  405f70:	add	x13, x13, x1
  405f74:	tst	w0, #0x20
  405f78:	strb	w11, [x13]
  405f7c:	csel	w11, w10, w9, eq  // eq = none
  405f80:	tst	w0, #0x10
  405f84:	strb	w11, [x13, #1]
  405f88:	csel	w11, w10, w12, eq  // eq = none
  405f8c:	tst	w0, #0x8
  405f90:	csel	w14, w15, w14, ne  // ne = any
  405f94:	csel	w15, w16, w10, ne  // ne = any
  405f98:	tst	w0, #0x400
  405f9c:	orr	x8, x8, #0x6
  405fa0:	csel	w14, w15, w14, eq  // eq = none
  405fa4:	tst	w0, #0x4
  405fa8:	add	x8, x8, x1
  405fac:	csel	w9, w10, w9, eq  // eq = none
  405fb0:	tst	w0, #0x2
  405fb4:	mov	w17, #0x54                  	// #84
  405fb8:	strb	w11, [x13, #2]
  405fbc:	mov	w11, #0x74                  	// #116
  405fc0:	strb	w14, [x13, #3]
  405fc4:	strb	w9, [x8]
  405fc8:	csel	w9, w10, w12, eq  // eq = none
  405fcc:	tst	w0, #0x1
  405fd0:	strb	w9, [x8, #1]
  405fd4:	csel	w9, w11, w17, ne  // ne = any
  405fd8:	csel	w10, w16, w10, ne  // ne = any
  405fdc:	tst	w0, #0x200
  405fe0:	csel	w9, w10, w9, eq  // eq = none
  405fe4:	mov	x0, x1
  405fe8:	strb	w9, [x8, #2]
  405fec:	strb	wzr, [x8, #3]
  405ff0:	ret
  405ff4:	sub	sp, sp, #0x60
  405ff8:	stp	x22, x21, [sp, #64]
  405ffc:	stp	x20, x19, [sp, #80]
  406000:	mov	x21, x1
  406004:	mov	w20, w0
  406008:	add	x22, sp, #0x8
  40600c:	stp	x29, x30, [sp, #48]
  406010:	add	x29, sp, #0x30
  406014:	tbz	w0, #1, 406024 <tigetstr@plt+0x3b04>
  406018:	orr	x22, x22, #0x1
  40601c:	mov	w8, #0x20                  	// #32
  406020:	strb	w8, [sp, #8]
  406024:	mov	x0, x21
  406028:	bl	4061c4 <tigetstr@plt+0x3ca4>
  40602c:	cbz	w0, 406050 <tigetstr@plt+0x3b30>
  406030:	mov	w8, #0x6667                	// #26215
  406034:	movk	w8, #0x6666, lsl #16
  406038:	smull	x8, w0, w8
  40603c:	lsr	x9, x8, #63
  406040:	asr	x8, x8, #34
  406044:	add	w8, w8, w9
  406048:	sxtw	x9, w8
  40604c:	b	406054 <tigetstr@plt+0x3b34>
  406050:	mov	x9, xzr
  406054:	adrp	x8, 409000 <tigetstr@plt+0x6ae0>
  406058:	add	x8, x8, #0xffa
  40605c:	ldrb	w11, [x8, x9]
  406060:	mov	x10, #0xffffffffffffffff    	// #-1
  406064:	lsl	x8, x10, x0
  406068:	bic	x8, x21, x8
  40606c:	cmp	w0, #0x0
  406070:	mov	x10, x22
  406074:	lsr	x19, x21, x0
  406078:	csel	x8, x8, xzr, ne  // ne = any
  40607c:	strb	w11, [x10], #1
  406080:	tbz	w20, #0, 406094 <tigetstr@plt+0x3b74>
  406084:	cbz	x9, 406094 <tigetstr@plt+0x3b74>
  406088:	mov	w9, #0x4269                	// #17001
  40608c:	add	x10, x22, #0x3
  406090:	sturh	w9, [x22, #1]
  406094:	strb	wzr, [x10]
  406098:	cbz	x8, 4060e0 <tigetstr@plt+0x3bc0>
  40609c:	sub	w9, w0, #0xa
  4060a0:	lsr	x8, x8, x9
  4060a4:	tbnz	w20, #2, 4060ec <tigetstr@plt+0x3bcc>
  4060a8:	mov	x10, #0xf5c3                	// #62915
  4060ac:	movk	x10, #0x5c28, lsl #16
  4060b0:	add	x9, x8, #0x32
  4060b4:	movk	x10, #0xc28f, lsl #32
  4060b8:	movk	x10, #0x28f5, lsl #48
  4060bc:	sub	x8, x8, #0x3b6
  4060c0:	lsr	x9, x9, #2
  4060c4:	cmp	x8, #0x64
  4060c8:	umulh	x8, x9, x10
  4060cc:	lsr	x8, x8, #2
  4060d0:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  4060d4:	cinc	w19, w19, cc  // cc = lo, ul, last
  4060d8:	cbnz	x20, 40611c <tigetstr@plt+0x3bfc>
  4060dc:	b	40618c <tigetstr@plt+0x3c6c>
  4060e0:	mov	x20, xzr
  4060e4:	cbnz	x20, 40611c <tigetstr@plt+0x3bfc>
  4060e8:	b	40618c <tigetstr@plt+0x3c6c>
  4060ec:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4060f0:	add	x8, x8, #0x5
  4060f4:	movk	x9, #0xcccd
  4060f8:	umulh	x10, x8, x9
  4060fc:	lsr	x20, x10, #3
  406100:	mul	x9, x20, x9
  406104:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  406108:	ror	x9, x9, #1
  40610c:	movk	x10, #0x1999, lsl #48
  406110:	cmp	x9, x10
  406114:	b.ls	40616c <tigetstr@plt+0x3c4c>  // b.plast
  406118:	cbz	x20, 40618c <tigetstr@plt+0x3c6c>
  40611c:	bl	4020c0 <localeconv@plt>
  406120:	cbz	x0, 406130 <tigetstr@plt+0x3c10>
  406124:	ldr	x4, [x0]
  406128:	cbnz	x4, 406138 <tigetstr@plt+0x3c18>
  40612c:	b	406140 <tigetstr@plt+0x3c20>
  406130:	mov	x4, xzr
  406134:	cbz	x4, 406140 <tigetstr@plt+0x3c20>
  406138:	ldrb	w8, [x4]
  40613c:	cbnz	w8, 406148 <tigetstr@plt+0x3c28>
  406140:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  406144:	add	x4, x4, #0x154
  406148:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  40614c:	add	x2, x2, #0x2
  406150:	add	x0, sp, #0x10
  406154:	add	x6, sp, #0x8
  406158:	mov	w1, #0x20                  	// #32
  40615c:	mov	w3, w19
  406160:	mov	x5, x20
  406164:	bl	4020b0 <snprintf@plt>
  406168:	b	4061a8 <tigetstr@plt+0x3c88>
  40616c:	mov	x9, #0xf5c3                	// #62915
  406170:	movk	x9, #0x5c28, lsl #16
  406174:	movk	x9, #0xc28f, lsl #32
  406178:	lsr	x8, x8, #2
  40617c:	movk	x9, #0x28f5, lsl #48
  406180:	umulh	x8, x8, x9
  406184:	lsr	x20, x8, #2
  406188:	cbnz	x20, 40611c <tigetstr@plt+0x3bfc>
  40618c:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  406190:	add	x2, x2, #0xc
  406194:	add	x0, sp, #0x10
  406198:	add	x4, sp, #0x8
  40619c:	mov	w1, #0x20                  	// #32
  4061a0:	mov	w3, w19
  4061a4:	bl	4020b0 <snprintf@plt>
  4061a8:	add	x0, sp, #0x10
  4061ac:	bl	402220 <strdup@plt>
  4061b0:	ldp	x20, x19, [sp, #80]
  4061b4:	ldp	x22, x21, [sp, #64]
  4061b8:	ldp	x29, x30, [sp, #48]
  4061bc:	add	sp, sp, #0x60
  4061c0:	ret
  4061c4:	mov	w8, #0xa                   	// #10
  4061c8:	lsr	x9, x0, x8
  4061cc:	cbz	x9, 4061e0 <tigetstr@plt+0x3cc0>
  4061d0:	cmp	x8, #0x33
  4061d4:	add	x8, x8, #0xa
  4061d8:	b.cc	4061c8 <tigetstr@plt+0x3ca8>  // b.lo, b.ul, b.last
  4061dc:	mov	w8, #0x46                  	// #70
  4061e0:	sub	w0, w8, #0xa
  4061e4:	ret
  4061e8:	stp	x29, x30, [sp, #-80]!
  4061ec:	stp	x26, x25, [sp, #16]
  4061f0:	stp	x24, x23, [sp, #32]
  4061f4:	stp	x22, x21, [sp, #48]
  4061f8:	stp	x20, x19, [sp, #64]
  4061fc:	mov	x29, sp
  406200:	cbz	x0, 4062e4 <tigetstr@plt+0x3dc4>
  406204:	mov	x20, x3
  406208:	mov	w19, #0xffffffff            	// #-1
  40620c:	cbz	x3, 406300 <tigetstr@plt+0x3de0>
  406210:	mov	x21, x2
  406214:	cbz	x2, 406300 <tigetstr@plt+0x3de0>
  406218:	mov	x22, x1
  40621c:	cbz	x1, 406300 <tigetstr@plt+0x3de0>
  406220:	ldrb	w8, [x0]
  406224:	cbz	w8, 406300 <tigetstr@plt+0x3de0>
  406228:	ldrb	w8, [x0]
  40622c:	cbz	w8, 4062ec <tigetstr@plt+0x3dcc>
  406230:	mov	x24, xzr
  406234:	mov	x23, xzr
  406238:	add	x25, x0, #0x1
  40623c:	b	406248 <tigetstr@plt+0x3d28>
  406240:	ldrb	w8, [x25], #1
  406244:	cbz	w8, 4062fc <tigetstr@plt+0x3ddc>
  406248:	cmp	x24, x21
  40624c:	b.cs	4062bc <tigetstr@plt+0x3d9c>  // b.hs, b.nlast
  406250:	ldrb	w10, [x25]
  406254:	sub	x9, x25, #0x1
  406258:	cmp	x23, #0x0
  40625c:	and	w8, w8, #0xff
  406260:	csel	x23, x9, x23, eq  // eq = none
  406264:	cmp	w8, #0x2c
  406268:	csel	x8, x9, xzr, eq  // eq = none
  40626c:	cmp	w10, #0x0
  406270:	csel	x26, x25, x8, eq  // eq = none
  406274:	mov	w8, #0x4                   	// #4
  406278:	cbz	x23, 4062c4 <tigetstr@plt+0x3da4>
  40627c:	cbz	x26, 4062c4 <tigetstr@plt+0x3da4>
  406280:	subs	x1, x26, x23
  406284:	b.ls	4062d4 <tigetstr@plt+0x3db4>  // b.plast
  406288:	mov	x0, x23
  40628c:	blr	x20
  406290:	cmn	w0, #0x1
  406294:	b.eq	4062d4 <tigetstr@plt+0x3db4>  // b.none
  406298:	str	w0, [x22, x24, lsl #2]
  40629c:	ldrb	w8, [x26]
  4062a0:	mov	x23, xzr
  4062a4:	add	x24, x24, #0x1
  4062a8:	cmp	w8, #0x0
  4062ac:	cset	w8, eq  // eq = none
  4062b0:	lsl	w8, w8, #1
  4062b4:	cbnz	w8, 4062c8 <tigetstr@plt+0x3da8>
  4062b8:	b	406240 <tigetstr@plt+0x3d20>
  4062bc:	mov	w19, #0xfffffffe            	// #-2
  4062c0:	mov	w8, #0x1                   	// #1
  4062c4:	cbz	w8, 406240 <tigetstr@plt+0x3d20>
  4062c8:	cmp	w8, #0x4
  4062cc:	b.eq	406240 <tigetstr@plt+0x3d20>  // b.none
  4062d0:	b	4062f4 <tigetstr@plt+0x3dd4>
  4062d4:	mov	w19, #0xffffffff            	// #-1
  4062d8:	mov	w8, #0x1                   	// #1
  4062dc:	cbnz	w8, 4062c8 <tigetstr@plt+0x3da8>
  4062e0:	b	406240 <tigetstr@plt+0x3d20>
  4062e4:	mov	w19, #0xffffffff            	// #-1
  4062e8:	b	406300 <tigetstr@plt+0x3de0>
  4062ec:	mov	x24, xzr
  4062f0:	b	4062fc <tigetstr@plt+0x3ddc>
  4062f4:	cmp	w8, #0x2
  4062f8:	b.ne	406300 <tigetstr@plt+0x3de0>  // b.any
  4062fc:	mov	w19, w24
  406300:	mov	w0, w19
  406304:	ldp	x20, x19, [sp, #64]
  406308:	ldp	x22, x21, [sp, #48]
  40630c:	ldp	x24, x23, [sp, #32]
  406310:	ldp	x26, x25, [sp, #16]
  406314:	ldp	x29, x30, [sp], #80
  406318:	ret
  40631c:	stp	x29, x30, [sp, #-32]!
  406320:	str	x19, [sp, #16]
  406324:	mov	x29, sp
  406328:	cbz	x0, 40634c <tigetstr@plt+0x3e2c>
  40632c:	mov	x19, x3
  406330:	mov	w8, #0xffffffff            	// #-1
  406334:	cbz	x3, 406350 <tigetstr@plt+0x3e30>
  406338:	ldrb	w9, [x0]
  40633c:	cbz	w9, 406350 <tigetstr@plt+0x3e30>
  406340:	ldr	x8, [x19]
  406344:	cmp	x8, x2
  406348:	b.ls	406360 <tigetstr@plt+0x3e40>  // b.plast
  40634c:	mov	w8, #0xffffffff            	// #-1
  406350:	ldr	x19, [sp, #16]
  406354:	mov	w0, w8
  406358:	ldp	x29, x30, [sp], #32
  40635c:	ret
  406360:	cmp	w9, #0x2b
  406364:	b.ne	406370 <tigetstr@plt+0x3e50>  // b.any
  406368:	add	x0, x0, #0x1
  40636c:	b	406374 <tigetstr@plt+0x3e54>
  406370:	str	xzr, [x19]
  406374:	ldr	x8, [x19]
  406378:	mov	x3, x4
  40637c:	add	x1, x1, x8, lsl #2
  406380:	sub	x2, x2, x8
  406384:	bl	4061e8 <tigetstr@plt+0x3cc8>
  406388:	mov	w8, w0
  40638c:	cmp	w0, #0x1
  406390:	b.lt	406350 <tigetstr@plt+0x3e30>  // b.tstop
  406394:	ldr	x9, [x19]
  406398:	add	x9, x9, w8, sxtw
  40639c:	str	x9, [x19]
  4063a0:	b	406350 <tigetstr@plt+0x3e30>
  4063a4:	stp	x29, x30, [sp, #-80]!
  4063a8:	stp	x22, x21, [sp, #48]
  4063ac:	mov	w21, #0xffffffea            	// #-22
  4063b0:	str	x25, [sp, #16]
  4063b4:	stp	x24, x23, [sp, #32]
  4063b8:	stp	x20, x19, [sp, #64]
  4063bc:	mov	x29, sp
  4063c0:	cbz	x1, 4064ac <tigetstr@plt+0x3f8c>
  4063c4:	cbz	x0, 4064ac <tigetstr@plt+0x3f8c>
  4063c8:	mov	x19, x2
  4063cc:	cbz	x2, 4064ac <tigetstr@plt+0x3f8c>
  4063d0:	ldrb	w8, [x0]
  4063d4:	cbz	w8, 4064a8 <tigetstr@plt+0x3f88>
  4063d8:	mov	x20, x1
  4063dc:	mov	x22, xzr
  4063e0:	add	x23, x0, #0x1
  4063e4:	mov	w24, #0x1                   	// #1
  4063e8:	b	4063f4 <tigetstr@plt+0x3ed4>
  4063ec:	ldrb	w8, [x23], #1
  4063f0:	cbz	w8, 4064a8 <tigetstr@plt+0x3f88>
  4063f4:	mov	x9, x23
  4063f8:	ldrb	w10, [x9], #-1
  4063fc:	cmp	x22, #0x0
  406400:	and	w8, w8, #0xff
  406404:	csel	x22, x9, x22, eq  // eq = none
  406408:	cmp	w8, #0x2c
  40640c:	csel	x8, x9, xzr, eq  // eq = none
  406410:	cmp	w10, #0x0
  406414:	csel	x25, x23, x8, eq  // eq = none
  406418:	mov	w8, #0x4                   	// #4
  40641c:	cbz	x22, 406480 <tigetstr@plt+0x3f60>
  406420:	cbz	x25, 406480 <tigetstr@plt+0x3f60>
  406424:	subs	x1, x25, x22
  406428:	b.ls	406478 <tigetstr@plt+0x3f58>  // b.plast
  40642c:	mov	x0, x22
  406430:	blr	x19
  406434:	tbnz	w0, #31, 406490 <tigetstr@plt+0x3f70>
  406438:	add	w8, w0, #0x7
  40643c:	cmp	w0, #0x0
  406440:	csel	w8, w8, w0, lt  // lt = tstop
  406444:	sbfx	x8, x8, #3, #29
  406448:	ldrb	w9, [x20, x8]
  40644c:	and	w10, w0, #0x7
  406450:	lsl	w10, w24, w10
  406454:	mov	x22, xzr
  406458:	orr	w9, w9, w10
  40645c:	strb	w9, [x20, x8]
  406460:	ldrb	w8, [x25]
  406464:	cmp	w8, #0x0
  406468:	cset	w8, eq  // eq = none
  40646c:	lsl	w8, w8, #1
  406470:	cbnz	w8, 406484 <tigetstr@plt+0x3f64>
  406474:	b	4063ec <tigetstr@plt+0x3ecc>
  406478:	mov	w21, #0xffffffff            	// #-1
  40647c:	mov	w8, #0x1                   	// #1
  406480:	cbz	w8, 4063ec <tigetstr@plt+0x3ecc>
  406484:	cmp	w8, #0x4
  406488:	b.eq	4063ec <tigetstr@plt+0x3ecc>  // b.none
  40648c:	b	4064a0 <tigetstr@plt+0x3f80>
  406490:	mov	w8, #0x1                   	// #1
  406494:	mov	w21, w0
  406498:	cbnz	w8, 406484 <tigetstr@plt+0x3f64>
  40649c:	b	4063ec <tigetstr@plt+0x3ecc>
  4064a0:	cmp	w8, #0x2
  4064a4:	b.ne	4064ac <tigetstr@plt+0x3f8c>  // b.any
  4064a8:	mov	w21, wzr
  4064ac:	mov	w0, w21
  4064b0:	ldp	x20, x19, [sp, #64]
  4064b4:	ldp	x22, x21, [sp, #48]
  4064b8:	ldp	x24, x23, [sp, #32]
  4064bc:	ldr	x25, [sp, #16]
  4064c0:	ldp	x29, x30, [sp], #80
  4064c4:	ret
  4064c8:	stp	x29, x30, [sp, #-64]!
  4064cc:	stp	x22, x21, [sp, #32]
  4064d0:	mov	w21, #0xffffffea            	// #-22
  4064d4:	stp	x24, x23, [sp, #16]
  4064d8:	stp	x20, x19, [sp, #48]
  4064dc:	mov	x29, sp
  4064e0:	cbz	x1, 4065b0 <tigetstr@plt+0x4090>
  4064e4:	cbz	x0, 4065b0 <tigetstr@plt+0x4090>
  4064e8:	mov	x19, x2
  4064ec:	cbz	x2, 4065b0 <tigetstr@plt+0x4090>
  4064f0:	ldrb	w8, [x0]
  4064f4:	cbz	w8, 4065ac <tigetstr@plt+0x408c>
  4064f8:	mov	x20, x1
  4064fc:	mov	x22, xzr
  406500:	add	x23, x0, #0x1
  406504:	b	406510 <tigetstr@plt+0x3ff0>
  406508:	ldrb	w8, [x23], #1
  40650c:	cbz	w8, 4065ac <tigetstr@plt+0x408c>
  406510:	mov	x9, x23
  406514:	ldrb	w10, [x9], #-1
  406518:	cmp	x22, #0x0
  40651c:	and	w8, w8, #0xff
  406520:	csel	x22, x9, x22, eq  // eq = none
  406524:	cmp	w8, #0x2c
  406528:	csel	x8, x9, xzr, eq  // eq = none
  40652c:	cmp	w10, #0x0
  406530:	csel	x24, x23, x8, eq  // eq = none
  406534:	mov	w8, #0x4                   	// #4
  406538:	cbz	x22, 406584 <tigetstr@plt+0x4064>
  40653c:	cbz	x24, 406584 <tigetstr@plt+0x4064>
  406540:	subs	x1, x24, x22
  406544:	b.ls	40657c <tigetstr@plt+0x405c>  // b.plast
  406548:	mov	x0, x22
  40654c:	blr	x19
  406550:	tbnz	x0, #63, 406594 <tigetstr@plt+0x4074>
  406554:	ldr	x8, [x20]
  406558:	mov	x22, xzr
  40655c:	orr	x8, x8, x0
  406560:	str	x8, [x20]
  406564:	ldrb	w8, [x24]
  406568:	cmp	w8, #0x0
  40656c:	cset	w8, eq  // eq = none
  406570:	lsl	w8, w8, #1
  406574:	cbnz	w8, 406588 <tigetstr@plt+0x4068>
  406578:	b	406508 <tigetstr@plt+0x3fe8>
  40657c:	mov	w21, #0xffffffff            	// #-1
  406580:	mov	w8, #0x1                   	// #1
  406584:	cbz	w8, 406508 <tigetstr@plt+0x3fe8>
  406588:	cmp	w8, #0x4
  40658c:	b.eq	406508 <tigetstr@plt+0x3fe8>  // b.none
  406590:	b	4065a4 <tigetstr@plt+0x4084>
  406594:	mov	w8, #0x1                   	// #1
  406598:	mov	w21, w0
  40659c:	cbnz	w8, 406588 <tigetstr@plt+0x4068>
  4065a0:	b	406508 <tigetstr@plt+0x3fe8>
  4065a4:	cmp	w8, #0x2
  4065a8:	b.ne	4065b0 <tigetstr@plt+0x4090>  // b.any
  4065ac:	mov	w21, wzr
  4065b0:	mov	w0, w21
  4065b4:	ldp	x20, x19, [sp, #48]
  4065b8:	ldp	x22, x21, [sp, #32]
  4065bc:	ldp	x24, x23, [sp, #16]
  4065c0:	ldp	x29, x30, [sp], #64
  4065c4:	ret
  4065c8:	stp	x29, x30, [sp, #-64]!
  4065cc:	mov	x29, sp
  4065d0:	str	x23, [sp, #16]
  4065d4:	stp	x22, x21, [sp, #32]
  4065d8:	stp	x20, x19, [sp, #48]
  4065dc:	str	xzr, [x29, #24]
  4065e0:	cbz	x0, 4066d0 <tigetstr@plt+0x41b0>
  4065e4:	mov	w21, w3
  4065e8:	mov	x19, x2
  4065ec:	mov	x23, x1
  4065f0:	mov	x22, x0
  4065f4:	str	w3, [x1]
  4065f8:	str	w3, [x2]
  4065fc:	bl	402490 <__errno_location@plt>
  406600:	str	wzr, [x0]
  406604:	ldrb	w8, [x22]
  406608:	mov	x20, x0
  40660c:	cmp	w8, #0x3a
  406610:	b.ne	406658 <tigetstr@plt+0x4138>  // b.any
  406614:	add	x21, x22, #0x1
  406618:	add	x1, x29, #0x18
  40661c:	mov	w2, #0xa                   	// #10
  406620:	mov	x0, x21
  406624:	bl	402310 <strtol@plt>
  406628:	str	w0, [x19]
  40662c:	ldr	w8, [x20]
  406630:	mov	w0, #0xffffffff            	// #-1
  406634:	cbnz	w8, 4066d0 <tigetstr@plt+0x41b0>
  406638:	ldr	x8, [x29, #24]
  40663c:	cbz	x8, 4066d0 <tigetstr@plt+0x41b0>
  406640:	cmp	x8, x21
  406644:	mov	w0, #0xffffffff            	// #-1
  406648:	b.eq	4066d0 <tigetstr@plt+0x41b0>  // b.none
  40664c:	ldrb	w8, [x8]
  406650:	cbz	w8, 4066cc <tigetstr@plt+0x41ac>
  406654:	b	4066d0 <tigetstr@plt+0x41b0>
  406658:	add	x1, x29, #0x18
  40665c:	mov	w2, #0xa                   	// #10
  406660:	mov	x0, x22
  406664:	bl	402310 <strtol@plt>
  406668:	str	w0, [x23]
  40666c:	str	w0, [x19]
  406670:	ldr	x8, [x29, #24]
  406674:	mov	w0, #0xffffffff            	// #-1
  406678:	cmp	x8, x22
  40667c:	b.eq	4066d0 <tigetstr@plt+0x41b0>  // b.none
  406680:	ldr	w9, [x20]
  406684:	cbnz	w9, 4066d0 <tigetstr@plt+0x41b0>
  406688:	cbz	x8, 4066d0 <tigetstr@plt+0x41b0>
  40668c:	ldrb	w9, [x8]
  406690:	cmp	w9, #0x2d
  406694:	b.eq	4066b8 <tigetstr@plt+0x4198>  // b.none
  406698:	cmp	w9, #0x3a
  40669c:	b.ne	4066cc <tigetstr@plt+0x41ac>  // b.any
  4066a0:	ldrb	w10, [x8, #1]
  4066a4:	cbz	w10, 4066c8 <tigetstr@plt+0x41a8>
  4066a8:	cmp	w9, #0x3a
  4066ac:	b.eq	4066b8 <tigetstr@plt+0x4198>  // b.none
  4066b0:	cmp	w9, #0x2d
  4066b4:	b.ne	4066cc <tigetstr@plt+0x41ac>  // b.any
  4066b8:	add	x21, x8, #0x1
  4066bc:	str	xzr, [x29, #24]
  4066c0:	str	wzr, [x20]
  4066c4:	b	406618 <tigetstr@plt+0x40f8>
  4066c8:	str	w21, [x19]
  4066cc:	mov	w0, wzr
  4066d0:	ldp	x20, x19, [sp, #48]
  4066d4:	ldp	x22, x21, [sp, #32]
  4066d8:	ldr	x23, [sp, #16]
  4066dc:	ldp	x29, x30, [sp], #64
  4066e0:	ret
  4066e4:	sub	sp, sp, #0x50
  4066e8:	stp	x20, x19, [sp, #64]
  4066ec:	mov	x20, x1
  4066f0:	mov	x19, x0
  4066f4:	stp	x29, x30, [sp, #16]
  4066f8:	stp	x24, x23, [sp, #32]
  4066fc:	stp	x22, x21, [sp, #48]
  406700:	add	x29, sp, #0x10
  406704:	mov	w0, wzr
  406708:	cbz	x20, 4067d4 <tigetstr@plt+0x42b4>
  40670c:	cbz	x19, 4067d4 <tigetstr@plt+0x42b4>
  406710:	add	x1, sp, #0x8
  406714:	mov	x0, x19
  406718:	bl	4067ec <tigetstr@plt+0x42cc>
  40671c:	mov	x21, x0
  406720:	mov	x1, sp
  406724:	mov	x0, x20
  406728:	bl	4067ec <tigetstr@plt+0x42cc>
  40672c:	ldp	x24, x22, [sp]
  406730:	adds	x8, x24, x22
  406734:	b.eq	406760 <tigetstr@plt+0x4240>  // b.none
  406738:	mov	x23, x0
  40673c:	cmp	x8, #0x1
  406740:	b.ne	406788 <tigetstr@plt+0x4268>  // b.any
  406744:	cbz	x21, 40676c <tigetstr@plt+0x424c>
  406748:	ldrb	w8, [x21]
  40674c:	cmp	w8, #0x2f
  406750:	b.ne	40676c <tigetstr@plt+0x424c>  // b.any
  406754:	mov	w0, #0x1                   	// #1
  406758:	cbnz	w0, 4067c8 <tigetstr@plt+0x42a8>
  40675c:	b	406704 <tigetstr@plt+0x41e4>
  406760:	mov	w0, #0x1                   	// #1
  406764:	cbnz	w0, 4067c8 <tigetstr@plt+0x42a8>
  406768:	b	406704 <tigetstr@plt+0x41e4>
  40676c:	cbz	x23, 406788 <tigetstr@plt+0x4268>
  406770:	ldrb	w8, [x23]
  406774:	cmp	w8, #0x2f
  406778:	b.ne	406788 <tigetstr@plt+0x4268>  // b.any
  40677c:	mov	w0, #0x1                   	// #1
  406780:	cbnz	w0, 4067c8 <tigetstr@plt+0x42a8>
  406784:	b	406704 <tigetstr@plt+0x41e4>
  406788:	mov	w0, #0x3                   	// #3
  40678c:	cbz	x21, 4067b4 <tigetstr@plt+0x4294>
  406790:	cbz	x23, 4067b4 <tigetstr@plt+0x4294>
  406794:	cmp	x22, x24
  406798:	b.ne	4067b4 <tigetstr@plt+0x4294>  // b.any
  40679c:	mov	x0, x21
  4067a0:	mov	x1, x23
  4067a4:	mov	x2, x22
  4067a8:	bl	402160 <strncmp@plt>
  4067ac:	cbz	w0, 4067bc <tigetstr@plt+0x429c>
  4067b0:	mov	w0, #0x3                   	// #3
  4067b4:	cbnz	w0, 4067c8 <tigetstr@plt+0x42a8>
  4067b8:	b	406704 <tigetstr@plt+0x41e4>
  4067bc:	add	x19, x21, x22
  4067c0:	add	x20, x23, x24
  4067c4:	cbz	w0, 406704 <tigetstr@plt+0x41e4>
  4067c8:	cmp	w0, #0x3
  4067cc:	b.ne	4067d4 <tigetstr@plt+0x42b4>  // b.any
  4067d0:	mov	w0, wzr
  4067d4:	ldp	x20, x19, [sp, #64]
  4067d8:	ldp	x22, x21, [sp, #48]
  4067dc:	ldp	x24, x23, [sp, #32]
  4067e0:	ldp	x29, x30, [sp, #16]
  4067e4:	add	sp, sp, #0x50
  4067e8:	ret
  4067ec:	mov	x8, x0
  4067f0:	str	xzr, [x1]
  4067f4:	mov	x0, x8
  4067f8:	cbz	x8, 406840 <tigetstr@plt+0x4320>
  4067fc:	ldrb	w9, [x0]
  406800:	cmp	w9, #0x2f
  406804:	b.ne	406818 <tigetstr@plt+0x42f8>  // b.any
  406808:	mov	x8, x0
  40680c:	ldrb	w10, [x8, #1]!
  406810:	cmp	w10, #0x2f
  406814:	b.eq	4067f4 <tigetstr@plt+0x42d4>  // b.none
  406818:	cbz	w9, 40683c <tigetstr@plt+0x431c>
  40681c:	mov	w8, #0x1                   	// #1
  406820:	str	x8, [x1]
  406824:	ldrb	w9, [x0, x8]
  406828:	cbz	w9, 406840 <tigetstr@plt+0x4320>
  40682c:	cmp	w9, #0x2f
  406830:	b.eq	406840 <tigetstr@plt+0x4320>  // b.none
  406834:	add	x8, x8, #0x1
  406838:	b	406820 <tigetstr@plt+0x4300>
  40683c:	mov	x0, xzr
  406840:	ret
  406844:	stp	x29, x30, [sp, #-64]!
  406848:	orr	x8, x0, x1
  40684c:	stp	x24, x23, [sp, #16]
  406850:	stp	x22, x21, [sp, #32]
  406854:	stp	x20, x19, [sp, #48]
  406858:	mov	x29, sp
  40685c:	cbz	x8, 406890 <tigetstr@plt+0x4370>
  406860:	mov	x19, x1
  406864:	mov	x22, x0
  406868:	mov	x20, x2
  40686c:	cbz	x0, 4068a4 <tigetstr@plt+0x4384>
  406870:	cbz	x19, 4068b8 <tigetstr@plt+0x4398>
  406874:	mov	x0, x22
  406878:	bl	401f40 <strlen@plt>
  40687c:	mvn	x8, x0
  406880:	cmp	x8, x20
  406884:	b.cs	4068c0 <tigetstr@plt+0x43a0>  // b.hs, b.nlast
  406888:	mov	x21, xzr
  40688c:	b	4068fc <tigetstr@plt+0x43dc>
  406890:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  406894:	add	x0, x0, #0xb3c
  406898:	bl	402220 <strdup@plt>
  40689c:	mov	x21, x0
  4068a0:	b	4068fc <tigetstr@plt+0x43dc>
  4068a4:	mov	x0, x19
  4068a8:	mov	x1, x20
  4068ac:	bl	402370 <strndup@plt>
  4068b0:	mov	x21, x0
  4068b4:	b	4068fc <tigetstr@plt+0x43dc>
  4068b8:	mov	x0, x22
  4068bc:	b	406898 <tigetstr@plt+0x4378>
  4068c0:	add	x24, x0, x20
  4068c4:	mov	x23, x0
  4068c8:	add	x0, x24, #0x1
  4068cc:	bl	402140 <malloc@plt>
  4068d0:	mov	x21, x0
  4068d4:	cbz	x0, 4068fc <tigetstr@plt+0x43dc>
  4068d8:	mov	x0, x21
  4068dc:	mov	x1, x22
  4068e0:	mov	x2, x23
  4068e4:	bl	401f10 <memcpy@plt>
  4068e8:	add	x0, x21, x23
  4068ec:	mov	x1, x19
  4068f0:	mov	x2, x20
  4068f4:	bl	401f10 <memcpy@plt>
  4068f8:	strb	wzr, [x21, x24]
  4068fc:	mov	x0, x21
  406900:	ldp	x20, x19, [sp, #48]
  406904:	ldp	x22, x21, [sp, #32]
  406908:	ldp	x24, x23, [sp, #16]
  40690c:	ldp	x29, x30, [sp], #64
  406910:	ret
  406914:	stp	x29, x30, [sp, #-32]!
  406918:	stp	x20, x19, [sp, #16]
  40691c:	mov	x19, x1
  406920:	mov	x20, x0
  406924:	mov	x29, sp
  406928:	cbz	x1, 40693c <tigetstr@plt+0x441c>
  40692c:	mov	x0, x19
  406930:	bl	401f40 <strlen@plt>
  406934:	mov	x2, x0
  406938:	b	406940 <tigetstr@plt+0x4420>
  40693c:	mov	x2, xzr
  406940:	mov	x0, x20
  406944:	mov	x1, x19
  406948:	bl	406844 <tigetstr@plt+0x4324>
  40694c:	ldp	x20, x19, [sp, #16]
  406950:	ldp	x29, x30, [sp], #32
  406954:	ret
  406958:	sub	sp, sp, #0x120
  40695c:	stp	x29, x30, [sp, #256]
  406960:	add	x29, sp, #0x100
  406964:	add	x9, sp, #0x80
  406968:	mov	x10, sp
  40696c:	mov	x11, #0xffffffffffffffd0    	// #-48
  406970:	add	x8, x29, #0x20
  406974:	movk	x11, #0xff80, lsl #32
  406978:	add	x9, x9, #0x30
  40697c:	add	x10, x10, #0x80
  406980:	stp	x8, x9, [x29, #-32]
  406984:	stp	x10, x11, [x29, #-16]
  406988:	stp	q1, q2, [sp, #16]
  40698c:	str	q0, [sp]
  406990:	ldp	q0, q1, [x29, #-32]
  406994:	stp	x28, x19, [sp, #272]
  406998:	mov	x19, x0
  40699c:	stp	x2, x3, [sp, #128]
  4069a0:	sub	x0, x29, #0x28
  4069a4:	sub	x2, x29, #0x50
  4069a8:	stp	x4, x5, [sp, #144]
  4069ac:	stp	x6, x7, [sp, #160]
  4069b0:	stp	q3, q4, [sp, #48]
  4069b4:	stp	q5, q6, [sp, #80]
  4069b8:	str	q7, [sp, #112]
  4069bc:	stp	q0, q1, [x29, #-80]
  4069c0:	bl	402360 <vasprintf@plt>
  4069c4:	tbnz	w0, #31, 4069ec <tigetstr@plt+0x44cc>
  4069c8:	ldur	x1, [x29, #-40]
  4069cc:	sxtw	x2, w0
  4069d0:	mov	x0, x19
  4069d4:	bl	406844 <tigetstr@plt+0x4324>
  4069d8:	ldur	x8, [x29, #-40]
  4069dc:	mov	x19, x0
  4069e0:	mov	x0, x8
  4069e4:	bl	402320 <free@plt>
  4069e8:	b	4069f0 <tigetstr@plt+0x44d0>
  4069ec:	mov	x19, xzr
  4069f0:	mov	x0, x19
  4069f4:	ldp	x28, x19, [sp, #272]
  4069f8:	ldp	x29, x30, [sp, #256]
  4069fc:	add	sp, sp, #0x120
  406a00:	ret
  406a04:	stp	x29, x30, [sp, #-80]!
  406a08:	stp	x24, x23, [sp, #32]
  406a0c:	stp	x22, x21, [sp, #48]
  406a10:	stp	x20, x19, [sp, #64]
  406a14:	ldr	x19, [x0]
  406a18:	str	x25, [sp, #16]
  406a1c:	mov	x29, sp
  406a20:	ldrb	w8, [x19]
  406a24:	cbz	w8, 406b24 <tigetstr@plt+0x4604>
  406a28:	mov	x20, x0
  406a2c:	mov	x22, x1
  406a30:	mov	x0, x19
  406a34:	mov	x1, x2
  406a38:	mov	w23, w3
  406a3c:	mov	x21, x2
  406a40:	bl	402380 <strspn@plt>
  406a44:	add	x19, x19, x0
  406a48:	ldrb	w8, [x19]
  406a4c:	cbz	x8, 406b20 <tigetstr@plt+0x4600>
  406a50:	cbz	w23, 406ad8 <tigetstr@plt+0x45b8>
  406a54:	cmp	w8, #0x3f
  406a58:	b.hi	406af0 <tigetstr@plt+0x45d0>  // b.pmore
  406a5c:	mov	w9, #0x1                   	// #1
  406a60:	lsl	x8, x9, x8
  406a64:	mov	x9, #0x1                   	// #1
  406a68:	movk	x9, #0x84, lsl #32
  406a6c:	and	x8, x8, x9
  406a70:	cbz	x8, 406af0 <tigetstr@plt+0x45d0>
  406a74:	mov	x23, x19
  406a78:	ldrb	w25, [x23], #1
  406a7c:	add	x1, x29, #0x1c
  406a80:	strb	wzr, [x29, #29]
  406a84:	mov	x0, x23
  406a88:	strb	w25, [x29, #28]
  406a8c:	bl	406b5c <tigetstr@plt+0x463c>
  406a90:	str	x0, [x22]
  406a94:	add	x8, x0, x19
  406a98:	ldrb	w9, [x8, #1]
  406a9c:	mov	w8, wzr
  406aa0:	cbz	w9, 406b48 <tigetstr@plt+0x4628>
  406aa4:	cmp	w9, w25
  406aa8:	b.ne	406b48 <tigetstr@plt+0x4628>  // b.any
  406aac:	add	x8, x0, x19
  406ab0:	ldrsb	w1, [x8, #2]
  406ab4:	mov	x24, x0
  406ab8:	cbz	w1, 406ac8 <tigetstr@plt+0x45a8>
  406abc:	mov	x0, x21
  406ac0:	bl	402390 <strchr@plt>
  406ac4:	cbz	x0, 406b44 <tigetstr@plt+0x4624>
  406ac8:	add	x8, x19, x24
  406acc:	add	x19, x8, #0x2
  406ad0:	mov	w8, #0x1                   	// #1
  406ad4:	b	406b4c <tigetstr@plt+0x462c>
  406ad8:	mov	x0, x19
  406adc:	mov	x1, x21
  406ae0:	bl	402450 <strcspn@plt>
  406ae4:	str	x0, [x22]
  406ae8:	add	x22, x19, x0
  406aec:	b	406b18 <tigetstr@plt+0x45f8>
  406af0:	mov	x0, x19
  406af4:	mov	x1, x21
  406af8:	bl	406b5c <tigetstr@plt+0x463c>
  406afc:	str	x0, [x22]
  406b00:	add	x22, x19, x0
  406b04:	ldrsb	w1, [x22]
  406b08:	cbz	w1, 406b18 <tigetstr@plt+0x45f8>
  406b0c:	mov	x0, x21
  406b10:	bl	402390 <strchr@plt>
  406b14:	cbz	x0, 406b20 <tigetstr@plt+0x4600>
  406b18:	str	x22, [x20]
  406b1c:	b	406b28 <tigetstr@plt+0x4608>
  406b20:	str	x19, [x20]
  406b24:	mov	x19, xzr
  406b28:	mov	x0, x19
  406b2c:	ldp	x20, x19, [sp, #64]
  406b30:	ldp	x22, x21, [sp, #48]
  406b34:	ldp	x24, x23, [sp, #32]
  406b38:	ldr	x25, [sp, #16]
  406b3c:	ldp	x29, x30, [sp], #80
  406b40:	ret
  406b44:	mov	w8, wzr
  406b48:	mov	x23, x19
  406b4c:	str	x19, [x20]
  406b50:	mov	x19, x23
  406b54:	tbz	w8, #0, 406b24 <tigetstr@plt+0x4604>
  406b58:	b	406b28 <tigetstr@plt+0x4608>
  406b5c:	stp	x29, x30, [sp, #-48]!
  406b60:	stp	x22, x21, [sp, #16]
  406b64:	stp	x20, x19, [sp, #32]
  406b68:	ldrb	w8, [x0]
  406b6c:	mov	x29, sp
  406b70:	cbz	w8, 406bc0 <tigetstr@plt+0x46a0>
  406b74:	mov	x19, x1
  406b78:	mov	x22, xzr
  406b7c:	mov	w20, wzr
  406b80:	add	x21, x0, #0x1
  406b84:	b	406ba8 <tigetstr@plt+0x4688>
  406b88:	sxtb	w1, w8
  406b8c:	mov	x0, x19
  406b90:	bl	402390 <strchr@plt>
  406b94:	cbnz	x0, 406bcc <tigetstr@plt+0x46ac>
  406b98:	mov	w20, wzr
  406b9c:	ldrb	w8, [x21, x22]
  406ba0:	add	x22, x22, #0x1
  406ba4:	cbz	w8, 406bcc <tigetstr@plt+0x46ac>
  406ba8:	cbnz	w20, 406b98 <tigetstr@plt+0x4678>
  406bac:	and	w9, w8, #0xff
  406bb0:	cmp	w9, #0x5c
  406bb4:	b.ne	406b88 <tigetstr@plt+0x4668>  // b.any
  406bb8:	mov	w20, #0x1                   	// #1
  406bbc:	b	406b9c <tigetstr@plt+0x467c>
  406bc0:	mov	w20, wzr
  406bc4:	mov	w22, wzr
  406bc8:	b	406bcc <tigetstr@plt+0x46ac>
  406bcc:	sub	w8, w22, w20
  406bd0:	ldp	x20, x19, [sp, #32]
  406bd4:	ldp	x22, x21, [sp, #16]
  406bd8:	sxtw	x0, w8
  406bdc:	ldp	x29, x30, [sp], #48
  406be0:	ret
  406be4:	stp	x29, x30, [sp, #-32]!
  406be8:	str	x19, [sp, #16]
  406bec:	mov	x19, x0
  406bf0:	mov	x29, sp
  406bf4:	mov	x0, x19
  406bf8:	bl	402190 <fgetc@plt>
  406bfc:	cmn	w0, #0x1
  406c00:	b.eq	406c14 <tigetstr@plt+0x46f4>  // b.none
  406c04:	cmp	w0, #0xa
  406c08:	b.ne	406bf4 <tigetstr@plt+0x46d4>  // b.any
  406c0c:	mov	w0, wzr
  406c10:	b	406c18 <tigetstr@plt+0x46f8>
  406c14:	mov	w0, #0x1                   	// #1
  406c18:	ldr	x19, [sp, #16]
  406c1c:	ldp	x29, x30, [sp], #32
  406c20:	ret
  406c24:	sub	sp, sp, #0xe0
  406c28:	stp	x29, x30, [sp, #160]
  406c2c:	stp	x24, x23, [sp, #176]
  406c30:	stp	x22, x21, [sp, #192]
  406c34:	stp	x20, x19, [sp, #208]
  406c38:	add	x29, sp, #0xa0
  406c3c:	stp	xzr, xzr, [sp, #8]
  406c40:	cbz	x0, 4070a4 <tigetstr@plt+0x4b84>
  406c44:	mov	x19, x1
  406c48:	cbz	x1, 4070c4 <tigetstr@plt+0x4ba4>
  406c4c:	mov	x20, x0
  406c50:	mov	x0, xzr
  406c54:	bl	402130 <time@plt>
  406c58:	str	x0, [sp, #24]
  406c5c:	add	x0, sp, #0x18
  406c60:	sub	x1, x29, #0x40
  406c64:	bl	402000 <localtime_r@plt>
  406c68:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406c6c:	mov	w22, #0xffffffff            	// #-1
  406c70:	add	x1, x1, #0xa7
  406c74:	mov	x0, x20
  406c78:	stur	w22, [x29, #-32]
  406c7c:	bl	4022e0 <strcmp@plt>
  406c80:	cbz	w0, 406d20 <tigetstr@plt+0x4800>
  406c84:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406c88:	add	x1, x1, #0xab
  406c8c:	mov	x0, x20
  406c90:	bl	4022e0 <strcmp@plt>
  406c94:	cbz	w0, 406ce8 <tigetstr@plt+0x47c8>
  406c98:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406c9c:	add	x1, x1, #0xb1
  406ca0:	mov	x0, x20
  406ca4:	bl	4022e0 <strcmp@plt>
  406ca8:	cbz	w0, 406cf4 <tigetstr@plt+0x47d4>
  406cac:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406cb0:	add	x1, x1, #0xbb
  406cb4:	mov	x0, x20
  406cb8:	bl	4022e0 <strcmp@plt>
  406cbc:	cbz	w0, 406d08 <tigetstr@plt+0x47e8>
  406cc0:	ldrb	w8, [x20]
  406cc4:	cmp	w8, #0x2d
  406cc8:	b.eq	406d68 <tigetstr@plt+0x4848>  // b.none
  406ccc:	cmp	w8, #0x2b
  406cd0:	b.ne	406d80 <tigetstr@plt+0x4860>  // b.any
  406cd4:	add	x0, x20, #0x1
  406cd8:	add	x1, sp, #0x10
  406cdc:	bl	4070e4 <tigetstr@plt+0x4bc4>
  406ce0:	tbz	w0, #31, 406d1c <tigetstr@plt+0x47fc>
  406ce4:	b	406d78 <tigetstr@plt+0x4858>
  406ce8:	stur	wzr, [x29, #-56]
  406cec:	stur	xzr, [x29, #-64]
  406cf0:	b	406d1c <tigetstr@plt+0x47fc>
  406cf4:	ldur	w8, [x29, #-52]
  406cf8:	stur	wzr, [x29, #-56]
  406cfc:	stur	xzr, [x29, #-64]
  406d00:	sub	w8, w8, #0x1
  406d04:	b	406d18 <tigetstr@plt+0x47f8>
  406d08:	ldur	w8, [x29, #-52]
  406d0c:	stur	wzr, [x29, #-56]
  406d10:	stur	xzr, [x29, #-64]
  406d14:	add	w8, w8, #0x1
  406d18:	stur	w8, [x29, #-52]
  406d1c:	mov	w22, #0xffffffff            	// #-1
  406d20:	sub	x0, x29, #0x40
  406d24:	bl	402270 <mktime@plt>
  406d28:	cmn	x0, #0x1
  406d2c:	str	x0, [sp, #24]
  406d30:	b.eq	407060 <tigetstr@plt+0x4b40>  // b.none
  406d34:	tbnz	w22, #31, 406d44 <tigetstr@plt+0x4824>
  406d38:	ldur	w8, [x29, #-40]
  406d3c:	cmp	w8, w22
  406d40:	b.ne	407060 <tigetstr@plt+0x4b40>  // b.any
  406d44:	ldp	x9, x8, [sp, #8]
  406d48:	mov	w10, #0x4240                	// #16960
  406d4c:	movk	w10, #0xf, lsl #16
  406d50:	mov	w20, wzr
  406d54:	madd	x8, x0, x10, x8
  406d58:	subs	x8, x8, x9
  406d5c:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  406d60:	str	x8, [x19]
  406d64:	b	407064 <tigetstr@plt+0x4b44>
  406d68:	add	x0, x20, #0x1
  406d6c:	add	x1, sp, #0x8
  406d70:	bl	4070e4 <tigetstr@plt+0x4bc4>
  406d74:	tbz	w0, #31, 406d1c <tigetstr@plt+0x47fc>
  406d78:	mov	w20, w0
  406d7c:	b	407064 <tigetstr@plt+0x4b44>
  406d80:	mov	x0, x20
  406d84:	bl	40737c <tigetstr@plt+0x4e5c>
  406d88:	cbz	x0, 406dc8 <tigetstr@plt+0x48a8>
  406d8c:	mov	x0, x20
  406d90:	bl	401f40 <strlen@plt>
  406d94:	sub	x1, x0, #0x4
  406d98:	mov	x0, x20
  406d9c:	bl	402370 <strndup@plt>
  406da0:	cbz	x0, 407080 <tigetstr@plt+0x4b60>
  406da4:	add	x1, sp, #0x8
  406da8:	mov	x21, x0
  406dac:	bl	4070e4 <tigetstr@plt+0x4bc4>
  406db0:	mov	w20, w0
  406db4:	mov	x0, x21
  406db8:	bl	402320 <free@plt>
  406dbc:	mvn	w8, w20
  406dc0:	lsr	w8, w8, #31
  406dc4:	b	407088 <tigetstr@plt+0x4b68>
  406dc8:	adrp	x24, 41a000 <tigetstr@plt+0x17ae0>
  406dcc:	mov	x23, xzr
  406dd0:	mov	w22, #0xffffffff            	// #-1
  406dd4:	add	x24, x24, #0x9d0
  406dd8:	b	406df4 <tigetstr@plt+0x48d4>
  406ddc:	mov	w8, #0x1                   	// #1
  406de0:	cbz	w8, 406e30 <tigetstr@plt+0x4910>
  406de4:	cmp	x23, #0xd
  406de8:	add	x23, x23, #0x1
  406dec:	add	x24, x24, #0x10
  406df0:	b.cs	406e30 <tigetstr@plt+0x4910>  // b.hs, b.nlast
  406df4:	ldur	x21, [x24, #-8]
  406df8:	mov	x0, x20
  406dfc:	mov	x1, x21
  406e00:	bl	4073cc <tigetstr@plt+0x4eac>
  406e04:	cbz	x0, 406ddc <tigetstr@plt+0x48bc>
  406e08:	mov	x0, x21
  406e0c:	bl	401f40 <strlen@plt>
  406e10:	ldrb	w8, [x20, x0]
  406e14:	cmp	w8, #0x20
  406e18:	b.ne	406ddc <tigetstr@plt+0x48bc>  // b.any
  406e1c:	ldr	w22, [x24]
  406e20:	add	x9, x0, x20
  406e24:	mov	w8, wzr
  406e28:	add	x20, x9, #0x1
  406e2c:	cbnz	w8, 406de4 <tigetstr@plt+0x48c4>
  406e30:	ldp	q0, q1, [x29, #-64]
  406e34:	ldur	q2, [x29, #-32]
  406e38:	ldur	x8, [x29, #-16]
  406e3c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406e40:	add	x1, x1, #0xc9
  406e44:	sub	x2, x29, #0x40
  406e48:	mov	x0, x20
  406e4c:	stp	q0, q1, [sp, #32]
  406e50:	str	q2, [sp, #64]
  406e54:	str	x8, [sp, #80]
  406e58:	bl	4020a0 <strptime@plt>
  406e5c:	cbz	x0, 406e68 <tigetstr@plt+0x4948>
  406e60:	ldrb	w8, [x0]
  406e64:	cbz	w8, 406d20 <tigetstr@plt+0x4800>
  406e68:	ldp	q0, q1, [sp, #32]
  406e6c:	ldr	q2, [sp, #64]
  406e70:	ldr	x8, [sp, #80]
  406e74:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406e78:	add	x1, x1, #0xdb
  406e7c:	sub	x2, x29, #0x40
  406e80:	mov	x0, x20
  406e84:	stp	q0, q1, [x29, #-64]
  406e88:	stur	q2, [x29, #-32]
  406e8c:	stur	x8, [x29, #-16]
  406e90:	bl	4020a0 <strptime@plt>
  406e94:	cbz	x0, 406ea0 <tigetstr@plt+0x4980>
  406e98:	ldrb	w8, [x0]
  406e9c:	cbz	w8, 406d20 <tigetstr@plt+0x4800>
  406ea0:	ldp	q0, q1, [sp, #32]
  406ea4:	ldr	q2, [sp, #64]
  406ea8:	ldr	x8, [sp, #80]
  406eac:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406eb0:	add	x1, x1, #0xed
  406eb4:	sub	x2, x29, #0x40
  406eb8:	mov	x0, x20
  406ebc:	stp	q0, q1, [x29, #-64]
  406ec0:	stur	q2, [x29, #-32]
  406ec4:	stur	x8, [x29, #-16]
  406ec8:	bl	4020a0 <strptime@plt>
  406ecc:	cbz	x0, 406ed8 <tigetstr@plt+0x49b8>
  406ed0:	ldrb	w8, [x0]
  406ed4:	cbz	w8, 406d20 <tigetstr@plt+0x4800>
  406ed8:	ldp	q0, q1, [sp, #32]
  406edc:	ldr	q2, [sp, #64]
  406ee0:	ldr	x8, [sp, #80]
  406ee4:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406ee8:	add	x1, x1, #0xff
  406eec:	sub	x2, x29, #0x40
  406ef0:	mov	x0, x20
  406ef4:	stp	q0, q1, [x29, #-64]
  406ef8:	stur	q2, [x29, #-32]
  406efc:	stur	x8, [x29, #-16]
  406f00:	bl	4020a0 <strptime@plt>
  406f04:	cbz	x0, 406f10 <tigetstr@plt+0x49f0>
  406f08:	ldrb	w8, [x0]
  406f0c:	cbz	w8, 407090 <tigetstr@plt+0x4b70>
  406f10:	ldp	q0, q1, [sp, #32]
  406f14:	ldr	q2, [sp, #64]
  406f18:	ldr	x8, [sp, #80]
  406f1c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406f20:	add	x1, x1, #0x10e
  406f24:	sub	x2, x29, #0x40
  406f28:	mov	x0, x20
  406f2c:	stp	q0, q1, [x29, #-64]
  406f30:	stur	q2, [x29, #-32]
  406f34:	stur	x8, [x29, #-16]
  406f38:	bl	4020a0 <strptime@plt>
  406f3c:	cbz	x0, 406f48 <tigetstr@plt+0x4a28>
  406f40:	ldrb	w8, [x0]
  406f44:	cbz	w8, 407090 <tigetstr@plt+0x4b70>
  406f48:	ldp	q0, q1, [sp, #32]
  406f4c:	ldr	q2, [sp, #64]
  406f50:	ldr	x8, [sp, #80]
  406f54:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406f58:	add	x1, x1, #0x11d
  406f5c:	sub	x2, x29, #0x40
  406f60:	mov	x0, x20
  406f64:	stp	q0, q1, [x29, #-64]
  406f68:	stur	q2, [x29, #-32]
  406f6c:	stur	x8, [x29, #-16]
  406f70:	bl	4020a0 <strptime@plt>
  406f74:	cbz	x0, 406f80 <tigetstr@plt+0x4a60>
  406f78:	ldrb	w8, [x0]
  406f7c:	cbz	w8, 407098 <tigetstr@plt+0x4b78>
  406f80:	ldp	q0, q1, [sp, #32]
  406f84:	ldr	q2, [sp, #64]
  406f88:	ldr	x8, [sp, #80]
  406f8c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406f90:	add	x1, x1, #0x126
  406f94:	sub	x2, x29, #0x40
  406f98:	mov	x0, x20
  406f9c:	stp	q0, q1, [x29, #-64]
  406fa0:	stur	q2, [x29, #-32]
  406fa4:	stur	x8, [x29, #-16]
  406fa8:	bl	4020a0 <strptime@plt>
  406fac:	cbz	x0, 406fb8 <tigetstr@plt+0x4a98>
  406fb0:	ldrb	w8, [x0]
  406fb4:	cbz	w8, 407098 <tigetstr@plt+0x4b78>
  406fb8:	ldp	q0, q1, [sp, #32]
  406fbc:	ldr	q2, [sp, #64]
  406fc0:	ldr	x8, [sp, #80]
  406fc4:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  406fc8:	add	x1, x1, #0xe4
  406fcc:	sub	x2, x29, #0x40
  406fd0:	mov	x0, x20
  406fd4:	stp	q0, q1, [x29, #-64]
  406fd8:	stur	q2, [x29, #-32]
  406fdc:	stur	x8, [x29, #-16]
  406fe0:	bl	4020a0 <strptime@plt>
  406fe4:	cbz	x0, 406ff0 <tigetstr@plt+0x4ad0>
  406fe8:	ldrb	w8, [x0]
  406fec:	cbz	w8, 406d20 <tigetstr@plt+0x4800>
  406ff0:	ldp	q0, q1, [sp, #32]
  406ff4:	ldr	q2, [sp, #64]
  406ff8:	ldr	x8, [sp, #80]
  406ffc:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407000:	add	x1, x1, #0x117
  407004:	sub	x2, x29, #0x40
  407008:	mov	x0, x20
  40700c:	stp	q0, q1, [x29, #-64]
  407010:	stur	q2, [x29, #-32]
  407014:	stur	x8, [x29, #-16]
  407018:	bl	4020a0 <strptime@plt>
  40701c:	cbz	x0, 407028 <tigetstr@plt+0x4b08>
  407020:	ldrb	w8, [x0]
  407024:	cbz	w8, 407090 <tigetstr@plt+0x4b70>
  407028:	ldp	q0, q1, [sp, #32]
  40702c:	ldr	q2, [sp, #64]
  407030:	ldr	x8, [sp, #80]
  407034:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407038:	add	x1, x1, #0x12f
  40703c:	sub	x2, x29, #0x40
  407040:	mov	x0, x20
  407044:	stp	q0, q1, [x29, #-64]
  407048:	stur	q2, [x29, #-32]
  40704c:	stur	x8, [x29, #-16]
  407050:	bl	4020a0 <strptime@plt>
  407054:	cbz	x0, 407060 <tigetstr@plt+0x4b40>
  407058:	ldrb	w8, [x0]
  40705c:	cbz	w8, 407090 <tigetstr@plt+0x4b70>
  407060:	mov	w20, #0xffffffea            	// #-22
  407064:	mov	w0, w20
  407068:	ldp	x20, x19, [sp, #208]
  40706c:	ldp	x22, x21, [sp, #192]
  407070:	ldp	x24, x23, [sp, #176]
  407074:	ldp	x29, x30, [sp, #160]
  407078:	add	sp, sp, #0xe0
  40707c:	ret
  407080:	mov	w8, wzr
  407084:	mov	w20, #0xfffffff4            	// #-12
  407088:	tbnz	w8, #0, 406d1c <tigetstr@plt+0x47fc>
  40708c:	b	407064 <tigetstr@plt+0x4b44>
  407090:	stur	wzr, [x29, #-64]
  407094:	b	406d20 <tigetstr@plt+0x4800>
  407098:	stur	wzr, [x29, #-56]
  40709c:	stur	xzr, [x29, #-64]
  4070a0:	b	406d20 <tigetstr@plt+0x4800>
  4070a4:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  4070a8:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4070ac:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  4070b0:	add	x0, x0, #0x64
  4070b4:	add	x1, x1, #0x66
  4070b8:	add	x3, x3, #0x76
  4070bc:	mov	w2, #0xc4                  	// #196
  4070c0:	bl	402480 <__assert_fail@plt>
  4070c4:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  4070c8:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4070cc:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  4070d0:	add	x0, x0, #0xa2
  4070d4:	add	x1, x1, #0x66
  4070d8:	add	x3, x3, #0x76
  4070dc:	mov	w2, #0xc5                  	// #197
  4070e0:	bl	402480 <__assert_fail@plt>
  4070e4:	sub	sp, sp, #0x80
  4070e8:	stp	x29, x30, [sp, #32]
  4070ec:	stp	x28, x27, [sp, #48]
  4070f0:	stp	x26, x25, [sp, #64]
  4070f4:	stp	x24, x23, [sp, #80]
  4070f8:	stp	x22, x21, [sp, #96]
  4070fc:	stp	x20, x19, [sp, #112]
  407100:	add	x29, sp, #0x20
  407104:	cbz	x0, 40733c <tigetstr@plt+0x4e1c>
  407108:	str	x1, [sp]
  40710c:	cbz	x1, 40735c <tigetstr@plt+0x4e3c>
  407110:	adrp	x20, 40a000 <tigetstr@plt+0x7ae0>
  407114:	mov	x22, x0
  407118:	mov	w28, wzr
  40711c:	add	x20, x20, #0x1e1
  407120:	mov	w26, #0x1                   	// #1
  407124:	mov	w27, #0xffffffea            	// #-22
  407128:	str	xzr, [sp, #16]
  40712c:	b	407140 <tigetstr@plt+0x4c20>
  407130:	cmp	w28, #0x0
  407134:	cinc	w8, w26, ne  // ne = any
  407138:	csel	w21, w27, w21, eq  // eq = none
  40713c:	cbnz	w8, 407300 <tigetstr@plt+0x4de0>
  407140:	mov	x0, x22
  407144:	mov	x1, x20
  407148:	bl	402380 <strspn@plt>
  40714c:	add	x22, x22, x0
  407150:	ldrb	w8, [x22]
  407154:	cbz	w8, 407130 <tigetstr@plt+0x4c10>
  407158:	bl	402490 <__errno_location@plt>
  40715c:	mov	x24, x0
  407160:	str	wzr, [x0]
  407164:	sub	x1, x29, #0x8
  407168:	mov	w2, #0xa                   	// #10
  40716c:	mov	x0, x22
  407170:	bl	401fc0 <strtoll@plt>
  407174:	ldr	w8, [x24]
  407178:	cmp	w8, #0x1
  40717c:	b.lt	40718c <tigetstr@plt+0x4c6c>  // b.tstop
  407180:	neg	w21, w8
  407184:	mov	w8, #0x1                   	// #1
  407188:	b	40713c <tigetstr@plt+0x4c1c>
  40718c:	mov	x23, x0
  407190:	tbnz	x0, #63, 4071dc <tigetstr@plt+0x4cbc>
  407194:	ldur	x8, [x29, #-8]
  407198:	ldrb	w9, [x8]
  40719c:	cmp	w9, #0x2e
  4071a0:	b.ne	4071e8 <tigetstr@plt+0x4cc8>  // b.any
  4071a4:	add	x25, x8, #0x1
  4071a8:	sub	x1, x29, #0x8
  4071ac:	mov	w2, #0xa                   	// #10
  4071b0:	mov	x0, x25
  4071b4:	str	wzr, [x24]
  4071b8:	bl	401fc0 <strtoll@plt>
  4071bc:	ldr	w8, [x24]
  4071c0:	cmp	w8, #0x1
  4071c4:	b.lt	4072ac <tigetstr@plt+0x4d8c>  // b.tstop
  4071c8:	mov	w19, wzr
  4071cc:	neg	w21, w8
  4071d0:	mov	w8, #0x1                   	// #1
  4071d4:	cbnz	w8, 40713c <tigetstr@plt+0x4c1c>
  4071d8:	b	4071f8 <tigetstr@plt+0x4cd8>
  4071dc:	mov	w21, #0xffffffde            	// #-34
  4071e0:	mov	w8, #0x1                   	// #1
  4071e4:	b	40713c <tigetstr@plt+0x4c1c>
  4071e8:	cmp	x8, x22
  4071ec:	b.eq	4072cc <tigetstr@plt+0x4dac>  // b.none
  4071f0:	mov	x0, xzr
  4071f4:	mov	w19, wzr
  4071f8:	ldur	x25, [x29, #-8]
  4071fc:	str	w28, [sp, #12]
  407200:	mov	x28, x0
  407204:	mov	x1, x20
  407208:	mov	x0, x25
  40720c:	bl	402380 <strspn@plt>
  407210:	adrp	x24, 41a000 <tigetstr@plt+0x17ae0>
  407214:	mov	x27, xzr
  407218:	add	x25, x25, x0
  40721c:	add	x24, x24, #0xab0
  407220:	stur	x25, [x29, #-8]
  407224:	ldur	x26, [x24, #-8]
  407228:	mov	x0, x25
  40722c:	mov	x1, x26
  407230:	bl	4078b8 <tigetstr@plt+0x5398>
  407234:	cbnz	x0, 407250 <tigetstr@plt+0x4d30>
  407238:	add	x27, x27, #0x1
  40723c:	cmp	x27, #0x1c
  407240:	add	x24, x24, #0x10
  407244:	b.ne	407224 <tigetstr@plt+0x4d04>  // b.any
  407248:	ldr	w28, [sp, #12]
  40724c:	b	407294 <tigetstr@plt+0x4d74>
  407250:	ldr	x8, [x24]
  407254:	mul	x9, x8, x28
  407258:	cbz	w19, 407274 <tigetstr@plt+0x4d54>
  40725c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  407260:	movk	x10, #0xcccd
  407264:	umulh	x9, x9, x10
  407268:	subs	w19, w19, #0x1
  40726c:	lsr	x9, x9, #3
  407270:	b.ne	407264 <tigetstr@plt+0x4d44>  // b.any
  407274:	ldr	x10, [sp, #16]
  407278:	mov	x0, x26
  40727c:	madd	x8, x8, x23, x10
  407280:	add	x8, x8, x9
  407284:	str	x8, [sp, #16]
  407288:	bl	401f40 <strlen@plt>
  40728c:	add	x22, x25, x0
  407290:	mov	w28, #0x1                   	// #1
  407294:	cmp	w27, #0x1b
  407298:	mov	w27, #0xffffffea            	// #-22
  40729c:	cset	w8, hi  // hi = pmore
  4072a0:	csel	w21, w27, w21, hi  // hi = pmore
  4072a4:	mov	w26, #0x1                   	// #1
  4072a8:	b	40713c <tigetstr@plt+0x4c1c>
  4072ac:	tbnz	x0, #63, 4072d8 <tigetstr@plt+0x4db8>
  4072b0:	ldur	x9, [x29, #-8]
  4072b4:	cmp	x9, x25
  4072b8:	b.eq	4072ec <tigetstr@plt+0x4dcc>  // b.none
  4072bc:	mov	w8, wzr
  4072c0:	sub	w19, w9, w25
  4072c4:	cbnz	wzr, 40713c <tigetstr@plt+0x4c1c>
  4072c8:	b	4071f8 <tigetstr@plt+0x4cd8>
  4072cc:	mov	w21, #0xffffffea            	// #-22
  4072d0:	mov	w8, #0x1                   	// #1
  4072d4:	b	40713c <tigetstr@plt+0x4c1c>
  4072d8:	mov	w19, wzr
  4072dc:	mov	w21, #0xffffffde            	// #-34
  4072e0:	mov	w8, #0x1                   	// #1
  4072e4:	cbnz	w8, 40713c <tigetstr@plt+0x4c1c>
  4072e8:	b	4071f8 <tigetstr@plt+0x4cd8>
  4072ec:	mov	w19, wzr
  4072f0:	mov	w21, #0xffffffea            	// #-22
  4072f4:	mov	w8, #0x1                   	// #1
  4072f8:	cbnz	w8, 40713c <tigetstr@plt+0x4c1c>
  4072fc:	b	4071f8 <tigetstr@plt+0x4cd8>
  407300:	cmp	w8, #0x2
  407304:	b.ne	407318 <tigetstr@plt+0x4df8>  // b.any
  407308:	ldr	x8, [sp]
  40730c:	ldr	x9, [sp, #16]
  407310:	mov	w21, wzr
  407314:	str	x9, [x8]
  407318:	mov	w0, w21
  40731c:	ldp	x20, x19, [sp, #112]
  407320:	ldp	x22, x21, [sp, #96]
  407324:	ldp	x24, x23, [sp, #80]
  407328:	ldp	x26, x25, [sp, #64]
  40732c:	ldp	x28, x27, [sp, #48]
  407330:	ldp	x29, x30, [sp, #32]
  407334:	add	sp, sp, #0x80
  407338:	ret
  40733c:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407340:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407344:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  407348:	add	x0, x0, #0x64
  40734c:	add	x1, x1, #0x66
  407350:	add	x3, x3, #0x1bb
  407354:	mov	w2, #0x4d                  	// #77
  407358:	bl	402480 <__assert_fail@plt>
  40735c:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407360:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407364:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  407368:	add	x0, x0, #0xa2
  40736c:	add	x1, x1, #0x66
  407370:	add	x3, x3, #0x1bb
  407374:	mov	w2, #0x4e                  	// #78
  407378:	bl	402480 <__assert_fail@plt>
  40737c:	stp	x29, x30, [sp, #-32]!
  407380:	str	x19, [sp, #16]
  407384:	mov	x19, x0
  407388:	mov	x29, sp
  40738c:	cbz	x0, 407398 <tigetstr@plt+0x4e78>
  407390:	mov	x0, x19
  407394:	bl	401f40 <strlen@plt>
  407398:	cmp	x0, #0x4
  40739c:	b.cs	4073a8 <tigetstr@plt+0x4e88>  // b.hs, b.nlast
  4073a0:	mov	x0, xzr
  4073a4:	b	4073c0 <tigetstr@plt+0x4ea0>
  4073a8:	add	x8, x19, x0
  4073ac:	ldr	w9, [x8, #-4]!
  4073b0:	mov	w10, #0x6120                	// #24864
  4073b4:	movk	w10, #0x6f67, lsl #16
  4073b8:	cmp	w9, w10
  4073bc:	csel	x0, x8, xzr, eq  // eq = none
  4073c0:	ldr	x19, [sp, #16]
  4073c4:	ldp	x29, x30, [sp], #32
  4073c8:	ret
  4073cc:	stp	x29, x30, [sp, #-48]!
  4073d0:	stp	x20, x19, [sp, #32]
  4073d4:	mov	x20, x1
  4073d8:	mov	x19, x0
  4073dc:	str	x21, [sp, #16]
  4073e0:	mov	x29, sp
  4073e4:	cbz	x1, 4073fc <tigetstr@plt+0x4edc>
  4073e8:	mov	x0, x20
  4073ec:	bl	401f40 <strlen@plt>
  4073f0:	mov	x21, x0
  4073f4:	cbnz	x19, 407404 <tigetstr@plt+0x4ee4>
  4073f8:	b	407428 <tigetstr@plt+0x4f08>
  4073fc:	mov	x21, xzr
  407400:	cbz	x19, 407428 <tigetstr@plt+0x4f08>
  407404:	cbz	x21, 407428 <tigetstr@plt+0x4f08>
  407408:	mov	x0, x19
  40740c:	mov	x1, x20
  407410:	mov	x2, x21
  407414:	bl	402350 <strncasecmp@plt>
  407418:	add	x8, x19, x21
  40741c:	cmp	w0, #0x0
  407420:	csel	x0, x8, xzr, eq  // eq = none
  407424:	b	40742c <tigetstr@plt+0x4f0c>
  407428:	mov	x0, xzr
  40742c:	ldp	x20, x19, [sp, #32]
  407430:	ldr	x21, [sp, #16]
  407434:	ldp	x29, x30, [sp], #48
  407438:	ret
  40743c:	ldr	w8, [x0, #32]
  407440:	tbnz	w8, #31, 40744c <tigetstr@plt+0x4f2c>
  407444:	ldr	w0, [x0, #40]
  407448:	ret
  40744c:	mov	w0, wzr
  407450:	ret
  407454:	sub	sp, sp, #0x70
  407458:	stp	x22, x21, [sp, #80]
  40745c:	stp	x20, x19, [sp, #96]
  407460:	mov	x20, x3
  407464:	mov	x21, x2
  407468:	mov	w22, w1
  40746c:	mov	x19, x0
  407470:	stp	x29, x30, [sp, #64]
  407474:	add	x29, sp, #0x40
  407478:	tbnz	w1, #6, 4074a8 <tigetstr@plt+0x4f88>
  40747c:	add	x1, sp, #0x8
  407480:	mov	x0, x19
  407484:	bl	402000 <localtime_r@plt>
  407488:	cbz	x0, 4074b8 <tigetstr@plt+0x4f98>
  40748c:	ldr	x1, [x19, #8]
  407490:	add	x0, sp, #0x8
  407494:	mov	w2, w22
  407498:	mov	x3, x21
  40749c:	mov	x4, x20
  4074a0:	bl	4074e8 <tigetstr@plt+0x4fc8>
  4074a4:	b	4074d4 <tigetstr@plt+0x4fb4>
  4074a8:	add	x1, sp, #0x8
  4074ac:	mov	x0, x19
  4074b0:	bl	4021c0 <gmtime_r@plt>
  4074b4:	cbnz	x0, 40748c <tigetstr@plt+0x4f6c>
  4074b8:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4074bc:	add	x1, x1, #0x13c
  4074c0:	mov	w2, #0x5                   	// #5
  4074c4:	bl	402400 <dcgettext@plt>
  4074c8:	ldr	x1, [x19]
  4074cc:	bl	4023c0 <warnx@plt>
  4074d0:	mov	w0, #0xffffffff            	// #-1
  4074d4:	ldp	x20, x19, [sp, #96]
  4074d8:	ldp	x22, x21, [sp, #80]
  4074dc:	ldp	x29, x30, [sp, #64]
  4074e0:	add	sp, sp, #0x70
  4074e4:	ret
  4074e8:	stp	x29, x30, [sp, #-64]!
  4074ec:	str	x23, [sp, #16]
  4074f0:	stp	x22, x21, [sp, #32]
  4074f4:	stp	x20, x19, [sp, #48]
  4074f8:	mov	x19, x4
  4074fc:	mov	x20, x3
  407500:	mov	w22, w2
  407504:	mov	x23, x1
  407508:	mov	x21, x0
  40750c:	mov	x29, sp
  407510:	tbz	w2, #0, 407554 <tigetstr@plt+0x5034>
  407514:	ldp	w9, w8, [x21, #16]
  407518:	ldr	w5, [x21, #12]
  40751c:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  407520:	sxtw	x8, w8
  407524:	add	x3, x8, #0x76c
  407528:	add	w4, w9, #0x1
  40752c:	add	x2, x2, #0x1e6
  407530:	mov	x0, x20
  407534:	mov	x1, x19
  407538:	bl	4020b0 <snprintf@plt>
  40753c:	tbnz	w0, #31, 4075e8 <tigetstr@plt+0x50c8>
  407540:	sxtw	x8, w0
  407544:	cmp	x8, x19
  407548:	b.hi	4075e8 <tigetstr@plt+0x50c8>  // b.pmore
  40754c:	sub	x19, x19, x8
  407550:	add	x20, x20, x8
  407554:	tbz	w22, #1, 407578 <tigetstr@plt+0x5058>
  407558:	tbz	w22, #0, 407578 <tigetstr@plt+0x5058>
  40755c:	cbz	x19, 4075e8 <tigetstr@plt+0x50c8>
  407560:	tst	w22, #0x20
  407564:	mov	w8, #0x54                  	// #84
  407568:	mov	w9, #0x20                  	// #32
  40756c:	csel	w8, w9, w8, eq  // eq = none
  407570:	strb	w8, [x20], #1
  407574:	sub	x19, x19, #0x1
  407578:	tbz	w22, #1, 4075ac <tigetstr@plt+0x508c>
  40757c:	ldp	w4, w3, [x21, #4]
  407580:	ldr	w5, [x21]
  407584:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  407588:	add	x2, x2, #0x1f5
  40758c:	mov	x0, x20
  407590:	mov	x1, x19
  407594:	bl	4020b0 <snprintf@plt>
  407598:	tbnz	w0, #31, 4075e8 <tigetstr@plt+0x50c8>
  40759c:	sxtw	x8, w0
  4075a0:	subs	x19, x19, x8
  4075a4:	b.cc	4075e8 <tigetstr@plt+0x50c8>  // b.lo, b.ul, b.last
  4075a8:	add	x20, x20, x8
  4075ac:	tbnz	w22, #3, 4075c0 <tigetstr@plt+0x50a0>
  4075b0:	tbz	w22, #4, 40761c <tigetstr@plt+0x50fc>
  4075b4:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  4075b8:	add	x2, x2, #0x20b
  4075bc:	b	4075c8 <tigetstr@plt+0x50a8>
  4075c0:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  4075c4:	add	x2, x2, #0x204
  4075c8:	mov	x0, x20
  4075cc:	mov	x1, x19
  4075d0:	mov	x3, x23
  4075d4:	bl	4020b0 <snprintf@plt>
  4075d8:	tbnz	w0, #31, 4075e8 <tigetstr@plt+0x50c8>
  4075dc:	sxtw	x8, w0
  4075e0:	subs	x19, x19, x8
  4075e4:	b.cs	407618 <tigetstr@plt+0x50f8>  // b.hs, b.nlast
  4075e8:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4075ec:	add	x1, x1, #0x21d
  4075f0:	mov	w2, #0x5                   	// #5
  4075f4:	mov	x0, xzr
  4075f8:	bl	402400 <dcgettext@plt>
  4075fc:	bl	4023c0 <warnx@plt>
  407600:	mov	w0, #0xffffffff            	// #-1
  407604:	ldp	x20, x19, [sp, #48]
  407608:	ldp	x22, x21, [sp, #32]
  40760c:	ldr	x23, [sp, #16]
  407610:	ldp	x29, x30, [sp], #64
  407614:	ret
  407618:	add	x20, x20, x8
  40761c:	tbz	w22, #2, 4076a8 <tigetstr@plt+0x5188>
  407620:	mov	x0, x21
  407624:	bl	40743c <tigetstr@plt+0x4f1c>
  407628:	mov	w8, #0x8889                	// #34953
  40762c:	movk	w8, #0x8888, lsl #16
  407630:	smull	x10, w0, w8
  407634:	lsr	x10, x10, #32
  407638:	mov	w9, #0xb3c5                	// #46021
  40763c:	add	w10, w10, w0
  407640:	movk	w9, #0x91a2, lsl #16
  407644:	asr	w11, w10, #5
  407648:	smull	x9, w0, w9
  40764c:	add	w10, w11, w10, lsr #31
  407650:	lsr	x9, x9, #32
  407654:	smull	x8, w10, w8
  407658:	add	w9, w9, w0
  40765c:	lsr	x8, x8, #32
  407660:	asr	w11, w9, #11
  407664:	add	w8, w8, w10
  407668:	add	w3, w11, w9, lsr #31
  40766c:	asr	w9, w8, #5
  407670:	add	w8, w9, w8, lsr #31
  407674:	mov	w9, #0x3c                  	// #60
  407678:	msub	w8, w8, w9, w10
  40767c:	cmp	w8, #0x0
  407680:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  407684:	cneg	w4, w8, mi  // mi = first
  407688:	add	x2, x2, #0x212
  40768c:	mov	x0, x20
  407690:	mov	x1, x19
  407694:	bl	4020b0 <snprintf@plt>
  407698:	tbnz	w0, #31, 4075e8 <tigetstr@plt+0x50c8>
  40769c:	sxtw	x8, w0
  4076a0:	cmp	x19, x8
  4076a4:	b.cc	4075e8 <tigetstr@plt+0x50c8>  // b.lo, b.ul, b.last
  4076a8:	mov	w0, wzr
  4076ac:	b	407604 <tigetstr@plt+0x50e4>
  4076b0:	stp	x29, x30, [sp, #-16]!
  4076b4:	mov	x4, x3
  4076b8:	mov	x3, x2
  4076bc:	mov	w2, w1
  4076c0:	mov	x1, xzr
  4076c4:	mov	x29, sp
  4076c8:	bl	4074e8 <tigetstr@plt+0x4fc8>
  4076cc:	ldp	x29, x30, [sp], #16
  4076d0:	ret
  4076d4:	sub	sp, sp, #0x70
  4076d8:	stp	x22, x21, [sp, #80]
  4076dc:	stp	x20, x19, [sp, #96]
  4076e0:	mov	x20, x3
  4076e4:	mov	x21, x2
  4076e8:	mov	w22, w1
  4076ec:	mov	x19, x0
  4076f0:	stp	x29, x30, [sp, #64]
  4076f4:	add	x29, sp, #0x40
  4076f8:	tbnz	w1, #6, 407728 <tigetstr@plt+0x5208>
  4076fc:	add	x1, sp, #0x8
  407700:	mov	x0, x19
  407704:	bl	402000 <localtime_r@plt>
  407708:	cbz	x0, 407738 <tigetstr@plt+0x5218>
  40770c:	add	x0, sp, #0x8
  407710:	mov	x1, xzr
  407714:	mov	w2, w22
  407718:	mov	x3, x21
  40771c:	mov	x4, x20
  407720:	bl	4074e8 <tigetstr@plt+0x4fc8>
  407724:	b	407754 <tigetstr@plt+0x5234>
  407728:	add	x1, sp, #0x8
  40772c:	mov	x0, x19
  407730:	bl	4021c0 <gmtime_r@plt>
  407734:	cbnz	x0, 40770c <tigetstr@plt+0x51ec>
  407738:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  40773c:	add	x1, x1, #0x13c
  407740:	mov	w2, #0x5                   	// #5
  407744:	bl	402400 <dcgettext@plt>
  407748:	mov	x1, x19
  40774c:	bl	4023c0 <warnx@plt>
  407750:	mov	w0, #0xffffffff            	// #-1
  407754:	ldp	x20, x19, [sp, #96]
  407758:	ldp	x22, x21, [sp, #80]
  40775c:	ldp	x29, x30, [sp, #64]
  407760:	add	sp, sp, #0x70
  407764:	ret
  407768:	sub	sp, sp, #0xb0
  40776c:	stp	x29, x30, [sp, #112]
  407770:	stp	x22, x21, [sp, #144]
  407774:	stp	x20, x19, [sp, #160]
  407778:	ldr	x8, [x1]
  40777c:	str	x23, [sp, #128]
  407780:	mov	x19, x4
  407784:	mov	x20, x3
  407788:	mov	w21, w2
  40778c:	mov	x22, x1
  407790:	mov	x23, x0
  407794:	add	x29, sp, #0x70
  407798:	cbnz	x8, 4077a8 <tigetstr@plt+0x5288>
  40779c:	mov	x0, x22
  4077a0:	mov	x1, xzr
  4077a4:	bl	4021b0 <gettimeofday@plt>
  4077a8:	add	x1, sp, #0x38
  4077ac:	mov	x0, x23
  4077b0:	bl	402000 <localtime_r@plt>
  4077b4:	mov	x1, sp
  4077b8:	mov	x0, x22
  4077bc:	bl	402000 <localtime_r@plt>
  4077c0:	add	x0, sp, #0x38
  4077c4:	mov	x1, sp
  4077c8:	bl	40786c <tigetstr@plt+0x534c>
  4077cc:	cbz	w0, 407808 <tigetstr@plt+0x52e8>
  4077d0:	ldp	w4, w3, [sp, #60]
  4077d4:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  4077d8:	add	x2, x2, #0x1fa
  4077dc:	mov	x0, x20
  4077e0:	mov	x1, x19
  4077e4:	bl	4020b0 <snprintf@plt>
  4077e8:	mov	w8, w0
  4077ec:	mov	w0, #0xffffffff            	// #-1
  4077f0:	tbnz	w8, #31, 407854 <tigetstr@plt+0x5334>
  4077f4:	sxtw	x8, w8
  4077f8:	cmp	x8, x19
  4077fc:	b.hi	407854 <tigetstr@plt+0x5334>  // b.pmore
  407800:	mov	w0, wzr
  407804:	b	407854 <tigetstr@plt+0x5334>
  407808:	add	x0, sp, #0x38
  40780c:	mov	x1, sp
  407810:	bl	4078a4 <tigetstr@plt+0x5384>
  407814:	adrp	x8, 40a000 <tigetstr@plt+0x7ae0>
  407818:	adrp	x9, 40a000 <tigetstr@plt+0x7ae0>
  40781c:	add	x8, x8, #0x156
  407820:	add	x9, x9, #0x164
  407824:	tst	w21, #0x2
  407828:	adrp	x10, 40a000 <tigetstr@plt+0x7ae0>
  40782c:	add	x10, x10, #0x161
  407830:	csel	x8, x9, x8, eq  // eq = none
  407834:	cmp	w0, #0x0
  407838:	csel	x2, x10, x8, eq  // eq = none
  40783c:	add	x3, sp, #0x38
  407840:	mov	x0, x20
  407844:	mov	x1, x19
  407848:	bl	402050 <strftime@plt>
  40784c:	cmp	w0, #0x1
  407850:	csetm	w0, lt  // lt = tstop
  407854:	ldp	x20, x19, [sp, #160]
  407858:	ldp	x22, x21, [sp, #144]
  40785c:	ldr	x23, [sp, #128]
  407860:	ldp	x29, x30, [sp, #112]
  407864:	add	sp, sp, #0xb0
  407868:	ret
  40786c:	stp	x29, x30, [sp, #-16]!
  407870:	ldr	w8, [x0, #28]
  407874:	ldr	w9, [x1, #28]
  407878:	mov	x29, sp
  40787c:	cmp	w8, w9
  407880:	b.ne	407898 <tigetstr@plt+0x5378>  // b.any
  407884:	bl	4078a4 <tigetstr@plt+0x5384>
  407888:	cmp	w0, #0x0
  40788c:	cset	w0, ne  // ne = any
  407890:	ldp	x29, x30, [sp], #16
  407894:	ret
  407898:	mov	w0, wzr
  40789c:	ldp	x29, x30, [sp], #16
  4078a0:	ret
  4078a4:	ldr	w8, [x0, #20]
  4078a8:	ldr	w9, [x1, #20]
  4078ac:	cmp	w8, w9
  4078b0:	cset	w0, eq  // eq = none
  4078b4:	ret
  4078b8:	stp	x29, x30, [sp, #-48]!
  4078bc:	stp	x20, x19, [sp, #32]
  4078c0:	mov	x20, x1
  4078c4:	mov	x19, x0
  4078c8:	str	x21, [sp, #16]
  4078cc:	mov	x29, sp
  4078d0:	cbz	x1, 4078e8 <tigetstr@plt+0x53c8>
  4078d4:	mov	x0, x20
  4078d8:	bl	401f40 <strlen@plt>
  4078dc:	mov	x21, x0
  4078e0:	cbnz	x19, 4078f0 <tigetstr@plt+0x53d0>
  4078e4:	b	407914 <tigetstr@plt+0x53f4>
  4078e8:	mov	x21, xzr
  4078ec:	cbz	x19, 407914 <tigetstr@plt+0x53f4>
  4078f0:	cbz	x21, 407914 <tigetstr@plt+0x53f4>
  4078f4:	mov	x0, x19
  4078f8:	mov	x1, x20
  4078fc:	mov	x2, x21
  407900:	bl	402160 <strncmp@plt>
  407904:	add	x8, x19, x21
  407908:	cmp	w0, #0x0
  40790c:	csel	x0, x8, xzr, eq  // eq = none
  407910:	b	407918 <tigetstr@plt+0x53f8>
  407914:	mov	x0, xzr
  407918:	ldp	x20, x19, [sp, #32]
  40791c:	ldr	x21, [sp, #16]
  407920:	ldp	x29, x30, [sp], #48
  407924:	ret
  407928:	stp	x29, x30, [sp, #-48]!
  40792c:	mov	x29, sp
  407930:	stp	x20, x19, [sp, #32]
  407934:	mov	x19, x1
  407938:	mov	x20, x0
  40793c:	add	x2, x29, #0x18
  407940:	mov	w0, #0x1                   	// #1
  407944:	mov	w1, #0x5413                	// #21523
  407948:	str	x21, [sp, #16]
  40794c:	bl	4024f0 <ioctl@plt>
  407950:	ldrh	w8, [x29, #26]
  407954:	ldrh	w9, [x29, #24]
  407958:	cmp	w0, #0x0
  40795c:	csel	w0, w8, wzr, eq  // eq = none
  407960:	csel	w21, w9, wzr, eq  // eq = none
  407964:	cbz	x20, 40797c <tigetstr@plt+0x545c>
  407968:	cbnz	w0, 407978 <tigetstr@plt+0x5458>
  40796c:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407970:	add	x0, x0, #0x23f
  407974:	bl	4079ac <tigetstr@plt+0x548c>
  407978:	str	w0, [x20]
  40797c:	cbz	x19, 407998 <tigetstr@plt+0x5478>
  407980:	cbnz	w21, 407994 <tigetstr@plt+0x5474>
  407984:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407988:	add	x0, x0, #0x247
  40798c:	bl	4079ac <tigetstr@plt+0x548c>
  407990:	mov	w21, w0
  407994:	str	w21, [x19]
  407998:	ldp	x20, x19, [sp, #32]
  40799c:	ldr	x21, [sp, #16]
  4079a0:	mov	w0, wzr
  4079a4:	ldp	x29, x30, [sp], #48
  4079a8:	ret
  4079ac:	sub	sp, sp, #0x30
  4079b0:	stp	x29, x30, [sp, #16]
  4079b4:	stp	x20, x19, [sp, #32]
  4079b8:	add	x29, sp, #0x10
  4079bc:	bl	4024a0 <getenv@plt>
  4079c0:	cbz	x0, 407a14 <tigetstr@plt+0x54f4>
  4079c4:	mov	x19, x0
  4079c8:	str	xzr, [sp, #8]
  4079cc:	bl	402490 <__errno_location@plt>
  4079d0:	mov	x20, x0
  4079d4:	str	wzr, [x0]
  4079d8:	add	x1, sp, #0x8
  4079dc:	mov	w2, #0xa                   	// #10
  4079e0:	mov	x0, x19
  4079e4:	bl	402310 <strtol@plt>
  4079e8:	ldr	w9, [x20]
  4079ec:	mov	w8, #0x1                   	// #1
  4079f0:	cbnz	w9, 407a10 <tigetstr@plt+0x54f0>
  4079f4:	ldr	x9, [sp, #8]
  4079f8:	cbz	x9, 407a10 <tigetstr@plt+0x54f0>
  4079fc:	ldrb	w8, [x9]
  407a00:	cbz	w8, 407a28 <tigetstr@plt+0x5508>
  407a04:	mov	w8, #0x1                   	// #1
  407a08:	cbnz	w8, 407a14 <tigetstr@plt+0x54f4>
  407a0c:	b	407a18 <tigetstr@plt+0x54f8>
  407a10:	cbz	w8, 407a18 <tigetstr@plt+0x54f8>
  407a14:	mov	w0, #0xffffffff            	// #-1
  407a18:	ldp	x20, x19, [sp, #32]
  407a1c:	ldp	x29, x30, [sp, #16]
  407a20:	add	sp, sp, #0x30
  407a24:	ret
  407a28:	cmp	x9, x19
  407a2c:	sub	x8, x0, #0x1
  407a30:	mov	w9, #0x7ffffffe            	// #2147483646
  407a34:	cset	w10, ls  // ls = plast
  407a38:	cmp	x8, x9
  407a3c:	cset	w8, hi  // hi = pmore
  407a40:	orr	w8, w8, w10
  407a44:	cbnz	w8, 407a14 <tigetstr@plt+0x54f4>
  407a48:	b	407a18 <tigetstr@plt+0x54f8>
  407a4c:	stp	x29, x30, [sp, #-32]!
  407a50:	mov	x29, sp
  407a54:	str	x19, [sp, #16]
  407a58:	mov	w19, w0
  407a5c:	add	x0, x29, #0x1c
  407a60:	mov	x1, xzr
  407a64:	str	wzr, [x29, #28]
  407a68:	bl	407928 <tigetstr@plt+0x5408>
  407a6c:	ldr	w8, [x29, #28]
  407a70:	cmp	w8, #0x0
  407a74:	csel	w0, w8, w19, gt
  407a78:	ldr	x19, [sp, #16]
  407a7c:	ldp	x29, x30, [sp], #32
  407a80:	ret
  407a84:	stp	x29, x30, [sp, #-32]!
  407a88:	mov	w0, wzr
  407a8c:	str	x19, [sp, #16]
  407a90:	mov	x29, sp
  407a94:	bl	4023e0 <isatty@plt>
  407a98:	mov	w19, wzr
  407a9c:	cbnz	w0, 407ac8 <tigetstr@plt+0x55a8>
  407aa0:	mov	w0, #0x1                   	// #1
  407aa4:	mov	w19, #0x1                   	// #1
  407aa8:	bl	4023e0 <isatty@plt>
  407aac:	cbnz	w0, 407ac8 <tigetstr@plt+0x55a8>
  407ab0:	mov	w0, #0x2                   	// #2
  407ab4:	mov	w19, #0x2                   	// #2
  407ab8:	bl	4023e0 <isatty@plt>
  407abc:	cmp	w0, #0x0
  407ac0:	mov	w8, #0xffffffea            	// #-22
  407ac4:	csel	w19, w8, w19, eq  // eq = none
  407ac8:	mov	w0, w19
  407acc:	ldr	x19, [sp, #16]
  407ad0:	ldp	x29, x30, [sp], #32
  407ad4:	ret
  407ad8:	stp	x29, x30, [sp, #-48]!
  407adc:	stp	x22, x21, [sp, #16]
  407ae0:	stp	x20, x19, [sp, #32]
  407ae4:	mov	x19, x2
  407ae8:	mov	x21, x1
  407aec:	mov	x22, x0
  407af0:	mov	x29, sp
  407af4:	cbz	x1, 407afc <tigetstr@plt+0x55dc>
  407af8:	str	xzr, [x21]
  407afc:	cbz	x22, 407b04 <tigetstr@plt+0x55e4>
  407b00:	str	xzr, [x22]
  407b04:	cbz	x19, 407b0c <tigetstr@plt+0x55ec>
  407b08:	str	xzr, [x19]
  407b0c:	bl	407a84 <tigetstr@plt+0x5564>
  407b10:	tbnz	w0, #31, 407b98 <tigetstr@plt+0x5678>
  407b14:	bl	401ff0 <ttyname@plt>
  407b18:	cbz	x0, 407b88 <tigetstr@plt+0x5668>
  407b1c:	mov	x20, x0
  407b20:	cbz	x22, 407b28 <tigetstr@plt+0x5608>
  407b24:	str	x20, [x22]
  407b28:	orr	x8, x21, x19
  407b2c:	cbz	x8, 407b50 <tigetstr@plt+0x5630>
  407b30:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407b34:	add	x1, x1, #0x24d
  407b38:	mov	w2, #0x5                   	// #5
  407b3c:	mov	x0, x20
  407b40:	bl	402160 <strncmp@plt>
  407b44:	add	x8, x20, #0x5
  407b48:	cmp	w0, #0x0
  407b4c:	csel	x20, x8, x20, eq  // eq = none
  407b50:	cbz	x21, 407b58 <tigetstr@plt+0x5638>
  407b54:	str	x20, [x21]
  407b58:	cbz	x19, 407b80 <tigetstr@plt+0x5660>
  407b5c:	ldrb	w21, [x20]
  407b60:	cbz	w21, 407b80 <tigetstr@plt+0x5660>
  407b64:	bl	402300 <__ctype_b_loc@plt>
  407b68:	ldr	x8, [x0]
  407b6c:	sxtb	x9, w21
  407b70:	ldrh	w9, [x8, x9, lsl #1]
  407b74:	tbnz	w9, #11, 407b90 <tigetstr@plt+0x5670>
  407b78:	ldrb	w21, [x20, #1]!
  407b7c:	cbnz	w21, 407b6c <tigetstr@plt+0x564c>
  407b80:	mov	w0, wzr
  407b84:	b	407b98 <tigetstr@plt+0x5678>
  407b88:	mov	w0, #0xffffffff            	// #-1
  407b8c:	b	407b98 <tigetstr@plt+0x5678>
  407b90:	mov	w0, wzr
  407b94:	str	x20, [x19]
  407b98:	ldp	x20, x19, [sp, #32]
  407b9c:	ldp	x22, x21, [sp, #16]
  407ba0:	ldp	x29, x30, [sp], #48
  407ba4:	ret
  407ba8:	stp	x29, x30, [sp, #-32]!
  407bac:	str	x19, [sp, #16]
  407bb0:	mov	x19, x0
  407bb4:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  407bb8:	add	x0, x0, #0x912
  407bbc:	mov	x29, sp
  407bc0:	bl	4024a0 <getenv@plt>
  407bc4:	str	x0, [x19]
  407bc8:	ldr	x19, [sp, #16]
  407bcc:	cmp	x0, #0x0
  407bd0:	mov	w8, #0xffffffea            	// #-22
  407bd4:	csel	w8, wzr, w8, eq  // eq = none
  407bd8:	mov	w0, w8
  407bdc:	ldp	x29, x30, [sp], #32
  407be0:	ret
  407be4:	stp	x29, x30, [sp, #-32]!
  407be8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  407bec:	stp	x20, x19, [sp, #16]
  407bf0:	mov	x29, sp
  407bf4:	mov	w19, w0
  407bf8:	str	x1, [x8, #1288]
  407bfc:	bl	407cdc <tigetstr@plt+0x57bc>
  407c00:	cmp	w19, #0x2
  407c04:	b.eq	407c18 <tigetstr@plt+0x56f8>  // b.none
  407c08:	mov	w0, #0x1                   	// #1
  407c0c:	bl	4023e0 <isatty@plt>
  407c10:	cbnz	w0, 407c18 <tigetstr@plt+0x56f8>
  407c14:	mov	w19, #0x1                   	// #1
  407c18:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  407c1c:	cmp	w19, #0x3
  407c20:	str	w19, [x20, #1336]
  407c24:	b.ne	407c44 <tigetstr@plt+0x5724>  // b.any
  407c28:	bl	407d90 <tigetstr@plt+0x5870>
  407c2c:	mov	w19, w0
  407c30:	cbz	w0, 407c70 <tigetstr@plt+0x5750>
  407c34:	bl	407e98 <tigetstr@plt+0x5978>
  407c38:	cbz	w0, 407c4c <tigetstr@plt+0x572c>
  407c3c:	str	wzr, [x20, #1336]
  407c40:	b	407c70 <tigetstr@plt+0x5750>
  407c44:	mov	w19, #0xffffffff            	// #-1
  407c48:	b	407c70 <tigetstr@plt+0x5750>
  407c4c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  407c50:	add	x8, x8, #0x538
  407c54:	ldp	w9, w10, [x8, #8]
  407c58:	adrp	x0, 407000 <tigetstr@plt+0x4ae0>
  407c5c:	add	x0, x0, #0xf20
  407c60:	cmp	w9, w10
  407c64:	cset	w9, gt
  407c68:	str	w9, [x8]
  407c6c:	bl	409440 <tigetstr@plt+0x6f20>
  407c70:	ldr	w8, [x20, #1336]
  407c74:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  407c78:	cmp	w8, #0x2
  407c7c:	b.eq	407ca0 <tigetstr@plt+0x5780>  // b.none
  407c80:	cbnz	w8, 407cac <tigetstr@plt+0x578c>
  407c84:	cmn	w19, #0x1
  407c88:	b.ne	407c94 <tigetstr@plt+0x5774>  // b.any
  407c8c:	bl	407d90 <tigetstr@plt+0x5870>
  407c90:	mov	w19, w0
  407c94:	ldrb	w8, [x20, #1340]
  407c98:	bfxil	w8, w19, #0, #1
  407c9c:	b	407cb4 <tigetstr@plt+0x5794>
  407ca0:	ldrb	w8, [x20, #1340]
  407ca4:	orr	w8, w8, #0x1
  407ca8:	b	407cb4 <tigetstr@plt+0x5794>
  407cac:	ldrb	w8, [x20, #1340]
  407cb0:	and	w8, w8, #0xfffffffe
  407cb4:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  407cb8:	ldrb	w9, [x9, #1360]
  407cbc:	strb	w8, [x20, #1340]
  407cc0:	tbz	w9, #2, 407cc8 <tigetstr@plt+0x57a8>
  407cc4:	bl	407f34 <tigetstr@plt+0x5a14>
  407cc8:	ldrb	w8, [x20, #1340]
  407ccc:	ldp	x20, x19, [sp, #16]
  407cd0:	and	w0, w8, #0x1
  407cd4:	ldp	x29, x30, [sp], #32
  407cd8:	ret
  407cdc:	stp	x29, x30, [sp, #-32]!
  407ce0:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407ce4:	add	x0, x0, #0x2ac
  407ce8:	stp	x20, x19, [sp, #16]
  407cec:	mov	x29, sp
  407cf0:	bl	4024a0 <getenv@plt>
  407cf4:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  407cf8:	ldrb	w8, [x20, #1360]
  407cfc:	tbnz	w8, #1, 407d0c <tigetstr@plt+0x57ec>
  407d00:	cbz	x0, 407d08 <tigetstr@plt+0x57e8>
  407d04:	bl	408418 <tigetstr@plt+0x5ef8>
  407d08:	str	w0, [x20, #1360]
  407d0c:	ldr	w8, [x20, #1360]
  407d10:	cbz	w8, 407d3c <tigetstr@plt+0x581c>
  407d14:	bl	402030 <getuid@plt>
  407d18:	mov	w19, w0
  407d1c:	bl	401fe0 <geteuid@plt>
  407d20:	cmp	w19, w0
  407d24:	b.ne	407d54 <tigetstr@plt+0x5834>  // b.any
  407d28:	bl	402340 <getgid@plt>
  407d2c:	mov	w19, w0
  407d30:	bl	401fb0 <getegid@plt>
  407d34:	cmp	w19, w0
  407d38:	b.ne	407d54 <tigetstr@plt+0x5834>  // b.any
  407d3c:	ldr	w8, [x20, #1360]
  407d40:	orr	w8, w8, #0x2
  407d44:	str	w8, [x20, #1360]
  407d48:	ldp	x20, x19, [sp, #16]
  407d4c:	ldp	x29, x30, [sp], #32
  407d50:	ret
  407d54:	adrp	x9, 41a000 <tigetstr@plt+0x17ae0>
  407d58:	ldr	w8, [x20, #1360]
  407d5c:	ldr	x9, [x9, #4048]
  407d60:	orr	w8, w8, #0x1000000
  407d64:	ldr	x19, [x9]
  407d68:	str	w8, [x20, #1360]
  407d6c:	bl	402100 <getpid@plt>
  407d70:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407d74:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  407d78:	mov	w2, w0
  407d7c:	add	x1, x1, #0x2c2
  407d80:	add	x3, x3, #0x2fb
  407d84:	mov	x0, x19
  407d88:	bl	4024c0 <fprintf@plt>
  407d8c:	b	407d3c <tigetstr@plt+0x581c>
  407d90:	sub	sp, sp, #0x30
  407d94:	stp	x29, x30, [sp, #16]
  407d98:	add	x29, sp, #0x10
  407d9c:	sub	x2, x29, #0x4
  407da0:	mov	w1, #0x1                   	// #1
  407da4:	mov	x0, xzr
  407da8:	stp	x20, x19, [sp, #32]
  407dac:	bl	401f90 <setupterm@plt>
  407db0:	mov	w19, #0xffffffff            	// #-1
  407db4:	cbnz	w0, 407dd4 <tigetstr@plt+0x58b4>
  407db8:	ldur	w8, [x29, #-4]
  407dbc:	cmp	w8, #0x1
  407dc0:	b.ne	407dd4 <tigetstr@plt+0x58b4>  // b.any
  407dc4:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407dc8:	add	x0, x0, #0x2ff
  407dcc:	bl	4024b0 <tigetnum@plt>
  407dd0:	mov	w19, w0
  407dd4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  407dd8:	ldr	w8, [x8, #1360]
  407ddc:	cmp	w19, #0x2
  407de0:	b.lt	407df0 <tigetstr@plt+0x58d0>  // b.tstop
  407de4:	tbnz	w8, #2, 407e08 <tigetstr@plt+0x58e8>
  407de8:	mov	w0, #0x1                   	// #1
  407dec:	b	407df8 <tigetstr@plt+0x58d8>
  407df0:	tbnz	w8, #2, 407e54 <tigetstr@plt+0x5934>
  407df4:	mov	w0, wzr
  407df8:	ldp	x20, x19, [sp, #32]
  407dfc:	ldp	x29, x30, [sp, #16]
  407e00:	add	sp, sp, #0x30
  407e04:	ret
  407e08:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  407e0c:	ldr	x8, [x8, #4048]
  407e10:	ldr	x20, [x8]
  407e14:	bl	402100 <getpid@plt>
  407e18:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407e1c:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  407e20:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  407e24:	mov	w2, w0
  407e28:	add	x1, x1, #0x30a
  407e2c:	add	x3, x3, #0x2fb
  407e30:	add	x4, x4, #0x318
  407e34:	mov	x0, x20
  407e38:	bl	4024c0 <fprintf@plt>
  407e3c:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407e40:	add	x0, x0, #0x31d
  407e44:	mov	w1, w19
  407e48:	bl	408468 <tigetstr@plt+0x5f48>
  407e4c:	mov	w0, #0x1                   	// #1
  407e50:	b	407df8 <tigetstr@plt+0x58d8>
  407e54:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  407e58:	ldr	x8, [x8, #4048]
  407e5c:	ldr	x19, [x8]
  407e60:	bl	402100 <getpid@plt>
  407e64:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407e68:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  407e6c:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  407e70:	mov	w2, w0
  407e74:	add	x1, x1, #0x30a
  407e78:	add	x3, x3, #0x2fb
  407e7c:	add	x4, x4, #0x318
  407e80:	mov	x0, x19
  407e84:	bl	4024c0 <fprintf@plt>
  407e88:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407e8c:	add	x0, x0, #0x344
  407e90:	bl	408468 <tigetstr@plt+0x5f48>
  407e94:	b	407df4 <tigetstr@plt+0x58d4>
  407e98:	stp	x29, x30, [sp, #-32]!
  407e9c:	str	x28, [sp, #16]
  407ea0:	mov	x29, sp
  407ea4:	sub	sp, sp, #0x1, lsl #12
  407ea8:	adrp	x0, 409000 <tigetstr@plt+0x6ae0>
  407eac:	add	x0, x0, #0x912
  407eb0:	bl	4024a0 <getenv@plt>
  407eb4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  407eb8:	str	x0, [x8, #1296]
  407ebc:	mov	x0, sp
  407ec0:	bl	4084fc <tigetstr@plt+0x5fdc>
  407ec4:	cbz	x0, 407ed0 <tigetstr@plt+0x59b0>
  407ec8:	bl	40856c <tigetstr@plt+0x604c>
  407ecc:	b	407ed4 <tigetstr@plt+0x59b4>
  407ed0:	mov	w0, #0xfffffffe            	// #-2
  407ed4:	add	w8, w0, #0xd
  407ed8:	cmp	w8, #0xc
  407edc:	b.hi	407f00 <tigetstr@plt+0x59e0>  // b.pmore
  407ee0:	mov	w9, #0x1                   	// #1
  407ee4:	lsl	w8, w9, w8
  407ee8:	mov	w9, #0x1801                	// #6145
  407eec:	tst	w8, w9
  407ef0:	b.eq	407f00 <tigetstr@plt+0x59e0>  // b.none
  407ef4:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407ef8:	add	x0, x0, #0x366
  407efc:	bl	40856c <tigetstr@plt+0x604c>
  407f00:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  407f04:	ldrb	w9, [x8, #1340]
  407f08:	orr	w9, w9, #0x8
  407f0c:	strb	w9, [x8, #1340]
  407f10:	add	sp, sp, #0x1, lsl #12
  407f14:	ldr	x28, [sp, #16]
  407f18:	ldp	x29, x30, [sp], #32
  407f1c:	ret
  407f20:	stp	x29, x30, [sp, #-16]!
  407f24:	mov	x29, sp
  407f28:	bl	408ab8 <tigetstr@plt+0x6598>
  407f2c:	ldp	x29, x30, [sp], #16
  407f30:	ret
  407f34:	stp	x29, x30, [sp, #-80]!
  407f38:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407f3c:	add	x0, x0, #0x5ce
  407f40:	stp	x26, x25, [sp, #16]
  407f44:	stp	x24, x23, [sp, #32]
  407f48:	stp	x22, x21, [sp, #48]
  407f4c:	stp	x20, x19, [sp, #64]
  407f50:	mov	x29, sp
  407f54:	bl	4022b0 <puts@plt>
  407f58:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  407f5c:	add	x20, x20, #0x508
  407f60:	ldr	x1, [x20]
  407f64:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407f68:	add	x0, x0, #0x469
  407f6c:	bl	402470 <printf@plt>
  407f70:	ldr	x1, [x20, #8]
  407f74:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407f78:	add	x0, x0, #0x47b
  407f7c:	bl	402470 <printf@plt>
  407f80:	ldr	x1, [x20, #16]
  407f84:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407f88:	add	x0, x0, #0x48d
  407f8c:	bl	402470 <printf@plt>
  407f90:	ldr	w8, [x20, #48]
  407f94:	adrp	x21, 40a000 <tigetstr@plt+0x7ae0>
  407f98:	add	x21, x21, #0x43a
  407f9c:	cbz	w8, 407fbc <tigetstr@plt+0x5a9c>
  407fa0:	cmp	w8, #0x1
  407fa4:	b.eq	407fc8 <tigetstr@plt+0x5aa8>  // b.none
  407fa8:	cmp	w8, #0x3
  407fac:	b.ne	407fd4 <tigetstr@plt+0x5ab4>  // b.any
  407fb0:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  407fb4:	add	x1, x1, #0x4ae
  407fb8:	b	407fe4 <tigetstr@plt+0x5ac4>
  407fbc:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  407fc0:	add	x1, x1, #0xf0f
  407fc4:	b	407fe4 <tigetstr@plt+0x5ac4>
  407fc8:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  407fcc:	add	x1, x1, #0xf1b
  407fd0:	b	407fe4 <tigetstr@plt+0x5ac4>
  407fd4:	adrp	x9, 409000 <tigetstr@plt+0x6ae0>
  407fd8:	add	x9, x9, #0xf14
  407fdc:	cmp	w8, #0x2
  407fe0:	csel	x1, x9, x21, eq  // eq = none
  407fe4:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407fe8:	add	x0, x0, #0x4a2
  407fec:	bl	402470 <printf@plt>
  407ff0:	adrp	x19, 41b000 <tigetstr@plt+0x18ae0>
  407ff4:	ldrb	w8, [x19, #1340]
  407ff8:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  407ffc:	add	x0, x0, #0x4b8
  408000:	and	w1, w8, #0x1
  408004:	bl	402470 <printf@plt>
  408008:	ldrb	w8, [x19, #1340]
  40800c:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408010:	add	x0, x0, #0x4ca
  408014:	ubfx	w1, w8, #1, #1
  408018:	bl	402470 <printf@plt>
  40801c:	ldrb	w8, [x19, #1340]
  408020:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408024:	add	x0, x0, #0x4da
  408028:	ubfx	w1, w8, #3, #1
  40802c:	bl	402470 <printf@plt>
  408030:	ldrb	w8, [x19, #1340]
  408034:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408038:	add	x0, x0, #0x4ec
  40803c:	ubfx	w1, w8, #2, #1
  408040:	bl	402470 <printf@plt>
  408044:	adrp	x22, 41a000 <tigetstr@plt+0x17ae0>
  408048:	ldr	x22, [x22, #4056]
  40804c:	mov	w0, #0xa                   	// #10
  408050:	ldr	x1, [x22]
  408054:	bl	402070 <fputc@plt>
  408058:	adrp	x24, 40a000 <tigetstr@plt+0x7ae0>
  40805c:	adrp	x19, 40a000 <tigetstr@plt+0x7ae0>
  408060:	adrp	x25, 40a000 <tigetstr@plt+0x7ae0>
  408064:	adrp	x26, 40a000 <tigetstr@plt+0x7ae0>
  408068:	mov	x23, xzr
  40806c:	add	x24, x24, #0x42b
  408070:	add	x19, x19, #0x501
  408074:	add	x25, x25, #0x433
  408078:	add	x26, x26, #0x462
  40807c:	b	4080a4 <tigetstr@plt+0x5b84>
  408080:	cmp	x23, #0x2
  408084:	csel	x1, x26, x21, eq  // eq = none
  408088:	add	x8, x20, x23, lsl #2
  40808c:	ldr	w2, [x8, #56]
  408090:	mov	x0, x19
  408094:	bl	402470 <printf@plt>
  408098:	add	x23, x23, #0x1
  40809c:	cmp	x23, #0x3
  4080a0:	b.eq	4080c0 <tigetstr@plt+0x5ba0>  // b.none
  4080a4:	cbz	x23, 4080b8 <tigetstr@plt+0x5b98>
  4080a8:	cmp	x23, #0x1
  4080ac:	b.ne	408080 <tigetstr@plt+0x5b60>  // b.any
  4080b0:	mov	x1, x25
  4080b4:	b	408088 <tigetstr@plt+0x5b68>
  4080b8:	mov	x1, x24
  4080bc:	b	408088 <tigetstr@plt+0x5b68>
  4080c0:	ldr	x1, [x22]
  4080c4:	mov	w0, #0xa                   	// #10
  4080c8:	bl	402070 <fputc@plt>
  4080cc:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4080d0:	ldr	x8, [x8, #1320]
  4080d4:	cbz	x8, 40813c <tigetstr@plt+0x5c1c>
  4080d8:	adrp	x20, 40a000 <tigetstr@plt+0x7ae0>
  4080dc:	adrp	x23, 41b000 <tigetstr@plt+0x18ae0>
  4080e0:	mov	x21, xzr
  4080e4:	mov	x19, xzr
  4080e8:	add	x20, x20, #0x511
  4080ec:	add	x23, x23, #0x520
  4080f0:	mov	x0, x20
  4080f4:	mov	x1, x19
  4080f8:	bl	402470 <printf@plt>
  4080fc:	ldr	x8, [x23]
  408100:	ldr	x0, [x8, x21]
  408104:	bl	408bbc <tigetstr@plt+0x669c>
  408108:	ldr	x8, [x23]
  40810c:	ldr	x1, [x22]
  408110:	ldr	x0, [x8, x21]
  408114:	bl	401f50 <fputs@plt>
  408118:	bl	408be0 <tigetstr@plt+0x66c0>
  40811c:	ldr	x1, [x22]
  408120:	mov	w0, #0xa                   	// #10
  408124:	bl	402070 <fputc@plt>
  408128:	ldr	x8, [x23, #8]
  40812c:	add	x19, x19, #0x1
  408130:	add	x21, x21, #0x10
  408134:	cmp	x19, x8
  408138:	b.cc	4080f0 <tigetstr@plt+0x5bd0>  // b.lo, b.ul, b.last
  40813c:	ldr	x1, [x22]
  408140:	mov	w0, #0xa                   	// #10
  408144:	bl	402070 <fputc@plt>
  408148:	ldp	x20, x19, [sp, #64]
  40814c:	ldp	x22, x21, [sp, #48]
  408150:	ldp	x24, x23, [sp, #32]
  408154:	ldp	x26, x25, [sp, #16]
  408158:	ldp	x29, x30, [sp], #80
  40815c:	ret
  408160:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408164:	ldrb	w9, [x8, #1340]
  408168:	orr	w9, w9, #0x2
  40816c:	strb	w9, [x8, #1340]
  408170:	ret
  408174:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408178:	ldrb	w9, [x8, #1340]
  40817c:	and	w9, w9, #0xfffffffd
  408180:	strb	w9, [x8, #1340]
  408184:	ret
  408188:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40818c:	ldrb	w8, [x8, #1340]
  408190:	and	w0, w8, #0x1
  408194:	ret
  408198:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40819c:	ldr	w0, [x8, #1336]
  4081a0:	ret
  4081a4:	stp	x29, x30, [sp, #-16]!
  4081a8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4081ac:	ldrb	w8, [x8, #1340]
  4081b0:	mov	x29, sp
  4081b4:	tbnz	w8, #1, 4081c4 <tigetstr@plt+0x5ca4>
  4081b8:	cbz	x0, 4081c4 <tigetstr@plt+0x5ca4>
  4081bc:	tbz	w8, #0, 4081c4 <tigetstr@plt+0x5ca4>
  4081c0:	bl	401f50 <fputs@plt>
  4081c4:	ldp	x29, x30, [sp], #16
  4081c8:	ret
  4081cc:	stp	x29, x30, [sp, #-32]!
  4081d0:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4081d4:	ldrb	w8, [x8, #1340]
  4081d8:	str	x19, [sp, #16]
  4081dc:	mov	x29, sp
  4081e0:	and	w8, w8, #0x3
  4081e4:	cmp	w8, #0x1
  4081e8:	b.ne	408208 <tigetstr@plt+0x5ce8>  // b.any
  4081ec:	mov	x19, x1
  4081f0:	bl	408218 <tigetstr@plt+0x5cf8>
  4081f4:	cbz	x0, 408200 <tigetstr@plt+0x5ce0>
  4081f8:	ldr	x0, [x0, #8]
  4081fc:	cbnz	x0, 40820c <tigetstr@plt+0x5cec>
  408200:	mov	x0, x19
  408204:	b	40820c <tigetstr@plt+0x5cec>
  408208:	mov	x0, xzr
  40820c:	ldr	x19, [sp, #16]
  408210:	ldp	x29, x30, [sp], #32
  408214:	ret
  408218:	sub	sp, sp, #0x30
  40821c:	stp	x29, x30, [sp, #16]
  408220:	stp	x20, x19, [sp, #32]
  408224:	add	x29, sp, #0x10
  408228:	stp	x0, xzr, [sp]
  40822c:	cbz	x0, 4082a0 <tigetstr@plt+0x5d80>
  408230:	ldrb	w8, [x0]
  408234:	mov	x19, x0
  408238:	cbz	w8, 40829c <tigetstr@plt+0x5d7c>
  40823c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408240:	ldrb	w8, [x8, #1340]
  408244:	tbnz	w8, #2, 408250 <tigetstr@plt+0x5d30>
  408248:	bl	408c00 <tigetstr@plt+0x66e0>
  40824c:	cbnz	w0, 40829c <tigetstr@plt+0x5d7c>
  408250:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408254:	ldr	x8, [x8, #1320]
  408258:	cbz	x8, 40829c <tigetstr@plt+0x5d7c>
  40825c:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408260:	ldrb	w8, [x8, #1360]
  408264:	tbnz	w8, #3, 4082b0 <tigetstr@plt+0x5d90>
  408268:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40826c:	add	x8, x8, #0x520
  408270:	ldp	x1, x2, [x8]
  408274:	adrp	x4, 408000 <tigetstr@plt+0x5ae0>
  408278:	add	x4, x4, #0xe1c
  40827c:	mov	x0, sp
  408280:	mov	w3, #0x10                  	// #16
  408284:	bl	4021e0 <bsearch@plt>
  408288:	cbz	x0, 4082a0 <tigetstr@plt+0x5d80>
  40828c:	ldr	x8, [x0, #8]
  408290:	cmp	x8, #0x0
  408294:	csel	x0, xzr, x0, eq  // eq = none
  408298:	b	4082a0 <tigetstr@plt+0x5d80>
  40829c:	mov	x0, xzr
  4082a0:	ldp	x20, x19, [sp, #32]
  4082a4:	ldp	x29, x30, [sp, #16]
  4082a8:	add	sp, sp, #0x30
  4082ac:	ret
  4082b0:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  4082b4:	ldr	x8, [x8, #4048]
  4082b8:	ldr	x20, [x8]
  4082bc:	bl	402100 <getpid@plt>
  4082c0:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4082c4:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  4082c8:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  4082cc:	mov	w2, w0
  4082d0:	add	x1, x1, #0x30a
  4082d4:	add	x3, x3, #0x2fb
  4082d8:	add	x4, x4, #0x456
  4082dc:	mov	x0, x20
  4082e0:	bl	4024c0 <fprintf@plt>
  4082e4:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  4082e8:	add	x0, x0, #0x521
  4082ec:	mov	x1, x19
  4082f0:	bl	408468 <tigetstr@plt+0x5f48>
  4082f4:	b	408268 <tigetstr@plt+0x5d48>
  4082f8:	stp	x29, x30, [sp, #-32]!
  4082fc:	str	x19, [sp, #16]
  408300:	mov	x29, sp
  408304:	mov	x19, x2
  408308:	bl	4081cc <tigetstr@plt+0x5cac>
  40830c:	cbz	x0, 408318 <tigetstr@plt+0x5df8>
  408310:	mov	x1, x19
  408314:	bl	4081a4 <tigetstr@plt+0x5c84>
  408318:	ldr	x19, [sp, #16]
  40831c:	ldp	x29, x30, [sp], #32
  408320:	ret
  408324:	stp	x29, x30, [sp, #-16]!
  408328:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40832c:	ldrb	w8, [x8, #1340]
  408330:	mov	x29, sp
  408334:	and	w8, w8, #0x3
  408338:	cmp	w8, #0x1
  40833c:	b.ne	408358 <tigetstr@plt+0x5e38>  // b.any
  408340:	mov	x3, x0
  408344:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408348:	add	x0, x0, #0x2a7
  40834c:	mov	w1, #0x4                   	// #4
  408350:	mov	w2, #0x1                   	// #1
  408354:	bl	4023a0 <fwrite@plt>
  408358:	ldp	x29, x30, [sp], #16
  40835c:	ret
  408360:	stp	x29, x30, [sp, #-48]!
  408364:	str	x21, [sp, #16]
  408368:	stp	x20, x19, [sp, #32]
  40836c:	mov	x29, sp
  408370:	cbz	x0, 4083a8 <tigetstr@plt+0x5e88>
  408374:	ldrb	w8, [x0]
  408378:	mov	x20, x0
  40837c:	cbz	w8, 4083a8 <tigetstr@plt+0x5e88>
  408380:	adrp	x21, 41a000 <tigetstr@plt+0x17ae0>
  408384:	mov	x19, xzr
  408388:	add	x21, x21, #0xc68
  40838c:	ldr	x1, [x21, x19, lsl #3]
  408390:	mov	x0, x20
  408394:	bl	4021f0 <strcasecmp@plt>
  408398:	cbz	w0, 4083ac <tigetstr@plt+0x5e8c>
  40839c:	add	x19, x19, #0x1
  4083a0:	cmp	x19, #0x4
  4083a4:	b.ne	40838c <tigetstr@plt+0x5e6c>  // b.any
  4083a8:	mov	w19, #0xffffffea            	// #-22
  4083ac:	mov	w0, w19
  4083b0:	ldp	x20, x19, [sp, #32]
  4083b4:	ldr	x21, [sp, #16]
  4083b8:	ldp	x29, x30, [sp], #48
  4083bc:	ret
  4083c0:	stp	x29, x30, [sp, #-32]!
  4083c4:	stp	x20, x19, [sp, #16]
  4083c8:	mov	x19, x1
  4083cc:	mov	x20, x0
  4083d0:	mov	x29, sp
  4083d4:	cbz	x0, 4083e8 <tigetstr@plt+0x5ec8>
  4083d8:	mov	x8, x20
  4083dc:	ldrb	w9, [x8], #1
  4083e0:	cmp	w9, #0x3d
  4083e4:	csel	x20, x8, x20, eq  // eq = none
  4083e8:	mov	x0, x20
  4083ec:	bl	408360 <tigetstr@plt+0x5e40>
  4083f0:	tbnz	w0, #31, 408400 <tigetstr@plt+0x5ee0>
  4083f4:	ldp	x20, x19, [sp, #16]
  4083f8:	ldp	x29, x30, [sp], #32
  4083fc:	ret
  408400:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  408404:	add	x1, x1, #0xff1
  408408:	mov	w0, #0x1                   	// #1
  40840c:	mov	x2, x19
  408410:	mov	x3, x20
  408414:	bl	402430 <errx@plt>
  408418:	stp	x29, x30, [sp, #-32]!
  40841c:	mov	x29, sp
  408420:	add	x1, x29, #0x18
  408424:	mov	w2, wzr
  408428:	str	x19, [sp, #16]
  40842c:	bl	401f30 <strtoul@plt>
  408430:	ldr	x8, [x29, #24]
  408434:	mov	x19, x0
  408438:	cbz	x8, 408458 <tigetstr@plt+0x5f38>
  40843c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  408440:	add	x1, x1, #0x306
  408444:	mov	x0, x8
  408448:	bl	4022e0 <strcmp@plt>
  40844c:	cmp	w0, #0x0
  408450:	mov	w8, #0xffff                	// #65535
  408454:	csel	w19, w8, w19, eq  // eq = none
  408458:	mov	w0, w19
  40845c:	ldr	x19, [sp, #16]
  408460:	ldp	x29, x30, [sp], #32
  408464:	ret
  408468:	sub	sp, sp, #0x120
  40846c:	stp	x29, x30, [sp, #256]
  408470:	add	x29, sp, #0x100
  408474:	stp	x28, x19, [sp, #272]
  408478:	stp	x1, x2, [x29, #-120]
  40847c:	stp	x3, x4, [x29, #-104]
  408480:	stp	x5, x6, [x29, #-88]
  408484:	stur	x7, [x29, #-72]
  408488:	stp	q0, q1, [sp]
  40848c:	stp	q2, q3, [sp, #32]
  408490:	stp	q4, q5, [sp, #64]
  408494:	adrp	x19, 41a000 <tigetstr@plt+0x17ae0>
  408498:	ldr	x19, [x19, #4048]
  40849c:	mov	x9, #0xffffffffffffffc8    	// #-56
  4084a0:	mov	x10, sp
  4084a4:	sub	x11, x29, #0x78
  4084a8:	movk	x9, #0xff80, lsl #32
  4084ac:	add	x12, x29, #0x20
  4084b0:	add	x10, x10, #0x80
  4084b4:	add	x11, x11, #0x38
  4084b8:	stp	x10, x9, [x29, #-16]
  4084bc:	stp	x12, x11, [x29, #-32]
  4084c0:	mov	x8, x0
  4084c4:	ldr	x0, [x19]
  4084c8:	ldp	q0, q1, [x29, #-32]
  4084cc:	sub	x2, x29, #0x40
  4084d0:	mov	x1, x8
  4084d4:	stp	q6, q7, [sp, #96]
  4084d8:	stp	q0, q1, [x29, #-64]
  4084dc:	bl	402460 <vfprintf@plt>
  4084e0:	ldr	x1, [x19]
  4084e4:	mov	w0, #0xa                   	// #10
  4084e8:	bl	402070 <fputc@plt>
  4084ec:	ldp	x28, x19, [sp, #272]
  4084f0:	ldp	x29, x30, [sp, #256]
  4084f4:	add	sp, sp, #0x120
  4084f8:	ret
  4084fc:	stp	x29, x30, [sp, #-32]!
  408500:	str	x19, [sp, #16]
  408504:	mov	x19, x0
  408508:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  40850c:	add	x0, x0, #0x37d
  408510:	mov	x29, sp
  408514:	bl	4024a0 <getenv@plt>
  408518:	cbz	x0, 40852c <tigetstr@plt+0x600c>
  40851c:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  408520:	mov	x3, x0
  408524:	add	x2, x2, #0x38d
  408528:	b	408548 <tigetstr@plt+0x6028>
  40852c:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408530:	add	x0, x0, #0x388
  408534:	bl	4024a0 <getenv@plt>
  408538:	cbz	x0, 408564 <tigetstr@plt+0x6044>
  40853c:	adrp	x2, 40a000 <tigetstr@plt+0x7ae0>
  408540:	mov	x3, x0
  408544:	add	x2, x2, #0x3a2
  408548:	mov	w1, #0x1000                	// #4096
  40854c:	mov	x0, x19
  408550:	bl	4020b0 <snprintf@plt>
  408554:	mov	x0, x19
  408558:	ldr	x19, [sp, #16]
  40855c:	ldp	x29, x30, [sp], #32
  408560:	ret
  408564:	mov	x19, xzr
  408568:	b	408554 <tigetstr@plt+0x6034>
  40856c:	stp	x29, x30, [sp, #-96]!
  408570:	stp	x28, x27, [sp, #16]
  408574:	stp	x26, x25, [sp, #32]
  408578:	stp	x24, x23, [sp, #48]
  40857c:	stp	x22, x21, [sp, #64]
  408580:	stp	x20, x19, [sp, #80]
  408584:	mov	x29, sp
  408588:	sub	sp, sp, #0x1, lsl #12
  40858c:	sub	sp, sp, #0x40
  408590:	mov	x19, x0
  408594:	add	x0, sp, #0x38
  408598:	mov	w2, #0x1000                	// #4096
  40859c:	mov	w1, wzr
  4085a0:	bl	4021a0 <memset@plt>
  4085a4:	cbz	x19, 408604 <tigetstr@plt+0x60e4>
  4085a8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4085ac:	ldr	x8, [x8, #1288]
  4085b0:	cbz	x8, 408604 <tigetstr@plt+0x60e4>
  4085b4:	ldrb	w8, [x8]
  4085b8:	cbz	w8, 408604 <tigetstr@plt+0x60e4>
  4085bc:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4085c0:	ldrb	w8, [x8, #1360]
  4085c4:	tbnz	w8, #2, 4088c8 <tigetstr@plt+0x63a8>
  4085c8:	mov	x0, x19
  4085cc:	bl	402040 <opendir@plt>
  4085d0:	cbz	x0, 408630 <tigetstr@plt+0x6110>
  4085d4:	adrp	x21, 41b000 <tigetstr@plt+0x18ae0>
  4085d8:	add	x21, x21, #0x508
  4085dc:	mov	x20, x0
  4085e0:	ldr	x0, [x21]
  4085e4:	bl	401f40 <strlen@plt>
  4085e8:	ldr	x8, [x21, #8]
  4085ec:	str	x0, [sp, #8]
  4085f0:	cbz	x8, 408640 <tigetstr@plt+0x6120>
  4085f4:	mov	x0, x8
  4085f8:	bl	401f40 <strlen@plt>
  4085fc:	str	x0, [sp]
  408600:	b	408644 <tigetstr@plt+0x6124>
  408604:	mov	w19, #0xffffffea            	// #-22
  408608:	mov	w0, w19
  40860c:	add	sp, sp, #0x1, lsl #12
  408610:	add	sp, sp, #0x40
  408614:	ldp	x20, x19, [sp, #80]
  408618:	ldp	x22, x21, [sp, #64]
  40861c:	ldp	x24, x23, [sp, #48]
  408620:	ldp	x26, x25, [sp, #32]
  408624:	ldp	x28, x27, [sp, #16]
  408628:	ldp	x29, x30, [sp], #96
  40862c:	ret
  408630:	bl	402490 <__errno_location@plt>
  408634:	ldr	w8, [x0]
  408638:	neg	w19, w8
  40863c:	b	408608 <tigetstr@plt+0x60e8>
  408640:	str	xzr, [sp]
  408644:	mov	x0, x20
  408648:	bl	402200 <readdir@plt>
  40864c:	cbz	x0, 40887c <tigetstr@plt+0x635c>
  408650:	mov	w22, #0x1                   	// #1
  408654:	mov	w21, #0x501                 	// #1281
  408658:	b	408668 <tigetstr@plt+0x6148>
  40865c:	mov	x0, x20
  408660:	bl	402200 <readdir@plt>
  408664:	cbz	x0, 40887c <tigetstr@plt+0x635c>
  408668:	stp	xzr, xzr, [sp, #32]
  40866c:	stp	xzr, xzr, [sp, #16]
  408670:	mov	x28, x0
  408674:	ldrb	w8, [x28, #19]!
  408678:	cmp	w8, #0x2e
  40867c:	b.eq	40865c <tigetstr@plt+0x613c>  // b.none
  408680:	ldrb	w8, [x0, #18]
  408684:	cmp	w8, #0xa
  408688:	b.hi	40865c <tigetstr@plt+0x613c>  // b.pmore
  40868c:	lsl	w8, w22, w8
  408690:	tst	w8, w21
  408694:	b.eq	40865c <tigetstr@plt+0x613c>  // b.none
  408698:	add	x1, sp, #0x28
  40869c:	add	x2, sp, #0x18
  4086a0:	add	x3, sp, #0x20
  4086a4:	add	x4, sp, #0x10
  4086a8:	add	x5, sp, #0x34
  4086ac:	mov	x0, x28
  4086b0:	bl	408910 <tigetstr@plt+0x63f0>
  4086b4:	cbnz	w0, 40865c <tigetstr@plt+0x613c>
  4086b8:	ldp	x23, x24, [sp, #32]
  4086bc:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4086c0:	ldrb	w8, [x8, #1360]
  4086c4:	mov	w9, #0x15                  	// #21
  4086c8:	cmp	x24, #0x0
  4086cc:	csinc	w9, w9, wzr, ne  // ne = any
  4086d0:	mov	w10, #0xa                   	// #10
  4086d4:	orr	w10, w9, w10
  4086d8:	cmp	x23, #0x0
  4086dc:	csel	w26, w9, w10, eq  // eq = none
  4086e0:	tbnz	w8, #2, 40878c <tigetstr@plt+0x626c>
  4086e4:	ldrsw	x25, [sp, #52]
  4086e8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4086ec:	add	x8, x8, #0x508
  4086f0:	add	x27, x8, x25, lsl #2
  4086f4:	ldr	w8, [x27, #56]!
  4086f8:	cmp	w26, w8
  4086fc:	b.lt	40865c <tigetstr@plt+0x613c>  // b.tstop
  408700:	ldr	x8, [sp, #24]
  408704:	cbz	x8, 40872c <tigetstr@plt+0x620c>
  408708:	ldr	x9, [sp, #8]
  40870c:	cmp	x8, x9
  408710:	b.ne	40865c <tigetstr@plt+0x613c>  // b.any
  408714:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408718:	ldr	x1, [x8, #1288]
  40871c:	ldr	x2, [sp, #8]
  408720:	mov	x0, x24
  408724:	bl	402160 <strncmp@plt>
  408728:	cbnz	w0, 40865c <tigetstr@plt+0x613c>
  40872c:	ldr	x8, [sp, #16]
  408730:	cbz	x8, 408760 <tigetstr@plt+0x6240>
  408734:	ldr	x9, [sp]
  408738:	cbz	x9, 40865c <tigetstr@plt+0x613c>
  40873c:	ldr	x9, [sp]
  408740:	cmp	x8, x9
  408744:	b.ne	40865c <tigetstr@plt+0x613c>  // b.any
  408748:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  40874c:	ldr	x1, [x8, #1296]
  408750:	ldr	x2, [sp]
  408754:	mov	x0, x23
  408758:	bl	402160 <strncmp@plt>
  40875c:	cbnz	w0, 40865c <tigetstr@plt+0x613c>
  408760:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408764:	ldrb	w8, [x8, #1360]
  408768:	tbnz	w8, #2, 4087f8 <tigetstr@plt+0x62d8>
  40876c:	cmp	w25, #0x2
  408770:	str	w26, [x27]
  408774:	b.ne	40865c <tigetstr@plt+0x613c>  // b.any
  408778:	add	x0, sp, #0x38
  40877c:	mov	w2, #0x1000                	// #4096
  408780:	mov	x1, x28
  408784:	bl	402420 <strncpy@plt>
  408788:	b	40865c <tigetstr@plt+0x613c>
  40878c:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  408790:	ldr	x8, [x8, #4048]
  408794:	ldr	x25, [x8]
  408798:	bl	402100 <getpid@plt>
  40879c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4087a0:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  4087a4:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  4087a8:	mov	w2, w0
  4087ac:	mov	x0, x25
  4087b0:	add	x1, x1, #0x30a
  4087b4:	add	x3, x3, #0x2fb
  4087b8:	add	x4, x4, #0x318
  4087bc:	bl	4024c0 <fprintf@plt>
  4087c0:	ldrsw	x8, [sp, #52]
  4087c4:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  4087c8:	add	x9, x9, #0x508
  4087cc:	ldp	x6, x4, [sp, #16]
  4087d0:	add	x8, x9, x8, lsl #2
  4087d4:	ldr	w3, [x8, #56]
  4087d8:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  4087dc:	add	x0, x0, #0x3d1
  4087e0:	mov	x1, x28
  4087e4:	mov	w2, w26
  4087e8:	mov	x5, x24
  4087ec:	mov	x7, x23
  4087f0:	bl	408468 <tigetstr@plt+0x5f48>
  4087f4:	b	4086e4 <tigetstr@plt+0x61c4>
  4087f8:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  4087fc:	ldr	x8, [x8, #4048]
  408800:	ldr	x23, [x8]
  408804:	bl	402100 <getpid@plt>
  408808:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  40880c:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  408810:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  408814:	mov	w2, w0
  408818:	mov	x0, x23
  40881c:	add	x1, x1, #0x30a
  408820:	add	x3, x3, #0x2fb
  408824:	add	x4, x4, #0x318
  408828:	bl	4024c0 <fprintf@plt>
  40882c:	cbz	w25, 40885c <tigetstr@plt+0x633c>
  408830:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  408834:	cmp	w25, #0x2
  408838:	add	x1, x1, #0x462
  40883c:	b.eq	408864 <tigetstr@plt+0x6344>  // b.none
  408840:	adrp	x8, 40a000 <tigetstr@plt+0x7ae0>
  408844:	adrp	x9, 40a000 <tigetstr@plt+0x7ae0>
  408848:	cmp	w25, #0x1
  40884c:	add	x8, x8, #0x43a
  408850:	add	x9, x9, #0x433
  408854:	csel	x1, x9, x8, eq  // eq = none
  408858:	b	408864 <tigetstr@plt+0x6344>
  40885c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  408860:	add	x1, x1, #0x42b
  408864:	ldr	w2, [x27]
  408868:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  40886c:	add	x0, x0, #0x40d
  408870:	mov	w3, w26
  408874:	bl	408468 <tigetstr@plt+0x5f48>
  408878:	b	40876c <tigetstr@plt+0x624c>
  40887c:	ldrb	w8, [sp, #56]
  408880:	cbz	w8, 4088b8 <tigetstr@plt+0x6398>
  408884:	adrp	x0, 41b000 <tigetstr@plt+0x18ae0>
  408888:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  40888c:	add	x8, sp, #0x38
  408890:	add	x0, x0, #0x518
  408894:	add	x1, x1, #0x43e
  408898:	add	x3, sp, #0x38
  40889c:	mov	x2, x19
  4088a0:	strb	wzr, [x8, #4095]
  4088a4:	bl	402090 <asprintf@plt>
  4088a8:	cmp	w0, #0x0
  4088ac:	mov	w8, #0xfffffff4            	// #-12
  4088b0:	csel	w19, wzr, w8, gt
  4088b4:	b	4088bc <tigetstr@plt+0x639c>
  4088b8:	mov	w19, wzr
  4088bc:	mov	x0, x20
  4088c0:	bl	402230 <closedir@plt>
  4088c4:	b	408608 <tigetstr@plt+0x60e8>
  4088c8:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  4088cc:	ldr	x8, [x8, #4048]
  4088d0:	ldr	x20, [x8]
  4088d4:	bl	402100 <getpid@plt>
  4088d8:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4088dc:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  4088e0:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  4088e4:	mov	w2, w0
  4088e8:	add	x1, x1, #0x30a
  4088ec:	add	x3, x3, #0x2fb
  4088f0:	add	x4, x4, #0x318
  4088f4:	mov	x0, x20
  4088f8:	bl	4024c0 <fprintf@plt>
  4088fc:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408900:	add	x0, x0, #0x3bf
  408904:	mov	x1, x19
  408908:	bl	408468 <tigetstr@plt+0x5f48>
  40890c:	b	4085c8 <tigetstr@plt+0x60a8>
  408910:	stp	x29, x30, [sp, #-80]!
  408914:	str	x25, [sp, #16]
  408918:	stp	x24, x23, [sp, #32]
  40891c:	stp	x22, x21, [sp, #48]
  408920:	stp	x20, x19, [sp, #64]
  408924:	mov	x29, sp
  408928:	cbz	x0, 408968 <tigetstr@plt+0x6448>
  40892c:	ldrb	w8, [x0]
  408930:	mov	x20, x0
  408934:	mov	w0, #0xffffffea            	// #-22
  408938:	cbz	w8, 40896c <tigetstr@plt+0x644c>
  40893c:	cmp	w8, #0x2e
  408940:	b.eq	40896c <tigetstr@plt+0x644c>  // b.none
  408944:	mov	x0, x20
  408948:	mov	x25, x5
  40894c:	mov	x22, x4
  408950:	mov	x24, x3
  408954:	mov	x19, x2
  408958:	mov	x21, x1
  40895c:	bl	401f40 <strlen@plt>
  408960:	cmp	x0, #0x1, lsl #12
  408964:	b.ls	408984 <tigetstr@plt+0x6464>  // b.plast
  408968:	mov	w0, #0xffffffea            	// #-22
  40896c:	ldp	x20, x19, [sp, #64]
  408970:	ldp	x22, x21, [sp, #48]
  408974:	ldp	x24, x23, [sp, #32]
  408978:	ldr	x25, [sp, #16]
  40897c:	ldp	x29, x30, [sp], #80
  408980:	ret
  408984:	mov	w1, #0x2e                  	// #46
  408988:	mov	x0, x20
  40898c:	bl	402250 <strrchr@plt>
  408990:	cmp	x0, #0x0
  408994:	csinc	x23, x20, x0, eq  // eq = none
  408998:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  40899c:	add	x1, x1, #0x42b
  4089a0:	mov	x0, x23
  4089a4:	bl	4022e0 <strcmp@plt>
  4089a8:	cbz	w0, 4089e8 <tigetstr@plt+0x64c8>
  4089ac:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4089b0:	add	x1, x1, #0x433
  4089b4:	mov	x0, x23
  4089b8:	bl	4022e0 <strcmp@plt>
  4089bc:	cbz	w0, 4089f0 <tigetstr@plt+0x64d0>
  4089c0:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  4089c4:	add	x1, x1, #0x462
  4089c8:	mov	x0, x23
  4089cc:	bl	4022e0 <strcmp@plt>
  4089d0:	cbz	w0, 4089f8 <tigetstr@plt+0x64d8>
  4089d4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4089d8:	ldrb	w8, [x8, #1360]
  4089dc:	tbnz	w8, #2, 408a6c <tigetstr@plt+0x654c>
  4089e0:	mov	w0, #0x1                   	// #1
  4089e4:	b	40896c <tigetstr@plt+0x644c>
  4089e8:	mov	w8, wzr
  4089ec:	b	4089fc <tigetstr@plt+0x64dc>
  4089f0:	mov	w8, #0x1                   	// #1
  4089f4:	b	4089fc <tigetstr@plt+0x64dc>
  4089f8:	mov	w8, #0x2                   	// #2
  4089fc:	cmp	x23, x20
  408a00:	str	w8, [x25]
  408a04:	b.eq	408a64 <tigetstr@plt+0x6544>  // b.none
  408a08:	mov	w1, #0x40                  	// #64
  408a0c:	mov	x0, x20
  408a10:	bl	402390 <strchr@plt>
  408a14:	cmp	x0, #0x0
  408a18:	mov	x8, x0
  408a1c:	csinc	x9, xzr, x0, eq  // eq = none
  408a20:	cbz	x0, 408a40 <tigetstr@plt+0x6520>
  408a24:	str	x9, [x24]
  408a28:	mvn	x10, x9
  408a2c:	sub	x9, x9, #0x1
  408a30:	add	x10, x10, x23
  408a34:	cmp	x9, x20
  408a38:	str	x10, [x22]
  408a3c:	b.eq	408a64 <tigetstr@plt+0x6544>  // b.none
  408a40:	add	x9, x8, #0x1
  408a44:	cmp	x8, #0x0
  408a48:	csel	x8, x9, x23, ne  // ne = any
  408a4c:	mvn	x9, x20
  408a50:	mov	w0, wzr
  408a54:	add	x8, x8, x9
  408a58:	str	x20, [x21]
  408a5c:	str	x8, [x19]
  408a60:	b	40896c <tigetstr@plt+0x644c>
  408a64:	mov	w0, wzr
  408a68:	b	40896c <tigetstr@plt+0x644c>
  408a6c:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  408a70:	ldr	x8, [x8, #4048]
  408a74:	ldr	x19, [x8]
  408a78:	bl	402100 <getpid@plt>
  408a7c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  408a80:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  408a84:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  408a88:	mov	w2, w0
  408a8c:	add	x1, x1, #0x30a
  408a90:	add	x3, x3, #0x2fb
  408a94:	add	x4, x4, #0x318
  408a98:	mov	x0, x19
  408a9c:	bl	4024c0 <fprintf@plt>
  408aa0:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408aa4:	add	x0, x0, #0x444
  408aa8:	mov	x1, x23
  408aac:	bl	408468 <tigetstr@plt+0x5f48>
  408ab0:	mov	w0, #0x1                   	// #1
  408ab4:	b	40896c <tigetstr@plt+0x644c>
  408ab8:	stp	x29, x30, [sp, #-32]!
  408abc:	str	x19, [sp, #16]
  408ac0:	mov	x29, sp
  408ac4:	bl	408afc <tigetstr@plt+0x65dc>
  408ac8:	adrp	x19, 41b000 <tigetstr@plt+0x18ae0>
  408acc:	add	x19, x19, #0x508
  408ad0:	ldr	x0, [x19, #16]
  408ad4:	bl	402320 <free@plt>
  408ad8:	mov	w8, #0x3                   	// #3
  408adc:	stp	xzr, xzr, [x19]
  408ae0:	str	xzr, [x19, #16]
  408ae4:	str	xzr, [x19, #56]
  408ae8:	str	w8, [x19, #48]
  408aec:	str	wzr, [x19, #64]
  408af0:	ldr	x19, [sp, #16]
  408af4:	ldp	x29, x30, [sp], #32
  408af8:	ret
  408afc:	stp	x29, x30, [sp, #-48]!
  408b00:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408b04:	ldrb	w8, [x8, #1360]
  408b08:	str	x21, [sp, #16]
  408b0c:	stp	x20, x19, [sp, #32]
  408b10:	mov	x29, sp
  408b14:	tbnz	w8, #3, 408b78 <tigetstr@plt+0x6658>
  408b18:	adrp	x19, 41b000 <tigetstr@plt+0x18ae0>
  408b1c:	add	x19, x19, #0x520
  408b20:	ldp	x0, x8, [x19]
  408b24:	cbz	x8, 408b5c <tigetstr@plt+0x663c>
  408b28:	mov	x20, xzr
  408b2c:	mov	x21, xzr
  408b30:	ldr	x0, [x0, x20]
  408b34:	bl	402320 <free@plt>
  408b38:	ldr	x8, [x19]
  408b3c:	add	x8, x8, x20
  408b40:	ldr	x0, [x8, #8]
  408b44:	bl	402320 <free@plt>
  408b48:	ldp	x0, x8, [x19]
  408b4c:	add	x21, x21, #0x1
  408b50:	add	x20, x20, #0x10
  408b54:	cmp	x21, x8
  408b58:	b.cc	408b30 <tigetstr@plt+0x6610>  // b.lo, b.ul, b.last
  408b5c:	bl	402320 <free@plt>
  408b60:	stp	xzr, xzr, [x19]
  408b64:	str	xzr, [x19, #16]
  408b68:	ldp	x20, x19, [sp, #32]
  408b6c:	ldr	x21, [sp, #16]
  408b70:	ldp	x29, x30, [sp], #48
  408b74:	ret
  408b78:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  408b7c:	ldr	x8, [x8, #4048]
  408b80:	ldr	x19, [x8]
  408b84:	bl	402100 <getpid@plt>
  408b88:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  408b8c:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  408b90:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  408b94:	mov	w2, w0
  408b98:	add	x1, x1, #0x30a
  408b9c:	add	x3, x3, #0x2fb
  408ba0:	add	x4, x4, #0x456
  408ba4:	mov	x0, x19
  408ba8:	bl	4024c0 <fprintf@plt>
  408bac:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408bb0:	add	x0, x0, #0x45d
  408bb4:	bl	408468 <tigetstr@plt+0x5f48>
  408bb8:	b	408b18 <tigetstr@plt+0x65f8>
  408bbc:	stp	x29, x30, [sp, #-16]!
  408bc0:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  408bc4:	ldr	x8, [x8, #4056]
  408bc8:	mov	x1, xzr
  408bcc:	mov	x29, sp
  408bd0:	ldr	x2, [x8]
  408bd4:	bl	4082f8 <tigetstr@plt+0x5dd8>
  408bd8:	ldp	x29, x30, [sp], #16
  408bdc:	ret
  408be0:	stp	x29, x30, [sp, #-16]!
  408be4:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  408be8:	ldr	x8, [x8, #4056]
  408bec:	mov	x29, sp
  408bf0:	ldr	x0, [x8]
  408bf4:	bl	408324 <tigetstr@plt+0x5e04>
  408bf8:	ldp	x29, x30, [sp], #16
  408bfc:	ret
  408c00:	stp	x29, x30, [sp, #-64]!
  408c04:	str	x28, [sp, #16]
  408c08:	stp	x22, x21, [sp, #32]
  408c0c:	stp	x20, x19, [sp, #48]
  408c10:	mov	x29, sp
  408c14:	sub	sp, sp, #0x2, lsl #12
  408c18:	sub	sp, sp, #0x110
  408c1c:	adrp	x19, 41b000 <tigetstr@plt+0x18ae0>
  408c20:	ldrb	w8, [x19, #1340]
  408c24:	tbnz	w8, #3, 408c34 <tigetstr@plt+0x6714>
  408c28:	bl	407e98 <tigetstr@plt+0x5978>
  408c2c:	mov	w20, w0
  408c30:	b	408c38 <tigetstr@plt+0x6718>
  408c34:	mov	w20, wzr
  408c38:	ldrb	w8, [x19, #1340]
  408c3c:	orr	w8, w8, #0x4
  408c40:	strb	w8, [x19, #1340]
  408c44:	cbz	w20, 408c7c <tigetstr@plt+0x675c>
  408c48:	mov	x19, xzr
  408c4c:	cbz	x19, 408c58 <tigetstr@plt+0x6738>
  408c50:	mov	x0, x19
  408c54:	bl	4020f0 <fclose@plt>
  408c58:	bl	4090b0 <tigetstr@plt+0x6b90>
  408c5c:	mov	w0, w20
  408c60:	add	sp, sp, #0x2, lsl #12
  408c64:	add	sp, sp, #0x110
  408c68:	ldp	x20, x19, [sp, #48]
  408c6c:	ldp	x22, x21, [sp, #32]
  408c70:	ldr	x28, [sp, #16]
  408c74:	ldp	x29, x30, [sp], #64
  408c78:	ret
  408c7c:	adrp	x20, 41b000 <tigetstr@plt+0x18ae0>
  408c80:	ldr	x8, [x20, #1304]
  408c84:	cbz	x8, 408da8 <tigetstr@plt+0x6888>
  408c88:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  408c8c:	ldrb	w8, [x8, #1360]
  408c90:	tbnz	w8, #3, 408dd4 <tigetstr@plt+0x68b4>
  408c94:	ldr	x0, [x20, #1304]
  408c98:	adrp	x1, 409000 <tigetstr@plt+0x6ae0>
  408c9c:	add	x1, x1, #0x8d6
  408ca0:	bl	402120 <fopen@plt>
  408ca4:	mov	x19, x0
  408ca8:	cbz	x0, 408db8 <tigetstr@plt+0x6898>
  408cac:	add	x0, sp, #0x110
  408cb0:	mov	w1, #0x2000                	// #8192
  408cb4:	mov	x2, x19
  408cb8:	add	x22, sp, #0x110
  408cbc:	bl	4024d0 <fgets@plt>
  408cc0:	cbz	x0, 408db0 <tigetstr@plt+0x6890>
  408cc4:	adrp	x21, 40a000 <tigetstr@plt+0x7ae0>
  408cc8:	mov	w20, wzr
  408ccc:	add	x21, x21, #0x53f
  408cd0:	b	408ce8 <tigetstr@plt+0x67c8>
  408cd4:	add	x0, sp, #0x110
  408cd8:	mov	w1, #0x2000                	// #8192
  408cdc:	mov	x2, x19
  408ce0:	bl	4024d0 <fgets@plt>
  408ce4:	cbz	x0, 408db0 <tigetstr@plt+0x6890>
  408ce8:	add	x0, sp, #0x110
  408cec:	mov	w1, #0xa                   	// #10
  408cf0:	bl	402390 <strchr@plt>
  408cf4:	cbnz	x0, 408d10 <tigetstr@plt+0x67f0>
  408cf8:	mov	x0, x19
  408cfc:	bl	4022a0 <feof@plt>
  408d00:	cbz	w0, 408d90 <tigetstr@plt+0x6870>
  408d04:	add	x0, sp, #0x110
  408d08:	bl	401f40 <strlen@plt>
  408d0c:	add	x0, x22, x0
  408d10:	strb	wzr, [x0]
  408d14:	add	x0, sp, #0x110
  408d18:	bl	408e38 <tigetstr@plt+0x6918>
  408d1c:	ldrb	w9, [x0]
  408d20:	mov	w8, #0x5                   	// #5
  408d24:	cbz	w9, 408d80 <tigetstr@plt+0x6860>
  408d28:	cmp	w9, #0x23
  408d2c:	b.eq	408d80 <tigetstr@plt+0x6860>  // b.none
  408d30:	add	x2, sp, #0x8c
  408d34:	add	x3, sp, #0x8
  408d38:	mov	x1, x21
  408d3c:	bl	402410 <__isoc99_sscanf@plt>
  408d40:	mov	w20, w0
  408d44:	cmp	w0, #0x2
  408d48:	b.ne	408d7c <tigetstr@plt+0x685c>  // b.any
  408d4c:	ldrb	w8, [sp, #140]
  408d50:	cbz	w8, 408d7c <tigetstr@plt+0x685c>
  408d54:	ldrb	w8, [sp, #8]
  408d58:	cbz	w8, 408d7c <tigetstr@plt+0x685c>
  408d5c:	add	x0, sp, #0x8c
  408d60:	add	x1, sp, #0x8
  408d64:	bl	408e6c <tigetstr@plt+0x694c>
  408d68:	mov	w20, w0
  408d6c:	cbz	w0, 408d7c <tigetstr@plt+0x685c>
  408d70:	mov	w8, #0x2                   	// #2
  408d74:	cbnz	w8, 408d84 <tigetstr@plt+0x6864>
  408d78:	b	408cd4 <tigetstr@plt+0x67b4>
  408d7c:	mov	w8, wzr
  408d80:	cbz	w8, 408cd4 <tigetstr@plt+0x67b4>
  408d84:	cmp	w8, #0x5
  408d88:	b.eq	408cd4 <tigetstr@plt+0x67b4>  // b.none
  408d8c:	b	408dc8 <tigetstr@plt+0x68a8>
  408d90:	bl	402490 <__errno_location@plt>
  408d94:	ldr	w8, [x0]
  408d98:	neg	w20, w8
  408d9c:	mov	w8, #0x2                   	// #2
  408da0:	cbnz	w8, 408d84 <tigetstr@plt+0x6864>
  408da4:	b	408cd4 <tigetstr@plt+0x67b4>
  408da8:	mov	w20, wzr
  408dac:	b	408c48 <tigetstr@plt+0x6728>
  408db0:	mov	w20, wzr
  408db4:	b	408c4c <tigetstr@plt+0x672c>
  408db8:	bl	402490 <__errno_location@plt>
  408dbc:	ldr	w8, [x0]
  408dc0:	neg	w20, w8
  408dc4:	b	408c4c <tigetstr@plt+0x672c>
  408dc8:	cmp	w8, #0x2
  408dcc:	b.eq	408c4c <tigetstr@plt+0x672c>  // b.none
  408dd0:	b	408c5c <tigetstr@plt+0x673c>
  408dd4:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  408dd8:	ldr	x8, [x8, #4048]
  408ddc:	ldr	x19, [x8]
  408de0:	bl	402100 <getpid@plt>
  408de4:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  408de8:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  408dec:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  408df0:	mov	w2, w0
  408df4:	add	x1, x1, #0x30a
  408df8:	add	x3, x3, #0x2fb
  408dfc:	add	x4, x4, #0x456
  408e00:	mov	x0, x19
  408e04:	bl	4024c0 <fprintf@plt>
  408e08:	ldr	x1, [x20, #1304]
  408e0c:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408e10:	add	x0, x0, #0x52d
  408e14:	bl	408468 <tigetstr@plt+0x5f48>
  408e18:	b	408c94 <tigetstr@plt+0x6774>
  408e1c:	stp	x29, x30, [sp, #-16]!
  408e20:	ldr	x0, [x0]
  408e24:	ldr	x1, [x1]
  408e28:	mov	x29, sp
  408e2c:	bl	4022e0 <strcmp@plt>
  408e30:	ldp	x29, x30, [sp], #16
  408e34:	ret
  408e38:	stp	x29, x30, [sp, #-32]!
  408e3c:	str	x19, [sp, #16]
  408e40:	mov	x29, sp
  408e44:	mov	x19, x0
  408e48:	bl	402300 <__ctype_b_loc@plt>
  408e4c:	ldr	x8, [x0]
  408e50:	sub	x0, x19, #0x1
  408e54:	ldrsb	x9, [x0, #1]!
  408e58:	ldrh	w9, [x8, x9, lsl #1]
  408e5c:	tbnz	w9, #0, 408e54 <tigetstr@plt+0x6934>
  408e60:	ldr	x19, [sp, #16]
  408e64:	ldp	x29, x30, [sp], #32
  408e68:	ret
  408e6c:	sub	sp, sp, #0x40
  408e70:	stp	x29, x30, [sp, #16]
  408e74:	stp	x22, x21, [sp, #32]
  408e78:	stp	x20, x19, [sp, #48]
  408e7c:	add	x29, sp, #0x10
  408e80:	str	xzr, [sp, #8]
  408e84:	cbz	x0, 408eec <tigetstr@plt+0x69cc>
  408e88:	mov	x21, x1
  408e8c:	mov	w20, #0xffffffea            	// #-22
  408e90:	cbz	x1, 408ef0 <tigetstr@plt+0x69d0>
  408e94:	ldrb	w8, [x0]
  408e98:	mov	x19, x0
  408e9c:	cbz	w8, 408ef0 <tigetstr@plt+0x69d0>
  408ea0:	ldrb	w8, [x21]
  408ea4:	cbz	w8, 408eec <tigetstr@plt+0x69cc>
  408ea8:	adrp	x22, 41b000 <tigetstr@plt+0x18ae0>
  408eac:	ldrb	w8, [x22, #1360]
  408eb0:	tbnz	w8, #3, 408f44 <tigetstr@plt+0x6a24>
  408eb4:	add	x1, sp, #0x8
  408eb8:	mov	x0, x21
  408ebc:	bl	409140 <tigetstr@plt+0x6c20>
  408ec0:	mov	w20, w0
  408ec4:	cbnz	w0, 408ef0 <tigetstr@plt+0x69d0>
  408ec8:	bl	402300 <__ctype_b_loc@plt>
  408ecc:	mov	x8, x0
  408ed0:	ldr	x0, [sp, #8]
  408ed4:	ldr	x8, [x8]
  408ed8:	ldrsb	x9, [x0]
  408edc:	ldrh	w8, [x8, x9, lsl #1]
  408ee0:	tbnz	w8, #10, 408f08 <tigetstr@plt+0x69e8>
  408ee4:	mov	w20, #0xfffffff4            	// #-12
  408ee8:	b	408fa0 <tigetstr@plt+0x6a80>
  408eec:	mov	w20, #0xffffffea            	// #-22
  408ef0:	mov	w0, w20
  408ef4:	ldp	x20, x19, [sp, #48]
  408ef8:	ldp	x22, x21, [sp, #32]
  408efc:	ldp	x29, x30, [sp, #16]
  408f00:	add	sp, sp, #0x40
  408f04:	ret
  408f08:	bl	409350 <tigetstr@plt+0x6e30>
  408f0c:	cbz	x0, 408f34 <tigetstr@plt+0x6a14>
  408f10:	bl	402220 <strdup@plt>
  408f14:	cbz	x0, 408f8c <tigetstr@plt+0x6a6c>
  408f18:	mov	x20, x0
  408f1c:	ldr	x0, [sp, #8]
  408f20:	bl	402320 <free@plt>
  408f24:	mov	w8, wzr
  408f28:	str	x20, [sp, #8]
  408f2c:	mov	w20, #0xfffffff4            	// #-12
  408f30:	b	408f94 <tigetstr@plt+0x6a74>
  408f34:	ldrb	w8, [x22, #1360]
  408f38:	tbnz	w8, #3, 409068 <tigetstr@plt+0x6b48>
  408f3c:	mov	w20, #0xffffffea            	// #-22
  408f40:	b	408f90 <tigetstr@plt+0x6a70>
  408f44:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  408f48:	ldr	x8, [x8, #4048]
  408f4c:	ldr	x20, [x8]
  408f50:	bl	402100 <getpid@plt>
  408f54:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  408f58:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  408f5c:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  408f60:	mov	w2, w0
  408f64:	add	x1, x1, #0x30a
  408f68:	add	x3, x3, #0x2fb
  408f6c:	add	x4, x4, #0x456
  408f70:	mov	x0, x20
  408f74:	bl	4024c0 <fprintf@plt>
  408f78:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  408f7c:	add	x0, x0, #0x552
  408f80:	mov	x1, x19
  408f84:	bl	408468 <tigetstr@plt+0x5f48>
  408f88:	b	408eb4 <tigetstr@plt+0x6994>
  408f8c:	mov	w20, #0xfffffff4            	// #-12
  408f90:	mov	w8, #0x6                   	// #6
  408f94:	cmp	w8, #0x6
  408f98:	b.eq	40903c <tigetstr@plt+0x6b1c>  // b.none
  408f9c:	cbnz	w8, 408ef0 <tigetstr@plt+0x69d0>
  408fa0:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  408fa4:	add	x9, x9, #0x528
  408fa8:	ldp	x8, x9, [x9]
  408fac:	cmp	x8, x9
  408fb0:	b.ne	408ffc <tigetstr@plt+0x6adc>  // b.any
  408fb4:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  408fb8:	ldr	x0, [x9, #1312]
  408fbc:	lsl	x8, x8, #4
  408fc0:	add	x1, x8, #0xa0
  408fc4:	bl	402210 <realloc@plt>
  408fc8:	cbz	x0, 408fec <tigetstr@plt+0x6acc>
  408fcc:	adrp	x9, 41b000 <tigetstr@plt+0x18ae0>
  408fd0:	add	x9, x9, #0x520
  408fd4:	ldr	x10, [x9, #8]
  408fd8:	mov	w8, wzr
  408fdc:	str	x0, [x9]
  408fe0:	add	x10, x10, #0xa
  408fe4:	str	x10, [x9, #16]
  408fe8:	b	408ff0 <tigetstr@plt+0x6ad0>
  408fec:	mov	w8, #0x6                   	// #6
  408ff0:	cmp	w8, #0x6
  408ff4:	b.eq	40903c <tigetstr@plt+0x6b1c>  // b.none
  408ff8:	cbnz	w8, 408ef0 <tigetstr@plt+0x69d0>
  408ffc:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  409000:	add	x8, x8, #0x520
  409004:	ldp	x9, x8, [x8]
  409008:	ldr	x10, [sp, #8]
  40900c:	mov	x0, x19
  409010:	add	x21, x9, x8, lsl #4
  409014:	str	x10, [x21, #8]
  409018:	bl	402220 <strdup@plt>
  40901c:	str	x0, [x21]
  409020:	cbz	x0, 409040 <tigetstr@plt+0x6b20>
  409024:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  409028:	ldr	x9, [x8, #1320]
  40902c:	mov	w20, wzr
  409030:	add	x9, x9, #0x1
  409034:	str	x9, [x8, #1320]
  409038:	b	408ef0 <tigetstr@plt+0x69d0>
  40903c:	mov	x21, xzr
  409040:	cbz	x21, 40905c <tigetstr@plt+0x6b3c>
  409044:	ldr	x0, [x21, #8]
  409048:	bl	402320 <free@plt>
  40904c:	ldr	x0, [x21]
  409050:	bl	402320 <free@plt>
  409054:	stp	xzr, xzr, [x21]
  409058:	b	408ef0 <tigetstr@plt+0x69d0>
  40905c:	ldr	x0, [sp, #8]
  409060:	bl	402320 <free@plt>
  409064:	b	408ef0 <tigetstr@plt+0x69d0>
  409068:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  40906c:	ldr	x8, [x8, #4048]
  409070:	ldr	x20, [x8]
  409074:	bl	402100 <getpid@plt>
  409078:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  40907c:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  409080:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  409084:	mov	w2, w0
  409088:	add	x1, x1, #0x30a
  40908c:	add	x3, x3, #0x2fb
  409090:	add	x4, x4, #0x456
  409094:	mov	x0, x20
  409098:	bl	4024c0 <fprintf@plt>
  40909c:	ldr	x1, [sp, #8]
  4090a0:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  4090a4:	add	x0, x0, #0x55b
  4090a8:	bl	408468 <tigetstr@plt+0x5f48>
  4090ac:	b	408f3c <tigetstr@plt+0x6a1c>
  4090b0:	stp	x29, x30, [sp, #-32]!
  4090b4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4090b8:	ldr	x8, [x8, #1320]
  4090bc:	str	x19, [sp, #16]
  4090c0:	mov	x29, sp
  4090c4:	cbz	x8, 4090f0 <tigetstr@plt+0x6bd0>
  4090c8:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4090cc:	ldrb	w8, [x8, #1360]
  4090d0:	tbnz	w8, #3, 4090fc <tigetstr@plt+0x6bdc>
  4090d4:	adrp	x8, 41b000 <tigetstr@plt+0x18ae0>
  4090d8:	add	x8, x8, #0x520
  4090dc:	ldp	x0, x1, [x8]
  4090e0:	adrp	x3, 408000 <tigetstr@plt+0x5ae0>
  4090e4:	add	x3, x3, #0xe1c
  4090e8:	mov	w2, #0x10                  	// #16
  4090ec:	bl	402080 <qsort@plt>
  4090f0:	ldr	x19, [sp, #16]
  4090f4:	ldp	x29, x30, [sp], #32
  4090f8:	ret
  4090fc:	adrp	x8, 41a000 <tigetstr@plt+0x17ae0>
  409100:	ldr	x8, [x8, #4048]
  409104:	ldr	x19, [x8]
  409108:	bl	402100 <getpid@plt>
  40910c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  409110:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  409114:	adrp	x4, 40a000 <tigetstr@plt+0x7ae0>
  409118:	mov	w2, w0
  40911c:	add	x1, x1, #0x30a
  409120:	add	x3, x3, #0x2fb
  409124:	add	x4, x4, #0x456
  409128:	mov	x0, x19
  40912c:	bl	4024c0 <fprintf@plt>
  409130:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  409134:	add	x0, x0, #0x5c2
  409138:	bl	408468 <tigetstr@plt+0x5f48>
  40913c:	b	4090d4 <tigetstr@plt+0x6bb4>
  409140:	stp	x29, x30, [sp, #-48]!
  409144:	str	x21, [sp, #16]
  409148:	stp	x20, x19, [sp, #32]
  40914c:	mov	x29, sp
  409150:	cbz	x0, 4091e0 <tigetstr@plt+0x6cc0>
  409154:	str	xzr, [x1]
  409158:	ldrsb	x21, [x0]
  40915c:	mov	x19, x1
  409160:	mov	x20, x0
  409164:	cmp	x21, #0x5c
  409168:	b.eq	40917c <tigetstr@plt+0x6c5c>  // b.none
  40916c:	bl	402300 <__ctype_b_loc@plt>
  409170:	ldr	x8, [x0]
  409174:	ldrh	w8, [x8, x21, lsl #1]
  409178:	tbnz	w8, #10, 4092d0 <tigetstr@plt+0x6db0>
  40917c:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  409180:	add	x1, x1, #0x574
  409184:	mov	x0, x19
  409188:	mov	x2, x20
  40918c:	bl	402090 <asprintf@plt>
  409190:	cmp	w0, #0x1
  409194:	b.lt	4092c8 <tigetstr@plt+0x6da8>  // b.tstop
  409198:	ldr	x8, [x19]
  40919c:	cbz	x8, 4092f8 <tigetstr@plt+0x6dd8>
  4091a0:	adrp	x10, 40a000 <tigetstr@plt+0x7ae0>
  4091a4:	add	x10, x10, #0x253
  4091a8:	mov	w11, #0x23                  	// #35
  4091ac:	mov	w12, #0x3f                  	// #63
  4091b0:	mov	w13, #0x5c                  	// #92
  4091b4:	mov	w14, #0x20                  	// #32
  4091b8:	mov	w15, #0x7                   	// #7
  4091bc:	mov	w16, #0x8                   	// #8
  4091c0:	mov	w17, #0x1b                  	// #27
  4091c4:	mov	w18, #0xc                   	// #12
  4091c8:	mov	w1, #0xa                   	// #10
  4091cc:	mov	w2, #0xd                   	// #13
  4091d0:	mov	w3, #0x9                   	// #9
  4091d4:	mov	w4, #0xb                   	// #11
  4091d8:	mov	x9, x8
  4091dc:	b	4091f0 <tigetstr@plt+0x6cd0>
  4091e0:	mov	w0, #0xffffffea            	// #-22
  4091e4:	b	409320 <tigetstr@plt+0x6e00>
  4091e8:	strb	w3, [x9], #1
  4091ec:	add	x8, x8, #0x1
  4091f0:	ldrb	w5, [x8]
  4091f4:	cmp	w5, #0x5c
  4091f8:	b.eq	40920c <tigetstr@plt+0x6cec>  // b.none
  4091fc:	cbz	w5, 4092fc <tigetstr@plt+0x6ddc>
  409200:	strb	w5, [x9], #1
  409204:	add	x8, x8, #0x1
  409208:	b	4091f0 <tigetstr@plt+0x6cd0>
  40920c:	ldrsb	w6, [x8, #1]!
  409210:	sub	w6, w6, #0x23
  409214:	cmp	w6, #0x53
  409218:	b.hi	4092b0 <tigetstr@plt+0x6d90>  // b.pmore
  40921c:	adr	x7, 4091e8 <tigetstr@plt+0x6cc8>
  409220:	ldrb	w20, [x10, x6]
  409224:	add	x7, x7, x20, lsl #2
  409228:	br	x7
  40922c:	strb	w11, [x9], #1
  409230:	add	x8, x8, #0x1
  409234:	b	4091f0 <tigetstr@plt+0x6cd0>
  409238:	strb	w13, [x9], #1
  40923c:	add	x8, x8, #0x1
  409240:	b	4091f0 <tigetstr@plt+0x6cd0>
  409244:	strb	w16, [x9], #1
  409248:	add	x8, x8, #0x1
  40924c:	b	4091f0 <tigetstr@plt+0x6cd0>
  409250:	strb	w4, [x9], #1
  409254:	add	x8, x8, #0x1
  409258:	b	4091f0 <tigetstr@plt+0x6cd0>
  40925c:	strb	w12, [x9], #1
  409260:	add	x8, x8, #0x1
  409264:	b	4091f0 <tigetstr@plt+0x6cd0>
  409268:	strb	w17, [x9], #1
  40926c:	add	x8, x8, #0x1
  409270:	b	4091f0 <tigetstr@plt+0x6cd0>
  409274:	strb	w18, [x9], #1
  409278:	add	x8, x8, #0x1
  40927c:	b	4091f0 <tigetstr@plt+0x6cd0>
  409280:	strb	w14, [x9], #1
  409284:	add	x8, x8, #0x1
  409288:	b	4091f0 <tigetstr@plt+0x6cd0>
  40928c:	strb	w15, [x9], #1
  409290:	add	x8, x8, #0x1
  409294:	b	4091f0 <tigetstr@plt+0x6cd0>
  409298:	strb	w2, [x9], #1
  40929c:	add	x8, x8, #0x1
  4092a0:	b	4091f0 <tigetstr@plt+0x6cd0>
  4092a4:	strb	w1, [x9], #1
  4092a8:	add	x8, x8, #0x1
  4092ac:	b	4091f0 <tigetstr@plt+0x6cd0>
  4092b0:	strb	w5, [x9]
  4092b4:	ldrb	w5, [x8], #1
  4092b8:	add	x6, x9, #0x2
  4092bc:	strb	w5, [x9, #1]
  4092c0:	mov	x9, x6
  4092c4:	b	4091f0 <tigetstr@plt+0x6cd0>
  4092c8:	mov	w0, #0xfffffff4            	// #-12
  4092cc:	b	409320 <tigetstr@plt+0x6e00>
  4092d0:	mov	x0, x20
  4092d4:	bl	409350 <tigetstr@plt+0x6e30>
  4092d8:	cmp	x0, #0x0
  4092dc:	csel	x0, x20, x0, eq  // eq = none
  4092e0:	bl	402220 <strdup@plt>
  4092e4:	cmp	x0, #0x0
  4092e8:	mov	w8, #0xfffffff4            	// #-12
  4092ec:	str	x0, [x19]
  4092f0:	csel	w0, w8, wzr, eq  // eq = none
  4092f4:	b	409320 <tigetstr@plt+0x6e00>
  4092f8:	mov	x9, x8
  4092fc:	cbz	x9, 40931c <tigetstr@plt+0x6dfc>
  409300:	ldr	x8, [x19]
  409304:	sub	x8, x9, x8
  409308:	cmp	x8, w0, sxtw
  40930c:	b.gt	409330 <tigetstr@plt+0x6e10>
  409310:	mov	w0, wzr
  409314:	strb	wzr, [x9]
  409318:	b	409320 <tigetstr@plt+0x6e00>
  40931c:	mov	w0, wzr
  409320:	ldp	x20, x19, [sp, #32]
  409324:	ldr	x21, [sp, #16]
  409328:	ldp	x29, x30, [sp], #48
  40932c:	ret
  409330:	adrp	x0, 40a000 <tigetstr@plt+0x7ae0>
  409334:	adrp	x1, 40a000 <tigetstr@plt+0x7ae0>
  409338:	adrp	x3, 40a000 <tigetstr@plt+0x7ae0>
  40933c:	add	x0, x0, #0x57a
  409340:	add	x1, x1, #0x58e
  409344:	add	x3, x3, #0x59b
  409348:	mov	w2, #0x1ac                 	// #428
  40934c:	bl	402480 <__assert_fail@plt>
  409350:	sub	sp, sp, #0x20
  409354:	stp	x29, x30, [sp, #16]
  409358:	add	x29, sp, #0x10
  40935c:	stp	x0, xzr, [sp]
  409360:	cbz	x0, 40938c <tigetstr@plt+0x6e6c>
  409364:	adrp	x1, 41a000 <tigetstr@plt+0x17ae0>
  409368:	adrp	x4, 409000 <tigetstr@plt+0x6ae0>
  40936c:	add	x1, x1, #0xc88
  409370:	add	x4, x4, #0x398
  409374:	mov	x0, sp
  409378:	mov	w2, #0x15                  	// #21
  40937c:	mov	w3, #0x10                  	// #16
  409380:	bl	4021e0 <bsearch@plt>
  409384:	cbz	x0, 40938c <tigetstr@plt+0x6e6c>
  409388:	ldr	x0, [x0, #8]
  40938c:	ldp	x29, x30, [sp, #16]
  409390:	add	sp, sp, #0x20
  409394:	ret
  409398:	stp	x29, x30, [sp, #-16]!
  40939c:	ldr	x0, [x0]
  4093a0:	ldr	x1, [x1]
  4093a4:	mov	x29, sp
  4093a8:	bl	4022e0 <strcmp@plt>
  4093ac:	ldp	x29, x30, [sp], #16
  4093b0:	ret
  4093b4:	nop
  4093b8:	stp	x29, x30, [sp, #-64]!
  4093bc:	mov	x29, sp
  4093c0:	stp	x19, x20, [sp, #16]
  4093c4:	adrp	x20, 41a000 <tigetstr@plt+0x17ae0>
  4093c8:	add	x20, x20, #0x9c0
  4093cc:	stp	x21, x22, [sp, #32]
  4093d0:	adrp	x21, 41a000 <tigetstr@plt+0x17ae0>
  4093d4:	add	x21, x21, #0x9b8
  4093d8:	sub	x20, x20, x21
  4093dc:	mov	w22, w0
  4093e0:	stp	x23, x24, [sp, #48]
  4093e4:	mov	x23, x1
  4093e8:	mov	x24, x2
  4093ec:	bl	401ec0 <mbrtowc@plt-0x40>
  4093f0:	cmp	xzr, x20, asr #3
  4093f4:	b.eq	409420 <tigetstr@plt+0x6f00>  // b.none
  4093f8:	asr	x20, x20, #3
  4093fc:	mov	x19, #0x0                   	// #0
  409400:	ldr	x3, [x21, x19, lsl #3]
  409404:	mov	x2, x24
  409408:	add	x19, x19, #0x1
  40940c:	mov	x1, x23
  409410:	mov	w0, w22
  409414:	blr	x3
  409418:	cmp	x20, x19
  40941c:	b.ne	409400 <tigetstr@plt+0x6ee0>  // b.any
  409420:	ldp	x19, x20, [sp, #16]
  409424:	ldp	x21, x22, [sp, #32]
  409428:	ldp	x23, x24, [sp, #48]
  40942c:	ldp	x29, x30, [sp], #64
  409430:	ret
  409434:	nop
  409438:	ret
  40943c:	nop
  409440:	adrp	x2, 41b000 <tigetstr@plt+0x18ae0>
  409444:	mov	x1, #0x0                   	// #0
  409448:	ldr	x2, [x2, #800]
  40944c:	b	402060 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409450 <.fini>:
  409450:	stp	x29, x30, [sp, #-16]!
  409454:	mov	x29, sp
  409458:	ldp	x29, x30, [sp], #16
  40945c:	ret
