#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 11 13:39:24 2020
# Process ID: 13104
# Current directory: D:/pcie_eth_10g/ram_eth
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11028 D:\pcie_eth_10g\ram_eth\ram_eth.xpr
# Log file: D:/pcie_eth_10g/ram_eth/vivado.log
# Journal file: D:/pcie_eth_10g/ram_eth\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/pcie_eth_10g/ram_eth/ram_eth.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/pcie_eth_10g/PCIE_to_ram_ing/FPGA/pcieax7103x4_128ddr3/PCIe.runs/synth_1/TOP.dcp'.
WARNING: [Project 1-865] Could not find the file D:/pcie_eth_10g/PCIE_to_ram_ing/FPGA/pcieax7103x4_128ddr3/PCIe.runs/synth_1/TOP.dcp
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/pcie_eth_10g/PCIE_to_ram_ing/FPGA/pcieax7103x4_128ddr3/PCIe.sim/sim_1/behav/xsim/glbl.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/pcie_eth_10g/PCIE_to_ram_ing/FPGA/pcieax7103x4_128ddr3/PCIe.ip_user_files/sim_scripts/PCIe/xsim/glbl.v'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file D:/pcie_eth_10g/PCIE_to_ram_ing/FPGA/pcieax7103x4_128ddr3/PCIe.runs/synth_1/TOP.dcp
WARNING: [Project 1-865] Could not find the file D:/pcie_eth_10g/PCIE_to_ram_ing/FPGA/pcieax7103x4_128ddr3/PCIe.runs/synth_1/TOP.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'xdma_and_ram.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
xdma_and_ram_xdma_0_0

WARNING: [IP_Flow 19-3664] IP 'ten_gig_eth_pcs_pma_0' generated file not found 'd:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/elaborate/configure_gt.tcl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 921.391 ; gain = 263.188
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/gvi_10ge_mac_example.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_shared_clock_and_reset.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/ten_gig_mac_wrapper.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_fifo_block.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_support.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_xgmac_fifo.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_axi_fifo.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_sync_reset.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_sync_block.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_fifo_ram.vhd] -no_script -reset -force -quiet
remove_files  {D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/gvi_10ge_mac_example.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_shared_clock_and_reset.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/ten_gig_mac_wrapper.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_fifo_block.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_support.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_xgmac_fifo.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_axi_fifo.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_sync_reset.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_sync_block.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_fifo_ram.vhd}
file delete -force D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/gvi_10ge_mac_example.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_shared_clock_and_reset.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/pcs_pma/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/ten_gig_mac_wrapper.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_fifo_block.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_support.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_xgmac_fifo.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_axi_fifo.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_sync_reset.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_sync_block.vhd D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/imports/src/xge_mac/ten_gig_eth_mac_0_fifo_ram.vhd
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ten_gig_eth_pcs_pma_0 D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci
INFO: [Project 1-386] Moving file 'D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci' from fileset 'ten_gig_eth_pcs_pma_0' to fileset 'sources_1'.
file delete -force D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0
export_ip_user_files -of_objects  [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ten_gig_eth_mac_0 D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci
INFO: [Project 1-386] Moving file 'D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci' from fileset 'ten_gig_eth_mac_0' to fileset 'sources_1'.
file delete -force D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_gig_eth_mac_0
add_files {D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_support.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/ten_gig_mac_wrapper.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_axi_fifo.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_sync_reset.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_fifo_ram.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_shared_clock_and_reset.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_sync_block.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_fifo_block.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/gvi_10ge_mac_example.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_xgmac_fifo.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/ten_gig_eth_mac_0_pat_gen.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common.vhd D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ClkGen/ClkGen.xci D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci}
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ClkGen/ClkGen.xci': IP name 'ClkGen' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ClkGen/ClkGen.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_pcs_pma_0' is locked:
* IP definition '10G Ethernet PCS/PMA (10GBASE-R/KR) (6.0)' for IP 'ten_gig_eth_pcs_pma_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
* IP 'ten_gig_eth_pcs_pma_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_mac_0' is locked:
* IP definition '10G Ethernet MAC (15.1)' for IP 'ten_gig_eth_mac_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  {D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci}] -lib_map_path [list {modelsim=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/modelsim} {questa=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/questa} {riviera=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/riviera} {activehdl=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {ten_gig_eth_mac_0 ten_gig_eth_pcs_pma_0 xdma_and_ram_xdma_0_0}] -log ip_upgrade.log
Upgrading 'ten_gig_eth_mac_0'
INFO: [IP_Flow 19-3422] Upgraded ten_gig_eth_mac_0 (10G Ethernet MAC 15.1) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ten_gig_eth_mac_0'...
Upgrading 'ten_gig_eth_pcs_pma_0'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [IP_Flow 19-3422] Upgraded ten_gig_eth_pcs_pma_0 (10G Ethernet PCS/PMA (10GBASE-R/KR) 6.0) from revision 7 to revision 11
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ten_gig_eth_pcs_pma_0'...
Adding cell -- xilinx.com:ip:xdma:4.0 - xdma_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
CRITICAL WARNING: [BD 41-1287] Associated interface by name s_axil not found for clock port /axi_aclk
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Successfully read diagram <xdma_and_ram> from BD file <D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/xdma_and_ram.bd>
Upgrading 'D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/xdma_and_ram.bd'
WARNING: [IP_Flow 19-4316] Parameter 'runbit_fix' is no longer present on the upgraded IP 'xdma_and_ram_xdma_0_0', and cannot be set to 'false'
INFO: [IP_Flow 19-3422] Upgraded xdma_and_ram_xdma_0_0 (DMA/Bridge Subsystem for PCI Express (PCIe) 4.0) from revision 70877 to revision 1
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'xdma_and_ram_xdma_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/pcie_eth_10g/ram_eth/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/xdma_and_ram.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/pcie_eth_10g/ram_eth/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1730.301 ; gain = 648.516
export_ip_user_files -of_objects [get_ips {ten_gig_eth_mac_0 ten_gig_eth_pcs_pma_0 xdma_and_ram_xdma_0_0}] -no_script -sync -force -quiet
convert_ips [get_files  {D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci}]
INFO: [filemgmt 56-106] Converting IP 'ten_gig_eth_mac_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_mac_0.xcix' for IP 'ten_gig_eth_mac_0'
INFO: [filemgmt 56-106] Converting IP 'ten_gig_eth_pcs_pma_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0.xcix' for IP 'ten_gig_eth_pcs_pma_0'
export_ip_user_files -of_objects  [get_files  {D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci}] -sync -lib_map_path [list {modelsim=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/modelsim} {questa=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/questa} {riviera=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/riviera} {activehdl=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0/bram_rst_a has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/xdma_and_ram.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/synth/xdma_and_ram.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/sim/xdma_and_ram.v
VHDL Output written to : D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/hdl/xdma_and_ram_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/ip/xdma_and_ram_auto_ds_0/xdma_and_ram_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_ds .
Exporting to file D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/hw_handoff/xdma_and_ram.hwh
Generated Block Design Tcl file D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/hw_handoff/xdma_and_ram_bd.tcl
Generated Hardware Definition File D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/bd/xdma_and_ram/synth/xdma_and_ram.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xdma_and_ram_auto_ds_0, cache-ID = 99d7dc1e21fd1c79; cache size = 373.903 MB.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ten_gig_eth_mac_0'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ten_gig_eth_mac_0, cache-ID = f062763f7e8740f0; cache size = 373.903 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ten_gig_eth_pcs_pma_0'...
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ten_gig_eth_pcs_pma_0, cache-ID = 7dbd5ddd2de3a74d; cache size = 373.903 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci' is already up-to-date
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'miim(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 50 of file D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/miim/miim.vhd
Duplicate found in file D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/miim/miim.vhd
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'miim_control(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 48 of file D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/miim/miim_control.vhd
Duplicate found in file D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/miim/miim_control.vhd
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'miim_top(rtl)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 34 of file D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/miim/miim_top.vhd
Duplicate found in file D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/miim/miim_top.vhd
[Fri Dec 11 13:53:35 2020] Launched xdma_and_ram_xdma_0_0_synth_1...
Run output will be captured here: D:/pcie_eth_10g/ram_eth/ram_eth.runs/xdma_and_ram_xdma_0_0_synth_1/runme.log
[Fri Dec 11 13:53:35 2020] Launched synth_1...
Run output will be captured here: D:/pcie_eth_10g/ram_eth/ram_eth.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1774.008 ; gain = 43.707
launch_runs impl_2 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci' is already up-to-date
[Fri Dec 11 14:31:09 2020] Launched impl_2...
Run output will be captured here: D:/pcie_eth_10g/ram_eth/ram_eth.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ten_gig_eth_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ten_gig_eth_pcs_pma_0'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/gvi_10ge_mac_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_example_top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_axi_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_mac_0_axi_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_fifo_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_mac_0_fifo_block
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_fifo_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_mac_0_fifo_ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_mac_0_support
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_mac_0_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_sync_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_mac_0_sync_reset
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/xge_mac/ten_gig_eth_mac_0_xgmac_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_mac_0_xgmac_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_pcs_pma_0_gt_common
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_shared_clock_and_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_eth_pcs_pma_0_shared_clock_and_reset
INFO: [VRFC 10-163] Analyzing VHDL file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/ten_gig_mac_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ten_gig_mac_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1843.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/xsim.dir/sim1_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 51.375 ; gain = 0.473
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 11 14:52:48 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1843.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '86' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -view {D:/pcie_eth_10g/ram_eth/sim_test_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/pcie_eth_10g/ram_eth/sim_test_behav1.wcfg
WARNING: Simulation object /sim1/rx_axis_tdata_out was not found in the design.
WARNING: Simulation object /sim1/rx_axis_tvalid_out was not found in the design.
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1953.520 ; gain = 93.695
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:02:23 . Memory (MB): peak = 1953.520 ; gain = 119.957
launch_runs impl_2 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/proj/XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci' is already up-to-date
[Fri Dec 11 16:45:32 2020] Launched impl_2...
Run output will be captured here: D:/pcie_eth_10g/ram_eth/ram_eth.runs/impl_2/runme.log
run all
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Full_Threshold_Assert_Value {2047} CONFIG.Full_Threshold_Negate_Value {2046}] [get_ips ten_to_one_fifo]
generate_target all [get_files  D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/ten_to_one_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ten_to_one_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ten_to_one_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ten_to_one_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ten_to_one_fifo'...
catch { config_ip_cache -export [get_ips -all ten_to_one_fifo] }
config_ip_cache: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.547 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/ten_to_one_fifo.xci] -no_script -sync -force -quiet
reset_run ten_to_one_fifo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/pcie_eth_10g/ram_eth/ram_eth.runs/ten_to_one_fifo_synth_1

launch_runs -jobs 6 ten_to_one_fifo_synth_1
[Sat Dec 12 22:05:47 2020] Launched ten_to_one_fifo_synth_1...
Run output will be captured here: D:/pcie_eth_10g/ram_eth/ram_eth.runs/ten_to_one_fifo_synth_1/runme.log
export_simulation -of_objects [get_files D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/ten_to_one_fifo.xci] -directory D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/sim_scripts -ip_user_files_dir D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files -ipstatic_source_dir D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/modelsim} {questa=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/questa} {riviera=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/riviera} {activehdl=D:/pcie_eth_10g/ram_eth/ram_eth.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2041.582 ; gain = 0.809
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.582 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/xsim.dir/sim1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 12 22:23:35 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2041.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -view {D:/pcie_eth_10g/ram_eth/sim_test_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/pcie_eth_10g/ram_eth/sim_test_behav1.wcfg
WARNING: Simulation object /sim1/rx_axis_tdata_out was not found in the design.
WARNING: Simulation object /sim1/rx_axis_tvalid_out was not found in the design.
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.141 ; gain = 23.559
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:38 . Memory (MB): peak = 2065.141 ; gain = 23.559
run all
save_wave_config {D:/pcie_eth_10g/ram_eth/sim_test_behav1.wcfg}
save_wave_config {D:/pcie_eth_10g/ram_eth/sim_test_behav1.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2069.387 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2069.387 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 2069.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2069.387 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2074.387 ; gain = 5.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2078.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2078.727 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2078.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2078.727 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 2078.727 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2079.484 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2079.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 2079.484 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 2081.969 ; gain = 2.484
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.941 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2082.941 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2082.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2082.941 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2088.195 ; gain = 5.254
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2091.047 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2091.047 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2091.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 2091.047 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:53 . Memory (MB): peak = 2094.219 ; gain = 3.172
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.926 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2095.926 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2095.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2095.926 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2100.145 ; gain = 4.297
run all
save_wave_config {D:/pcie_eth_10g/ram_eth/sim_test_behav1.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2108.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2108.676 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 2108.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 2108.676 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2110.965 ; gain = 2.289
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml]
WARNING: [SIM-utils-52] IP component XML file does not exist: 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim/_tmp_ip_comp_/ten_gig_eth_pcs_pma_0/ip_0/ten_gig_eth_pcs_pma_0_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/despatch_fifo/sim/despatch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/event_header_fifo/sim/event_header_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_header_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/ten_to_one_fifo/sim/ten_to_one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_to_one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_2_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.ip_user_files/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/one_to_ten_fifo/sim/one_to_ten_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_to_ten_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/tx_data_fifo/sim/tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/sim/icmp_rx_ram_8_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx_ram_8_256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/sim/udp_rx_ram_8_2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx_ram_8_2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/sim/udp_checksum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/sim/udp_tx_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/xdma_0_ex/xdma_0_ex.srcs/sources_1/new/despatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module despatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/gtwizard_ultrascale_v1_6_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_6_5_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_reply
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_test
INFO: [VRFC 10-2458] undeclared symbol mac_send_end, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:385]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx_top
INFO: [VRFC 10-2458] undeclared symbol udp_tx_ack, assumed default net type wire [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/08_10GE_MAC/10GE_MAC/src/pcs_pma/ten_gig_eth_pcs_pma_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
"xvhdl --incr --relax -prj sim1_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.996 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2117.996 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/pcie_eth_10g/ram_eth/ram_eth.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 41ed348df50945a8b5bcc8170767b3a7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_4 -L gtwizard_ultrascale_v1_7_2 -L ten_gig_eth_pcs_pma_v6_0_11 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port arp_tx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 64 for port mac_rx_dataout [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:478]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:481]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 8 for port arp_rx_data [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:221]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [D:/pcie_eth_10g/19 ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_c2h [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port full_h2c [D:/pcie_eth_10g/ram_eth/ram_eth.srcs/sim_1/new/sim1.v:209]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.miim_types
Compiling package xil_defaultlib.utility
Compiling package xil_defaultlib.miim_registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.miim [miim_default]
Compiling architecture rtl of entity xil_defaultlib.miim_control [\miim_control(poll_wait_ticks=10...]
Compiling architecture rtl of entity xil_defaultlib.miim_top [miim_top_default]
Compiling module xil_defaultlib.mac_tx
Compiling module xil_defaultlib.mac_tx_mode
Compiling module xil_defaultlib.arp_tx
Compiling module xil_defaultlib.ip_tx
Compiling module xil_defaultlib.ip_tx_mode
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_tx_data_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.udp_checksum_fifo
Compiling module xil_defaultlib.udp_tx
Compiling module xil_defaultlib.mac_tx_top
Compiling module xil_defaultlib.mac_rx
Compiling module xil_defaultlib.ip_rx
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.udp_rx_ram_8_2048
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.udp_rx
Compiling module xil_defaultlib.arp_rx
Compiling module xil_defaultlib.mac_rx_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.icmp_rx_ram_8_256
Compiling module xil_defaultlib.icmp_reply
Compiling module xil_defaultlib.mac_top
Compiling module xil_defaultlib.ax_debounce_default
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.tx_data_fifo
Compiling module xil_defaultlib.mac_test
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.ethernet_test
Compiling module xil_defaultlib.ethernet_2port
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.one_to_ten_fifo
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_6_5_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common_...
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_common [\ten_gig_eth_pcs_pma_0_gt_common...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchronizer_rst2 [\ten_gig_eth_pcs_pma_0_ff_synchr...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_pcs_pma_0_shared_clock_and_reset [ten_gig_eth_pcs_pma_0_shared_clo...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_sim_speedu...
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_local_cloc...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_sync...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_e...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_tx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_b...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_d...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rx_p...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_pcs_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_seq_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_dp_r...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_asyn...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_idle...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_elas...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comm...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_ieee...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_togg...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_drp_...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_comb...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_deci...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cs_i...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_mana...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_cohe...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_g_re...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_puls...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_rxus...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_base...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11_wrap...
Compiling module ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11(C_HA...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_ff_synchro...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_cable_pull...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_2_gthe3...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gthe3_c...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_bit_s...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_reset...
Compiling module gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2_gtwiz...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt_gtwizar...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_gt
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0_block
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_0
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_res...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_reset_ge...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_manageme...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rs_64bit
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_sm(C_...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_frame...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_1
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_2
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_sync_blo...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_mux_f...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_ifg(W...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_dec_d...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_pfc_tx_c...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_pause...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_tx_64bit...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_confi...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_fsm(C...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_crc
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_size
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_decod...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_contr...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_detec...
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_user
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_info
Compiling module ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4_rx_64bit...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_core_top(C_HAS...
Compiling module xil_defaultlib.ten_gig_eth_mac_0_block
Compiling module xil_defaultlib.ten_gig_eth_mac_0
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_support [ten_gig_eth_mac_0_support_defaul...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_reset [ten_gig_eth_mac_0_sync_reset_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_sync_block [ten_gig_eth_mac_0_sync_block_def...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_ram [\ten_gig_eth_mac_0_fifo_ram(addr...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_axi_fifo [\ten_gig_eth_mac_0_axi_fifo(fifo...]
Compiling architecture rtl of entity xil_defaultlib.ten_gig_eth_mac_0_xgmac_fifo [\ten_gig_eth_mac_0_xgmac_fifo(tx...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_mac_0_fifo_block [\ten_gig_eth_mac_0_fifo_block(fi...]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_mac_wrapper [ten_gig_mac_wrapper_default]
Compiling architecture wrapper of entity xil_defaultlib.ten_gig_eth_example_top [ten_gig_eth_example_top_default]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.ten_to_one_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.event_header_fifo
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.despatch_fifo
Compiling module xil_defaultlib.despatch
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2117.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2117.996 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.mac_rx0.udp0.udp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim1.eth_test.u1.mac_test0.mac_top0.icmp0.icmp_receive_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2117.996 ; gain = 0.000
run all
save_wave_config {D:/pcie_eth_10g/ram_eth/sim_test_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 16:05:54 2020...
