;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	JMP @12, #200
	ADD #-0, 9
	ADD #-0, 9
	JMZ 210, 60
	JMZ 210, 60
	JMN @-892, #600
	SUB 12, @10
	SUB #92, -220
	JMZ 270, 60
	JMZ 270, 60
	SUB @127, 6
	JMP 72, #200
	SUB @121, 106
	SUB #72, 201
	SUB -7, <-420
	SUB 80, 919
	SUB @592, 10
	SUB @592, 10
	SUB #72, @200
	SUB -7, <-420
	ADD #-0, 9
	JMN @-892, #600
	CMP -207, <-120
	CMP -207, <-120
	ADD -207, <-122
	ADD -207, <-122
	SUB #72, @229
	SUB #-8, 1
	SUB #-8, 1
	SUB #-8, 1
	JMN @-892, #600
	SUB -400, -0
	MOV #72, @210
	DJN -1, @-20
	SPL 0, #-502
	SPL 0, #-502
	SUB 0, 190
	ADD #270, <1
	CMP -207, <-120
	SUB #72, @220
	SLT 2, @10
	SLT 720, 10
	SLT 2, @10
	CMP -207, <-120
	SLT 720, 10
	MOV -1, <-20
	ADD 0, 909
	ADD 0, 909
