Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 10 23:26:06 2022
| Host         : DESKTOP-KSBSOAV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_timing_summary_routed.rpt -rpx nexys4_timing_summary_routed.rpx
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.549        0.000                      0                   81        0.201        0.000                      0                   81        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.549        0.000                      0                   81        0.201        0.000                      0                   81        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/r_reg[0]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.899%)  route 3.134ns (79.101%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[5]/Q
                         net (fo=10, routed)          1.197     6.971    vgaPM/c1/VPOS_reg__0[5]
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.095 r  vgaPM/c1/r[0]_i_10/O
                         net (fo=1, routed)           0.550     7.645    vgaPM/c1/r[0]_i_10_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.769 f  vgaPM/c1/r[0]_i_3/O
                         net (fo=1, routed)           0.397     8.166    vgaPM/c1/r[0]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  vgaPM/c1/r[0]_i_1/O
                         net (fo=12, routed)          0.990     9.280    vgaPM/c1/r0
    SLICE_X89Y143        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596    15.018    vgaPM/c1/clk
    SLICE_X89Y143        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_6/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.429    14.829    vgaPM/c1/r_reg[0]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/r_reg[0]_lopt_replica_8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.899%)  route 3.134ns (79.101%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[5]/Q
                         net (fo=10, routed)          1.197     6.971    vgaPM/c1/VPOS_reg__0[5]
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.095 r  vgaPM/c1/r[0]_i_10/O
                         net (fo=1, routed)           0.550     7.645    vgaPM/c1/r[0]_i_10_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.769 f  vgaPM/c1/r[0]_i_3/O
                         net (fo=1, routed)           0.397     8.166    vgaPM/c1/r[0]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  vgaPM/c1/r[0]_i_1/O
                         net (fo=12, routed)          0.990     9.280    vgaPM/c1/r0
    SLICE_X89Y143        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596    15.018    vgaPM/c1/clk
    SLICE_X89Y143        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_8/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.429    14.829    vgaPM/c1/r_reg[0]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.828ns (22.484%)  route 2.855ns (77.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[5]/Q
                         net (fo=10, routed)          1.197     6.971    vgaPM/c1/VPOS_reg__0[5]
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.095 r  vgaPM/c1/r[0]_i_10/O
                         net (fo=1, routed)           0.550     7.645    vgaPM/c1/r[0]_i_10_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.769 f  vgaPM/c1/r[0]_i_3/O
                         net (fo=1, routed)           0.397     8.166    vgaPM/c1/r[0]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  vgaPM/c1/r[0]_i_1/O
                         net (fo=12, routed)          0.711     9.001    vgaPM/c1/r0
    SLICE_X88Y141        FDRE                                         r  vgaPM/c1/r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.017    vgaPM/c1/clk
    SLICE_X88Y141        FDRE                                         r  vgaPM/c1/r_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y141        FDRE (Setup_fdre_C_R)       -0.524    14.733    vgaPM/c1/r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/r_reg[0]_lopt_replica_10/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.828ns (22.484%)  route 2.855ns (77.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[5]/Q
                         net (fo=10, routed)          1.197     6.971    vgaPM/c1/VPOS_reg__0[5]
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.095 r  vgaPM/c1/r[0]_i_10/O
                         net (fo=1, routed)           0.550     7.645    vgaPM/c1/r[0]_i_10_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.769 f  vgaPM/c1/r[0]_i_3/O
                         net (fo=1, routed)           0.397     8.166    vgaPM/c1/r[0]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  vgaPM/c1/r[0]_i_1/O
                         net (fo=12, routed)          0.711     9.001    vgaPM/c1/r0
    SLICE_X88Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_10/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.017    vgaPM/c1/clk
    SLICE_X88Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_10/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y141        FDRE (Setup_fdre_C_R)       -0.524    14.733    vgaPM/c1/r_reg[0]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/r_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.828ns (22.484%)  route 2.855ns (77.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[5]/Q
                         net (fo=10, routed)          1.197     6.971    vgaPM/c1/VPOS_reg__0[5]
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.095 r  vgaPM/c1/r[0]_i_10/O
                         net (fo=1, routed)           0.550     7.645    vgaPM/c1/r[0]_i_10_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.769 f  vgaPM/c1/r[0]_i_3/O
                         net (fo=1, routed)           0.397     8.166    vgaPM/c1/r[0]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  vgaPM/c1/r[0]_i_1/O
                         net (fo=12, routed)          0.711     9.001    vgaPM/c1/r0
    SLICE_X89Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.017    vgaPM/c1/clk
    SLICE_X89Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_2/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y141        FDRE (Setup_fdre_C_R)       -0.429    14.828    vgaPM/c1/r_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/r_reg[0]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.828ns (22.484%)  route 2.855ns (77.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[5]/Q
                         net (fo=10, routed)          1.197     6.971    vgaPM/c1/VPOS_reg__0[5]
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.095 r  vgaPM/c1/r[0]_i_10/O
                         net (fo=1, routed)           0.550     7.645    vgaPM/c1/r[0]_i_10_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.769 f  vgaPM/c1/r[0]_i_3/O
                         net (fo=1, routed)           0.397     8.166    vgaPM/c1/r[0]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  vgaPM/c1/r[0]_i_1/O
                         net (fo=12, routed)          0.711     9.001    vgaPM/c1/r0
    SLICE_X89Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.017    vgaPM/c1/clk
    SLICE_X89Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_3/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y141        FDRE (Setup_fdre_C_R)       -0.429    14.828    vgaPM/c1/r_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/r_reg[0]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.828ns (22.484%)  route 2.855ns (77.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[5]/Q
                         net (fo=10, routed)          1.197     6.971    vgaPM/c1/VPOS_reg__0[5]
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.095 r  vgaPM/c1/r[0]_i_10/O
                         net (fo=1, routed)           0.550     7.645    vgaPM/c1/r[0]_i_10_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.769 f  vgaPM/c1/r[0]_i_3/O
                         net (fo=1, routed)           0.397     8.166    vgaPM/c1/r[0]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  vgaPM/c1/r[0]_i_1/O
                         net (fo=12, routed)          0.711     9.001    vgaPM/c1/r0
    SLICE_X89Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.017    vgaPM/c1/clk
    SLICE_X89Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_4/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y141        FDRE (Setup_fdre_C_R)       -0.429    14.828    vgaPM/c1/r_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/r_reg[0]_lopt_replica_9/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.828ns (22.484%)  route 2.855ns (77.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[5]/Q
                         net (fo=10, routed)          1.197     6.971    vgaPM/c1/VPOS_reg__0[5]
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.095 r  vgaPM/c1/r[0]_i_10/O
                         net (fo=1, routed)           0.550     7.645    vgaPM/c1/r[0]_i_10_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.769 f  vgaPM/c1/r[0]_i_3/O
                         net (fo=1, routed)           0.397     8.166    vgaPM/c1/r[0]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  vgaPM/c1/r[0]_i_1/O
                         net (fo=12, routed)          0.711     9.001    vgaPM/c1/r0
    SLICE_X89Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_9/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.017    vgaPM/c1/clk
    SLICE_X89Y141        FDRE                                         r  vgaPM/c1/r_reg[0]_lopt_replica_9/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y141        FDRE (Setup_fdre_C_R)       -0.429    14.828    vgaPM/c1/r_reg[0]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/VPOS_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.064ns (29.995%)  route 2.483ns (70.005%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[8]/Q
                         net (fo=6, routed)           1.087     6.861    vgaPM/c1/VPOS_reg__0[8]
    SLICE_X87Y143        LUT4 (Prop_lut4_I3_O)        0.152     7.013 r  vgaPM/c1/vsync_i_3/O
                         net (fo=2, routed)           0.497     7.510    vgaPM/c1/vsync_i_3_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.332     7.842 r  vgaPM/c1/VPOS[10]_i_3/O
                         net (fo=1, routed)           0.409     8.251    vgaPM/c1/VPOS[10]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I4_O)        0.124     8.375 r  vgaPM/c1/VPOS[10]_i_1/O
                         net (fo=11, routed)          0.491     8.866    vgaPM/c1/VPOS
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596    15.018    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[10]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    14.854    vgaPM/c1/VPOS_reg[10]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 vgaPM/c1/VPOS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/VPOS_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.064ns (29.995%)  route 2.483ns (70.005%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  vgaPM/c1/VPOS_reg[8]/Q
                         net (fo=6, routed)           1.087     6.861    vgaPM/c1/VPOS_reg__0[8]
    SLICE_X87Y143        LUT4 (Prop_lut4_I3_O)        0.152     7.013 r  vgaPM/c1/vsync_i_3/O
                         net (fo=2, routed)           0.497     7.510    vgaPM/c1/vsync_i_3_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.332     7.842 r  vgaPM/c1/VPOS[10]_i_3/O
                         net (fo=1, routed)           0.409     8.251    vgaPM/c1/VPOS[10]_i_3_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I4_O)        0.124     8.375 r  vgaPM/c1/VPOS[10]_i_1/O
                         net (fo=11, routed)          0.491     8.866    vgaPM/c1/VPOS
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596    15.018    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[3]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    14.854    vgaPM/c1/VPOS_reg[3]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  5.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vgaPM/c1/VPOS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/VPOS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.823%)  route 0.132ns (41.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    vgaPM/c1/clk
    SLICE_X87Y142        FDRE                                         r  vgaPM/c1/VPOS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vgaPM/c1/VPOS_reg[0]/Q
                         net (fo=11, routed)          0.132     1.793    vgaPM/c1/VPOS_reg__0[0]
    SLICE_X86Y142        LUT3 (Prop_lut3_I2_O)        0.048     1.841 r  vgaPM/c1/VPOS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vgaPM/c1/p_0_in__0[2]
    SLICE_X86Y142        FDRE                                         r  vgaPM/c1/VPOS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    vgaPM/c1/clk
    SLICE_X86Y142        FDRE                                         r  vgaPM/c1/VPOS_reg[2]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.107     1.639    vgaPM/c1/VPOS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vgaPM/c1/VPOS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/VPOS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    vgaPM/c1/clk
    SLICE_X87Y142        FDRE                                         r  vgaPM/c1/VPOS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vgaPM/c1/VPOS_reg[0]/Q
                         net (fo=11, routed)          0.132     1.793    vgaPM/c1/VPOS_reg__0[0]
    SLICE_X86Y142        LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  vgaPM/c1/VPOS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vgaPM/c1/p_0_in__0[1]
    SLICE_X86Y142        FDRE                                         r  vgaPM/c1/VPOS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    vgaPM/c1/clk
    SLICE_X86Y142        FDRE                                         r  vgaPM/c1/VPOS_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.091     1.623    vgaPM/c1/VPOS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vgaPM/c1/VPOS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/VPOS_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.226ns (70.411%)  route 0.095ns (29.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.601     1.520    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  vgaPM/c1/VPOS_reg[9]/Q
                         net (fo=5, routed)           0.095     1.743    vgaPM/c1/VPOS_reg__0[9]
    SLICE_X86Y143        LUT6 (Prop_lut6_I5_O)        0.098     1.841 r  vgaPM/c1/VPOS[10]_i_2/O
                         net (fo=1, routed)           0.000     1.841    vgaPM/c1/p_0_in__0[10]
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.038    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[10]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092     1.612    vgaPM/c1/VPOS_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgaPM/c1/HPOS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/HPOS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.190ns (51.284%)  route 0.180ns (48.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    vgaPM/c1/clk
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vgaPM/c1/HPOS_reg[0]/Q
                         net (fo=11, routed)          0.180     1.841    vgaPM/c1/HPOS_reg__0[0]
    SLICE_X87Y141        LUT4 (Prop_lut4_I0_O)        0.049     1.890 r  vgaPM/c1/HPOS[3]_i_1/O
                         net (fo=1, routed)           0.000     1.890    vgaPM/c1/p_0_in[3]
    SLICE_X87Y141        FDRE                                         r  vgaPM/c1/HPOS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    vgaPM/c1/clk
    SLICE_X87Y141        FDRE                                         r  vgaPM/c1/HPOS_reg[3]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.104     1.639    vgaPM/c1/HPOS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vgaPM/c1/HPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/HPOS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    vgaPM/c1/clk
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vgaPM/c1/HPOS_reg[5]/Q
                         net (fo=9, routed)           0.157     1.817    vgaPM/c1/HPOS_reg__0[5]
    SLICE_X87Y140        LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  vgaPM/c1/HPOS[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vgaPM/c1/p_0_in[5]
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    vgaPM/c1/clk
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.092     1.611    vgaPM/c1/HPOS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vgaPM/c1/HPOS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/HPOS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    vgaPM/c1/clk
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vgaPM/c1/HPOS_reg[0]/Q
                         net (fo=11, routed)          0.180     1.841    vgaPM/c1/HPOS_reg__0[0]
    SLICE_X87Y140        LUT2 (Prop_lut2_I1_O)        0.042     1.883 r  vgaPM/c1/HPOS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    vgaPM/c1/p_0_in[1]
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    vgaPM/c1/clk
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.107     1.626    vgaPM/c1/HPOS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vgaPM/c1/VPOS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/VPOS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (65.074%)  route 0.122ns (34.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.601     1.520    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  vgaPM/c1/VPOS_reg[3]/Q
                         net (fo=10, routed)          0.122     1.770    vgaPM/c1/VPOS_reg__0[3]
    SLICE_X86Y143        LUT6 (Prop_lut6_I4_O)        0.099     1.869 r  vgaPM/c1/VPOS[5]_i_1/O
                         net (fo=1, routed)           0.000     1.869    vgaPM/c1/p_0_in__0[5]
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.038    vgaPM/c1/clk
    SLICE_X86Y143        FDRE                                         r  vgaPM/c1/VPOS_reg[5]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.091     1.611    vgaPM/c1/VPOS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vgaPM/c1/HPOS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/HPOS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.315%)  route 0.194ns (50.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    vgaPM/c1/clk
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vgaPM/c1/HPOS_reg[0]/Q
                         net (fo=11, routed)          0.194     1.855    vgaPM/c1/HPOS_reg__0[0]
    SLICE_X86Y141        LUT5 (Prop_lut5_I1_O)        0.048     1.903 r  vgaPM/c1/HPOS[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    vgaPM/c1/p_0_in[4]
    SLICE_X86Y141        FDRE                                         r  vgaPM/c1/HPOS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    vgaPM/c1/clk
    SLICE_X86Y141        FDRE                                         r  vgaPM/c1/HPOS_reg[4]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.105     1.640    vgaPM/c1/HPOS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vgaPM/c1/HPOS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/HPOS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.385%)  route 0.169ns (47.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    vgaPM/c1/clk
    SLICE_X87Y141        FDRE                                         r  vgaPM/c1/HPOS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vgaPM/c1/HPOS_reg[3]/Q
                         net (fo=10, routed)          0.169     1.829    vgaPM/c1/HPOS_reg__0[3]
    SLICE_X87Y141        LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  vgaPM/c1/HPOS[7]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vgaPM/c1/HPOS[7]_i_1_n_0
    SLICE_X87Y141        FDRE                                         r  vgaPM/c1/HPOS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    vgaPM/c1/clk
    SLICE_X87Y141        FDRE                                         r  vgaPM/c1/HPOS_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.091     1.610    vgaPM/c1/HPOS_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vgaPM/c1/HPOS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPM/c1/HPOS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    vgaPM/c1/clk
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  vgaPM/c1/HPOS_reg[0]/Q
                         net (fo=11, routed)          0.180     1.841    vgaPM/c1/HPOS_reg__0[0]
    SLICE_X87Y140        LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  vgaPM/c1/HPOS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    vgaPM/c1/p_0_in[0]
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    vgaPM/c1/clk
    SLICE_X87Y140        FDRE                                         r  vgaPM/c1/HPOS_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.091     1.610    vgaPM/c1/HPOS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y140   vgaPM/c1/HPOS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y140   vgaPM/c1/HPOS_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y140   vgaPM/c1/HPOS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y141   vgaPM/c1/HPOS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y141   vgaPM/c1/HPOS_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y141   vgaPM/c1/HPOS_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y140   vgaPM/c1/HPOS_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y141   vgaPM/c1/HPOS_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y141   vgaPM/c1/HPOS_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y141   vgaPM/c1/hsync_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   vgaPM/c1/HPOS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140   vgaPM/c1/HPOS_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   vgaPM/c1/HPOS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   vgaPM/c1/HPOS_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   vgaPM/c1/HPOS_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   vgaPM/c1/HPOS_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   vgaPM/c1/HPOS_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   vgaPM/c1/HPOS_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   vgaPM/c1/HPOS_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   vgaPM/c1/HPOS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140   vgaPM/c1/HPOS_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   vgaPM/c1/HPOS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   vgaPM/c1/HPOS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   vgaPM/c1/HPOS_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   vgaPM/c1/HPOS_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y140   vgaPM/c1/HPOS_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   vgaPM/c1/HPOS_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   vgaPM/c1/HPOS_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140   vgaPM/c1/HPOS_reg[8]/C



