***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
* Section (5) - CONFIGURATION SETTINGS/FILES
*  This section summarizes the configuration settings/files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = ece527_mp2_a_base
Directory = C:/Workspace/ece527_mp2_a_base

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - Excluded Runs
---------------------------
The run results were excluded for the following runs in the archived project:-

<synth_1>
<design_1_processing_system7_0_1_synth_1>
<design_1_rgb2dvi_0_0_synth_1>
<design_1_rgb_to_rbg_0_0_synth_1>
<design_1_clk_wiz_0_0_synth_1>
<design_1_display_controller_0_0_synth_1>
<impl_1>
<design_1_processing_system7_0_1_impl_1>
<design_1_rgb2dvi_0_0_impl_1>
<design_1_rgb_to_rbg_0_0_impl_1>
<design_1_clk_wiz_0_0_impl_1>
<design_1_display_controller_0_0_impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<design_1_clk_wiz_0_0>
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_7s_mmcm.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_7s_pll.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_mmcm.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_pll.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_plus_pll.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_plus_mmcm.vh

<design_1_display_controller_0_0>
None

<design_1_processing_system7_0_1>
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v

<design_1_rgb2dvi_0_0>
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/ClockGen.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsync.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsyncReset.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/DVI_Constants.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/OutputSERDES.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/TMDS_Encoder.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/rgb2dvi.vhd

<design_1_rgb_to_rbg_0_0>
None

<constrs_1>
None

<sim_1>
None

<sources_1>
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/ClockGen.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsync.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsyncReset.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/DVI_Constants.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/OutputSERDES.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/TMDS_Encoder.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/rgb2dvi.vhd
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_7s_mmcm.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_7s_pll.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_mmcm.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_pll.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_plus_pll.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_plus_mmcm.vh
c:/Users/victo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-MSI-7A69/PrjAr/_X_/ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v

<utils_1>
None

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./ece527_mp2_a_base.srcs/sources_1/new/attributemap.v
./ece527_mp2_a_base.srcs/sources_1/new/constants.vh
./ece527_mp2_a_base.srcs/sources_1/new/console.v
./ece527_mp2_a_base.srcs/sources_1/new/glyphmap.v
./ece527_mp2_a_base.srcs/sources_1/new/display_controller.v
./ece527_mp2_a_base.srcs/sources_1/new/rgb_to_rbg.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/design_1.bd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/design_1_processing_system7_0_1.hwdef
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init.c
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init.h
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init_gpl.c
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init_gpl.h
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init.tcl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init.html
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xml
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/sim/design_1_display_controller_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/synth/design_1_display_controller_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0.xml
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/sim/design_1_rgb_to_rbg_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/synth/design_1_rgb_to_rbg_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0.xml
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/ClockGen.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsync.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsyncReset.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/DVI_Constants.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/OutputSERDES.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/TMDS_Encoder.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/rgb2dvi.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_ooc.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/synth/design_1_rgb2dvi_0_0.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.xml
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_7s_mmcm.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_7s_pll.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_mmcm.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_pll.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_plus_pll.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_plus_mmcm.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_ooc.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xml
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xml
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/synth/design_1.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/sim/design_1.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/design_1_ooc.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/synth/design_1.hwdef
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/sim/design_1.protoinst
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v

<constrs_1>
./ece527_mp2_a_base.srcs/constrs_1/new/pynq_z2.xdc

<sim_1>
None

<utils_1>
None

<design_1_processing_system7_0_1>
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/design_1_processing_system7_0_1.hwdef
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init.c
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init.h
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init_gpl.c
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init_gpl.h
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init.tcl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/ps7_init.html
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xml

<design_1_rgb2dvi_0_0>
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/ClockGen.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsync.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsyncReset.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/DVI_Constants.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/OutputSERDES.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/TMDS_Encoder.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/d57c/src/rgb2dvi.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_ooc.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/synth/design_1_rgb2dvi_0_0.vhd
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.xml

<design_1_rgb_to_rbg_0_0>
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/sim/design_1_rgb_to_rbg_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/synth/design_1_rgb_to_rbg_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_rgb_to_rbg_0_0/design_1_rgb_to_rbg_0_0.xml

<design_1_clk_wiz_0_0>
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_7s_mmcm.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_7s_pll.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_mmcm.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_pll.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_plus_pll.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ipshared/c923/mmcm_pll_drp_func_us_plus_mmcm.vh
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_ooc.xdc
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xml

<design_1_display_controller_0_0>
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0.xci
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/sim/design_1_display_controller_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0.dcp
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0_stub.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0_stub.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0_sim_netlist.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0_sim_netlist.vhdl
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/synth/design_1_display_controller_0_0.v
./ece527_mp2_a_base.srcs/sources_1/bd/design_1/ip/design_1_display_controller_0_0/design_1_display_controller_0_0.xml

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
./ece527_mp2_a_base.ipdefs/vivado-library-master_0/ip/rgb2dvi
./ece527_mp2_a_base.ipdefs/vivado-library-master_0/if/tmds_v1_0

<design_1_processing_system7_0_1>
None

<design_1_rgb2dvi_0_0>
None

<design_1_rgb_to_rbg_0_0>
None

<design_1_clk_wiz_0_0>
None

<design_1_display_controller_0_0>
None

None

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = C:/Users/victo/AppData/Roaming/Xilinx/Vivado/vivado.jou
Archived Location = ./ece527_mp2_a_base/vivado.jou

Source File = C:/Users/victo/AppData/Roaming/Xilinx/Vivado/vivado.log
Archived Location = ./ece527_mp2_a_base/vivado.log

Section (5) - CONFIGURATION SETTINGS/FILES
------------------------------------------
List of configuration settings/files that were added to the archived project:-


