****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 12:23:46 2023
****************************************

  Timing Path Group '**async_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   2.577
  Critical Path Slack:                    0.493
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   1.446
  Critical Path Slack:                    0.486
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   1.202
  Critical Path Slack:                    0.277
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.906
  Critical Path Slack:                   -0.187
  Total Negative Slack:                  -0.871
  No. of Violating Paths:                    11
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   0.888
  Critical Path Slack:                    0.115
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.397
  Critical Path Slack:                    0.150
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   1.471
  Critical Path Slack:                    0.232
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.422
  Critical Path Slack:                    0.922
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3355
  Leaf Cell Count:                        45912
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67857.641
  Total cell area:                   383476.438
  Design Area:                       451334.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185479
  sequential_clock_pulse_width Count:         1
  max_capacitance Count:                     84
  min_capacitance Count:                     16
  max_transition Count:                      21
  sequential_clock_pulse_width Cost:     -0.072
  max_capacitance Cost:               -1096.297
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.350
  Total DRC Cost:                     -1098.143
  ---------------------------------------------

1
