// This module implements a 4-bit counter with an asynchronous reset and an enable input

module counter (
  input clk, // clock input
  input rst, // asynchronous reset input
  input en, // enable input
  output [3:0] count // 4-bit counter output
);

  reg [3:0] count; // 4-bit register for count value
  always @(posedge clk or posedge rst) begin // sequential logic
    if (rst) begin // if reset input is high
      count <= 4'b0000; // reset the count value to 0
    end else if (en) begin // if enable input is high
      count <= count + 4'b0001; // increment count value by 1
    end
  end

endmodule