INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mxmont' on host 'HALx1' (Linux_x86_64 version 5.8.0-50-generic) on Sat Apr 24 17:06:48 -04 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/TIMER'
Sourcing Tcl script '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/TIMER/timer/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project timer 
INFO: [HLS 200-10] Opening project '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/TIMER/timer'.
INFO: [HLS 200-1510] Running: set_top timer 
INFO: [HLS 200-1510] Running: add_files timer/TIMER.h 
INFO: [HLS 200-10] Adding design file 'timer/TIMER.h' to the project
INFO: [HLS 200-1510] Running: add_files timer/timer.cpp 
INFO: [HLS 200-10] Adding design file 'timer/timer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files timer/timer.h 
INFO: [HLS 200-10] Adding design file 'timer/timer.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb timer/timer_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'timer/timer_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb timer/timer_tb.h 
INFO: [HLS 200-10] Adding test bench file 'timer/timer_tb.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/TIMER/timer/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name timer timer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../timer_tb.cpp in debug mode
In file included from ../../../timer_tb.cpp:2:0:
../../../timer_tb.h:2:25: fatal error: timer/TIMER.h: No such file or directory
 #include "timer/TIMER.h"
                         ^
compilation terminated.
make: *** [csim.mk:77: obj/timer_tb.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.3 seconds; current allocated memory: 206.991 MB.
4
    while executing
"source /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/TIMER/timer/solution1/csim.tcl"
    invoked from within
"hls::main /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/TIMER/timer/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
