Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  4 23:15:56 2022
| Host         : LAPTOP-5JLFSJ68 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      8 |            1 |
|     12 |            2 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             250 |           99 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |              28 |            9 |
| Yes          | Yes                   | No                     |              30 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------+-------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal        |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------------+-------------------+------------------+----------------+
| ~CLK100MHZ_IBUF_BUFG | BTNL_IBUF                    | mips/dp/r2M/SR[0] |                1 |              1 |
| ~CLK100MHZ_IBUF_BUFG | mips/dp/r2M/q_reg[7]_0[0]    |                   |                3 |              8 |
| ~CLK100MHZ_IBUF_BUFG | dmd/io/led[11]_i_1_n_0       |                   |                3 |             12 |
| ~CLK100MHZ_IBUF_BUFG | mips/dp/r2M/q_reg[3]_0[0]    | BTNC_IBUF         |                3 |             12 |
| ~CLK100MHZ_IBUF_BUFG | BTNR_IBUF                    | BTNC_IBUF         |                3 |             17 |
| ~CLK100MHZ_IBUF_BUFG |                              | BTNC_IBUF         |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/r2D/q[29]_i_1__3_n_0 | BTNC_IBUF         |                9 |             28 |
|  CLK100MHZ_IBUF_BUFG | mips/c/regM/mWrite           |                   |                8 |             32 |
| ~CLK100MHZ_IBUF_BUFG | mips/c/regW/q_reg[1]_0[0]    |                   |               12 |             96 |
|  CLK100MHZ_IBUF_BUFG |                              | BTNC_IBUF         |               94 |            230 |
+----------------------+------------------------------+-------------------+------------------+----------------+


