<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6713823 - Conductive routings in integrated circuits - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Conductive routings in integrated circuits"><meta name="DC.contributor" content="Charles Nickel" scheme="inventor"><meta name="DC.contributor" content="Volterra Semiconductor Corporation" scheme="assignee"><meta name="DC.date" content="2002-3-8" scheme="dateSubmitted"><meta name="DC.description" content="An integrated circuit structure with a first layer that has a first conductive area and a second conductive area that is electrically isolated from the first area, and a second layer that has a third conductive area and a fourth conductive area that is electrically isolated from the third area. An edge of the first conductive area has an extended region that protrudes into the second conductive area. An edge of the fourth conductive area has an extended region that protrudes into the third conductive area. The first area is electrically coupled to the fourth area, and the second area is electrically coupled to the third area."><meta name="DC.date" content="2004-3-30" scheme="issued"><meta name="DC.relation" content="US:4636825" scheme="references"><meta name="DC.relation" content="US:4821084" scheme="references"><meta name="DC.relation" content="US:6084266" scheme="references"><meta name="DC.relation" content="US:6278264" scheme="references"><meta name="citation_patent_number" content="US:6713823"><meta name="citation_patent_application_number" content="US:10/094,775"><link rel="canonical" href="http://www.google.com/patents/US6713823"/><meta property="og:url" content="http://www.google.com/patents/US6713823"/><meta name="title" content="Patent US6713823 - Conductive routings in integrated circuits"/><meta name="description" content="An integrated circuit structure with a first layer that has a first conductive area and a second conductive area that is electrically isolated from the first area, and a second layer that has a third conductive area and a fourth conductive area that is electrically isolated from the third area. An edge of the first conductive area has an extended region that protrudes into the second conductive area. An edge of the fourth conductive area has an extended region that protrudes into the third conductive area. The first area is electrically coupled to the fourth area, and the second area is electrically coupled to the third area."/><meta property="og:title" content="Patent US6713823 - Conductive routings in integrated circuits"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("UJbtU__jB_DQsQSI4YC4DQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("ITA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("UJbtU__jB_DQsQSI4YC4DQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("ITA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6713823?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6713823"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=5GplBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6713823&amp;usg=AFQjCNF8mnqzywtYi4YdolGH2xYz28tApQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6713823.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6713823.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6713823" style="display:none"><span itemprop="description">An integrated circuit structure with a first layer that has a first conductive area and a second conductive area that is electrically isolated from the first area, and a second layer that has a third conductive area and a fourth conductive area that is electrically isolated from the third area. An edge...</span><span itemprop="url">http://www.google.com/patents/US6713823?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6713823 - Conductive routings in integrated circuits</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6713823 - Conductive routings in integrated circuits" title="Patent US6713823 - Conductive routings in integrated circuits"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6713823 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/094,775</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Mar 30, 2004</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Mar 8, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Mar 8, 2002</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">094775, </span><span class="patent-bibdata-value">10094775, </span><span class="patent-bibdata-value">US 6713823 B1, </span><span class="patent-bibdata-value">US 6713823B1, </span><span class="patent-bibdata-value">US-B1-6713823, </span><span class="patent-bibdata-value">US6713823 B1, </span><span class="patent-bibdata-value">US6713823B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Charles+Nickel%22">Charles Nickel</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Volterra+Semiconductor+Corporation%22">Volterra Semiconductor Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6713823.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6713823.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6713823.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (23),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (16),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6713823&usg=AFQjCNGrUOAeWE8QwkseycFj9MQ7KbbvRg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6713823&usg=AFQjCNEewSXS4SPLd25HAmbpOSUbSvNTsQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6713823B1%26KC%3DB1%26FT%3DD&usg=AFQjCNFMpF8wNQZmw88tZHqD_0sAFsJr5w">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55236227" lang="EN" load-source="patent-office">Conductive routings in integrated circuits</invention-title></span><br><span class="patent-number">US 6713823 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50644218" lang="EN" load-source="patent-office"> <div class="abstract">An integrated circuit structure with a first layer that has a first conductive area and a second conductive area that is electrically isolated from the first area, and a second layer that has a third conductive area and a fourth conductive area that is electrically isolated from the third area. An edge of the first conductive area has an extended region that protrudes into the second conductive area. An edge of the fourth conductive area has an extended region that protrudes into the third conductive area. The first area is electrically coupled to the fourth area, and the second area is electrically coupled to the third area.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6713823B1/US06713823-20040330-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6713823B1/US06713823-20040330-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6713823B1/US06713823-20040330-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6713823B1/US06713823-20040330-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6713823B1/US06713823-20040330-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6713823B1/US06713823-20040330-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6713823B1/US06713823-20040330-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6713823B1/US06713823-20040330-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6713823B1/US06713823-20040330-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6713823B1/US06713823-20040330-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(40)</span></span></div><div class="patent-text"><div mxw-id="PCLM8647889" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6713823-B1-CLM-00001" class="claim">
      <div class="claim-text">1. An integrated circuit structure comprising:</div>
      <div class="claim-text">a first layer having a first conductive area and a second conductive area electrically isolated from the first conductive area, the first conductive area having an extended region at an edge of the first conductive area, the extended region of the first conductive area protruding into the second conductive area; and </div>
      <div class="claim-text">a second layer over the first layer, the second layer having a third conductive area and a fourth conductive area electrically isolated from the third conductive area, the fourth conductive area having an extended region at an edge of the fourth conductive area that is electrically coupled to the extended region of the first conductive area. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6713823-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the fourth conductive area overlaps the first conductive area only in the extended region of the fourth conductive area and the extended region of the first conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6713823-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the fourth conductive area has a pad for providing an external conductive coupling.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6713823-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the integrated circuit structure further comprises a substrate under the first layer, the substrate having a first plurality of doped regions, and the fourth conductive area and the first conductive area being electrically coupled to the first plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6713823-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00004">claim 4</claim-ref>, wherein the integrated circuit structure has a plurality of transistors and the first plurality of doped regions are source regions of the transistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6713823-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00004">claim 4</claim-ref>, wherein the integrated circuit structure has a plurality of transistors and the first plurality of doped regions are drain regions of the transistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6713823-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the third conductive area substantially overlaps the first conductive area, and the fourth conductive area substantially overlaps the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6713823-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the extended region of the fourth conductive area has at least one lateral protrusion, the extended region of the first conductive area having at least one lateral protrusion that is electrically coupled to the lateral protrusion of the fourth conductive area, the lateral protrusion of the fourth conductive area overlapping the lateral protrusion of the first conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6713823-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the first conductive area is a substantially continuous plane of a conductive material, and the first conductive area has at least one isolated structure within the first conductive area for providing a conductive coupling between a plurality of underlying doped regions and the third conductive area that overlies the first conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6713823-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the extended region of the fourth conductive area is electrically coupled to the extended region of the first conductive area through vertical via.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6713823-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the third conductive area has an extended region at an edge of the third conductive area that is electrically coupled to an extended region at an edge of the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6713823-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00011">claim 11</claim-ref>, wherein the third conductive area overlaps the second conductive area only in the extended region of the third conductive area and the extended region of the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6713823-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00011">claim 11</claim-ref>, wherein the third conductive area has a pad for providing an external conductive coupling.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6713823-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00011">claim 11</claim-ref>, wherein the extended region of the first conductive area neighbors the extended region of the second conductive area with an insulation layer in-between.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6713823-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00011">claim 11</claim-ref>, wherein the integrated circuit structure further comprises a substrate having a first plurality of doped regions and a second plurality of doped regions, and the third conductive area and the second conductive area are electrically coupled to the second plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6713823-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00015">claim 15</claim-ref>, wherein the first plurality of doped regions and the second plurality of doped regions are arranged in an alternating pattern in the substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6713823-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00015">claim 15</claim-ref>, wherein the integrated circuit structure has a plurality of transistors and the second plurality of doped regions are source regions of the transistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6713823-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00015">claim 15</claim-ref>, wherein the integrated circuit structure has a plurality of transistors and the second plurality of doped regions are drain regions of the transistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6713823-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00011">claim 11</claim-ref>, wherein the extended region of the third conductive area has at least one lateral protrusion, the extended region of the second conductive area having at least one lateral protrusion that is electrically coupled to the lateral protrusion of the third conductive area, the lateral protrusion of the third conductive area overlapping the lateral protrusion of the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6713823-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00011">claim 11</claim-ref>, wherein the extended region of the third conductive area is electrically coupled to the extended region of the second conductive area through vertical via.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6713823-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00011">claim 11</claim-ref>, wherein the second conductive area is a substantially continuous plane of a conductive material, and the second conductive area has at least one isolated vertical structure within the second conductive area for providing a conductive coupling between a plurality of underlying doped regions and the fourth conductive area that overlies the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6713823-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00001">claim 1</claim-ref>, wherein the integrated circuit structure further comprises an underlying conductive layer under the first layer and above the substrate, the underlying conductive layer providing conductive couplings from first underlying doped regions and second underlying doped regions in a substrate respectively to the first conductive area and the third conductive area.</div>
    </div>
    </div> <div class="claim"> <div num="23" id="US-6713823-B1-CLM-00023" class="claim">
      <div class="claim-text">23. An integrated circuit structure comprising:</div>
      <div class="claim-text">a substrate having a first plurality of doped regions and a second plurality of doped regions; and </div>
      <div class="claim-text">a first layer over the substrate, the first layer having a first conductive area, the first conductive area being a substantially continuous plane of a conductive material providing a conductive coupling to the first plurality of doped regions covered by the first conductive area, the first conductive area having at least one isolated structure within the first conductive area for providing a conductive coupling between a second layer above the first conductive area and the second plurality of doped regions covered by the first conductive area. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6713823-B1-CLM-00024" class="claim">
      <div class="claim-text">24. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00023">claim 23</claim-ref>, wherein the first layer has a second conductive area electrically isolated from the first conductive area, the second conductive area being a substantially continuous plane of a conductive material providing a conductive coupling to the second plurality of doped regions covered by the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6713823-B1-CLM-00025" class="claim">
      <div class="claim-text">25. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00024">claim 24</claim-ref>, wherein the second conductive area has at least one isolated structure within the second conductive area for providing a conductive coupling between a second layer above the second conductive area and the first plurality of doped regions covered by the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6713823-B1-CLM-00026" class="claim">
      <div class="claim-text">26. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00023">claim 23</claim-ref>, wherein second layer that lies over the first layer has a third conductive area and a fourth conductive area electrically isolated from the third conductive area, the first conductive area having an extended region at an edge of the first conductive area, the fourth conductive area having an extended region at an edge of the fourth conductive area that is electrically coupled to the extended region of the first conductive area, the fourth conductive area and the first conductive area being electrically coupled to the first plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6713823-B1-CLM-00027" class="claim">
      <div class="claim-text">27. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00026">claim 26</claim-ref>, wherein the fourth conductive area overlaps the first conductive area only in the extended region of the fourth conductive area and the extended region of the first conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6713823-B1-CLM-00028" class="claim">
      <div class="claim-text">28. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00026">claim 26</claim-ref>, wherein the fourth conductive area has a pad for providing an external conductive coupling.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" id="US-6713823-B1-CLM-00029" class="claim">
      <div class="claim-text">29. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00026">claim 26</claim-ref>, wherein the extended region of the fourth conductive area has at least one lateral protrusion, the extended region of the first conductive area having at least one lateral protrusion that is electrically coupled to the lateral protrusion of the fourth conductive area, the lateral protrusion of the fourth conductive area overlapping the lateral protrusion of the first conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" id="US-6713823-B1-CLM-00030" class="claim">
      <div class="claim-text">30. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00026">claim 26</claim-ref>, wherein the extended region of the fourth conductive area is electrically coupled to the extended region of the first conductive area through vertical via.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" id="US-6713823-B1-CLM-00031" class="claim">
      <div class="claim-text">31. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00026">claim 26</claim-ref>, wherein the third conductive area substantially overlaps the first conductive area, and the fourth conductive area substantially overlaps the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="32" id="US-6713823-B1-CLM-00032" class="claim">
      <div class="claim-text">32. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00026">claim 26</claim-ref>, wherein the second conductive area has an extended region at an edge of the second conductive area, the third conductive area having an extended region at an edge of the third conductive area that is electrically coupled to the extended region of the second conductive area, the third conductive area and the second conductive area being electrically coupled to the second plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="33" id="US-6713823-B1-CLM-00033" class="claim">
      <div class="claim-text">33. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00032">claim 32</claim-ref>, wherein the third conductive area overlaps the second conductive area only in the extended region of the third conductive area and the extended region of the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="34" id="US-6713823-B1-CLM-00034" class="claim">
      <div class="claim-text">34. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00032">claim 32</claim-ref>, wherein the extended region of the third conductive area has at least one lateral protrusion, the extended region of the second conductive area having at least one lateral protrusion that is electrically coupled to the lateral protrusion of the third conductive area, the lateral protrusion of the third conductive area overlapping the lateral protrusion of the second conductive area.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="35" id="US-6713823-B1-CLM-00035" class="claim">
      <div class="claim-text">35. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00032">claim 32</claim-ref>, wherein the extended region of the third conductive area is electrically coupled to the extended region of the second conductive area through vertical via.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="36" id="US-6713823-B1-CLM-00036" class="claim">
      <div class="claim-text">36. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00032">claim 32</claim-ref>, wherein the extended region of the second conductive area neighbors an edge of the first conductive area with an insulation layer in-between.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="37" id="US-6713823-B1-CLM-00037" class="claim">
      <div class="claim-text">37. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00032">claim 32</claim-ref>, wherein the first plurality of doped regions and the second plurality of doped regions in the substrate are arranged in an alternating pattern.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="38" id="US-6713823-B1-CLM-00038" class="claim">
      <div class="claim-text">38. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00032">claim 32</claim-ref>, wherein the third conductive area has a pad for providing an external conductive coupling.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="39" id="US-6713823-B1-CLM-00039" class="claim">
      <div class="claim-text">39. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00032">claim 32</claim-ref>, wherein the integrated circuit structure has a plurality of transistors, the first plurality of doped regions being source regions of the transistors, the second plurality of doped regions being drain regions of the transistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="40" id="US-6713823-B1-CLM-00040" class="claim">
      <div class="claim-text">40. The integrated circuit structure of <claim-ref idref="US-6713823-B1-CLM-00032">claim 32</claim-ref>, wherein the integrated circuit structure has a plurality of transistors, the first plurality of doped regions being drain regions of the transistors, the second plurality of doped regions being source regions of the transistors.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54155609" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND</heading> <p>The present invention relates generally to conductive routings in integrated circuits, and more particularly to conductive routings in integrated circuits that provide substantially continuous conductive planes for the flow of electrical currents.</p>
    <p>Integrated circuits (“IC”), which generally refer to electronic circuits formed on a silicon or other semiconductor substrate, have widespread application in modem electronic systems. An IC chip may contain circuit devices, such as transistors, and electrical interconnects, such as lead lines to electrically couple the circuit devices. An IC chip may also contain conductive pads for providing electrical couplings of the chip to external devices, such as voltage sources and control circuits.</p>
    <p>Traditionally, multiple conductive or metal layers in a chip provide conductive couplings between the terminals of transistors and conducting pads. Therefore, an IC chip having one or more transistors may have metal or conductive interconnects that electrically couple the source and drain regions of the transistors to the conducting pads of the IC chip. In the typical implementations of conducting pads for bond-wire-packaged chips, the conducting pads are arranged along the perimeter of the chips, and not above the functional area of transistors or other devices. More specifically, for an IC chip with vertical field effect transistors (“FETs”), source pads are arranged along the periphery of the top surface of a semiconductor substrate, and a drain connection is provided by a bulk semiconductor connection on backside. Therefore, in order to electrically couple doped regions in a substrate to conducting pads, metal lines are arranged to provide axial current flow through several metal layers and vias.</p>
    <p>However, several concerns arise if the metal lines have an excessive length. First, increasing the length of the metal lines creates additional resistance for and power loss by the circuit. For modern applications of IC chips in portable devices, power loss as a result of increased resistance consumes additional electrical power and reduces the battery life of the portable devices. Second, the increased resistance and power loss also lead to heat dissipation problems that restrain the design and layout arrangement of the IC chip. The increased current density in conductive interconnects reduces the long-term reliability of a circuit. Third, providing additional area for conducting pads reduces the area available for functional devices, such as transistors, capacitors, resistors, and inductors. This inefficient layout increases the size and manufacturing cost of IC chips and associated packages.</p>
    <p>In view of the foregoing, it would be advantageous to develop an IC structure with lower resistance, reduced power loss, and increased area for functional devices.</p>
    <heading>SUMMARY</heading> <p>In one aspect, the invention is directed to an integrated circuit structure with a first layer and a second layer. The first layer has a first conductive area and a second conductive area electrically isolated from the first conductive area. The first conductive area has an extended region at an edge of the first conductive area, and the extended region of the first conductive area protrudes into the second conductive area. The second layer is positioned over the first layer and has a third conductive area and a fourth conductive area electrically isolated from the third conductive area. The fourth conductive area has an extended region at an edge of the fourth conductive area that is electrically coupled to the extended region of the first conductive area.</p>
    <p>In another aspect, the invention is directed to an integrated circuit structure with a substrate and a first layer over the substrate. The substrate has a first plurality of doped regions and a second plurality of doped regions. The first layer has a first conductive area that is a substantially continuous plane of a conductive material to provide a conductive coupling to the first plurality of doped regions covered by the first conductive area. The first conductive area has at least one isolated structure within the first conductive area to provide a conductive coupling between a second layer above the first conductive area and the second plurality of doped regions covered by the first conductive area.</p>
    <p>Advantages of the invention may include the following. The lengths of conductive routings from doped regions in a substrate to conducting pads can be shortened. Interconnection resistance and power loss can be reduced. In addition, the conductive routing structure of the present invention can permit planar current flow so as to reduce resistance and current flow density, thereby increasing the reliability of circuits and devices. The area needed for providing conducting pads on an IC chip can be reduced. As a result, a chip implemented with the present invention can have cheaper dies in a smaller package, lower power loss, and shorter conductive path lengths than a traditional IC structure. The area available for functional devices in a chip, therefore, can be increased. At the same time, the performance of devices and circuits on a chip can be increased as a result of reduced resistance and power loss.</p>
    <p>The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a schematic exploded perspective view of an integrated circuit structure in accordance with the invention.</p>
    <p>FIG. 2 is a schematic plan view of the substrate from FIG. 1 with a distributed transistor fabricated in a checkerboard pattern.</p>
    <p>FIG. 3 is a schematic plan view of the second conductive layer from the integrated circuit structure of FIG. <b>1</b>.</p>
    <p>FIG. 4 is a schematic circuit diagram of the integrated circuit structure of FIG. <b>1</b>.</p>
    <p>FIG. 5 is a schematic side view of a conducting pad the integrated circuit structure.</p>
    <p>FIG. 6 is a schematic top view illustrating multiple adjacent conductive areas.</p>
    <p>FIG. 7 is a block diagram of a switching regulator.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>FIG. 1 illustrates one implementation of an integrated circuit structure <b>10</b> that can be used as a power switch. The structure <b>10</b> includes a substrate <b>20</b>, a first conductive layer <b>30</b>, a second conductive layer <b>40</b> over the first layer, and third conductive layer <b>50</b> over the second layer. The integrated circuit structure has an insulation layer between the first conductive layer <b>30</b> and the second conductive layer <b>40</b>, and also between the second conductive layer <b>40</b> and the third conductive layer <b>50</b>. The first conductive layer <b>30</b> can be formed directly on the substrate. The conductive layers can be formed of a metal, such as aluminum or copper, and the insulation layers can be formed of an oxide, such as silicon oxide.</p>
    <p>The substrate <b>20</b> that lies under the first conductive layer <b>30</b> has a number of first doped regions <b>22</b> and a number of second doped regions <b>24</b> formed in a semiconductor substrate body <b>26</b>. The first doped regions <b>22</b> and second doped regions <b>24</b> may be doped regions for a distributed transistor. If the switch is to be an PMOS transistor, then the doped regions <b>22</b> and <b>24</b> can be p-doped portions in an n-type substrate body <b>26</b>. Alternatively, if the switch is to be an NMOS transistor, then the doped regions <b>22</b> and <b>24</b> can be n-doped portions in a p-type substrate body <b>26</b>.</p>
    <p>Referring to FIGS. 1 and 2, as illustrated, the first doped regions <b>22</b> serve as drain regions and the second doped regions <b>24</b> serve as source regions. Alternatively, the first doped regions <b>22</b> can serve as source regions and the second doped regions <b>24</b> can serve as drain regions. The drain regions and the source regions may be arranged in an alternating checkerboard pattern in the substrate <b>20</b> as shown in FIG. <b>1</b>.</p>
    <p>A gate <b>28</b> is also formed on the substrate <b>20</b>. Assuming that the doped regions <b>22</b> and <b>24</b> are arranged in a checkerboard pattern, the gate can include a first set of parallel gate lines <b>29</b> <i>a </i>and a second set of parallel gate lines <b>29</b> <i>b</i>. The two sets of gate lines intersect to form a rectangular array that surrounds each doped region. The gate lines can be formed of a conductive material, such as polysilicon, that is separated from the semiconductor substrate body <b>26</b> by an insulator, such a silicon dioxide. An additional insulator layer may be formed over the polysilicon to prevent a short circuit with the first conductive layer <b>30</b>. Since the gate lines extend off to the edges of the switching area, the vias for electrical connections to the gate lines can be made near the edge of the switch, away from the interconnects for the source and drain.</p>
    <p>Returning to FIG. 1, the first conductive layer <b>30</b> includes a first region <b>32</b> <i>a </i>and a second region <b>32</b> <i>b</i>. The first region <b>32</b> <i>a </i>includes a generally continuous interconnected conductive sheet <b>34</b> <i>a </i>with periodically spaced apertures <b>36</b> <i>a</i>. A conductive island <b>38</b> <i>a </i>is formed in each aperture <b>36</b> <i>a</i>. Similarly, the second region <b>32</b> <i>b </i>includes a conductive sheet <b>34</b> <i>b </i>with periodically spaced apertures <b>36</b> <i>b </i>and conductive islands <b>38</b> <i>b </i>formed in the aperture <b>36</b> <i>b. </i> </p>
    <p>In the first region <b>32</b> <i>a</i>, the conductive islands <b>38</b> <i>a </i>overlie the source regions <b>24</b>, whereas the conductive sheet <b>34</b> <i>a </i>overlies and interconnects the drain regions <b>22</b>. In contrast, in the second region <b>32</b> <i>b</i>, the conductive islands <b>38</b> <i>b </i>overlie the drain regions <b>22</b> and the conductive sheet <b>34</b> <i>b </i>overlies and interconnects the source regions <b>24</b>. Thus, the combination of the conductive sheet <b>34</b> <i>a </i>and the conductive islands <b>38</b> <i>b </i>form a drain electrode, whereas the combination of the conductive sheet <b>34</b> <i>b </i>and the conductive islands <b>38</b> <i>a </i>form a source electrode. The adjacent portions of the conductive sheets <b>34</b> <i>a </i>and <b>34</b> <i>b </i>can form interleaved projections <b>39</b> <i>a </i>and <b>39</b> <i>b </i>that overlie the drain and source regions <b>22</b> and <b>24</b>, respectively. Although the electrode patterns in the first and second regions <b>32</b> <i>a </i>and <b>32</b> <i>b </i>are illustrated as identical, they need not be.</p>
    <p>Referring to FIGS. 1 and 3, the second layer <b>40</b> includes a first conductive area <b>42</b> <i>a </i>and a second conductive area <b>42</b> <i>b </i>that are electrically isolated. The first conductive area <b>42</b> <i>a </i>has an extended region <b>44</b> <i>a </i>that protrudes from the right side of the first conductive area <b>42</b> <i>a </i>toward the second conductive area <b>42</b> <i>b</i>. Similarly, the second conductive area <b>42</b> <i>b </i>can have an extended region <b>44</b> <i>b </i>that protrudes from the left side of the second conductive area <b>42</b> <i>b </i>toward the first conductive area <b>42</b> <i>a</i>. An insulation layer <b>45</b> between the two extended regions electrically isolates the first conductive area <b>42</b> <i>a </i>from the second conductive area <b>42</b> <i>b. </i> </p>
    <p>The extended region <b>44</b> <i>a </i>at the edge of the first conductive area <b>42</b> <i>a </i>may be one or more lateral protrusions, such as a plurality of rectangular protrusions. Similarly, the extended region <b>44</b> <i>b </i>of the second conductive area <b>42</b> <i>b </i>may be a plurality of rectangular protrusions. The rectangular protrusions of the two conductive areas can interlace in an alternating pattern to form a region of inter-digited protrusions at the common edge of the conductive areas <b>42</b> <i>a </i>and <b>42</b> <i>b. </i> </p>
    <p>As discussed further below, the lateral protrusions <b>44</b> <i>a </i>of the first conductive area <b>42</b> <i>a </i>may vertically underlie protrusions <b>54</b> <i>b </i>from a fourth conductive area <b>52</b> <i>b </i>in the third conductive layer <b>50</b>. Similarly, the lateral protrusions <b>44</b> <i>b </i>of the second conductive area <b>42</b> <i>b </i>may vertically underlie protrusions <b>54</b> <i>a </i>from a third conductive area <b>52</b> <i>a </i>in the third conductive layer <b>50</b>. Electrical couplings between the first conductive area <b>42</b> <i>a </i>and the fourth conductive area <b>52</b> <i>b </i>can be formed by vertical vias <b>60</b>. Electrical couplings between the second conductive area <b>42</b> <i>b </i>and the third conductive area <b>52</b> <i>a </i>can also be formed by vertical vias <b>60</b>.</p>
    <p>The conductive areas of the second conductive layer <b>40</b> are connected by vias <b>62</b> to the conductive islands in the first conductive layer <b>30</b>. Specifically, in the first region <b>32</b> <i>a</i>, the second doped regions <b>24</b> and their associated conductive islands <b>38</b> <i>a </i>are electrically coupled to the first conductive area <b>42</b> <i>a </i>of the second metal layer <b>40</b> through a number of vertical vias <b>62</b> <i>a</i>. Similarly, in the second region <b>32</b> <i>b</i>, the first doped regions <b>22</b> and their associated conductive islands <b>38</b> <i>b </i>are electrically coupled to the second conductive area <b>42</b> <i>b </i>of the second metal layer <b>40</b> through a number of vertical vias <b>62</b> <i>b</i>. For the purpose of clarity, not every via is illustrated.</p>
    <p>The first conductive area <b>42</b> <i>a </i>can be a substantially continuous plane of a conductive material, such as a metal layer. However, to provide access to the first doped regions <b>22</b> from an overlying third conductive area <b>52</b> <i>a</i>, the first conductive area <b>42</b> <i>a </i>may have one or more isolation structures. Similarly, the second conductive area <b>42</b> <i>b </i>can be a substantially continuous plane of a conductive material, such as a metal layer with one or more isolation structures to provide access to the second doped regions <b>24</b> from an overlying fourth conductive area <b>52</b> <i>b</i>. These isolation structures will be further discussed below.</p>
    <p>Returning to FIG. 1, the third conductive layer <b>50</b> is similar to the second conductive layer <b>40</b>, and includes a third conductive area <b>52</b> <i>a </i>and a fourth conductive area <b>52</b> <i>b </i>that are electrically isolated. The third conductive area <b>52</b> <i>a </i>has an extended region <b>54</b> <i>a </i>that protrudes from the right side of the third conductive area <b>52</b> <i>a </i>toward the fourth conductive area <b>52</b> <i>b</i>. Similarly, the fourth conductive area <b>52</b> <i>b </i>can have an extended region <b>54</b> <i>b </i>that protrudes from the left side of the fourth conductive area <b>52</b> <i>b </i>toward the third conductive area <b>52</b> <i>a</i>. An insulation layer <b>56</b> between the two extended regions electrically isolates the third conductive area <b>52</b> <i>a </i>from the fourth conductive area <b>52</b> <i>b. </i> </p>
    <p>The third conductive area <b>52</b> <i>a </i>may substantially overlap the first conductive area <b>42</b> <i>a </i>except for the extended regions. Similarly, the fourth conductive area <b>52</b> <i>b </i>may substantially overlap the second conductive area <b>42</b> <i>b </i>except for the extended regions.</p>
    <p>The extended region <b>54</b> <i>a </i>at the edge of the third conductive area <b>52</b> <i>a </i>may be one or more lateral protrusions, such as a plurality of rectangular protrusions. Similarly, the extended region <b>54</b> <i>b </i>of the fourth conductive area <b>52</b> <i>b </i>may be a plurality of rectangular protrusions. The rectangular protrusions of the two conductive areas can interlace in an alternating pattern to form a region of inter-digited protrusions at the common edge of the conductive areas <b>52</b> <i>a </i>and <b>52</b> <i>b. </i> </p>
    <p>The lateral protrusions <b>54</b> <i>b </i>of the fourth conductive area <b>52</b> <i>b </i>overlap the lateral protrusions <b>44</b> <i>a </i>of the first conductive area <b>42</b> <i>a</i>, and vertical vias <b>60</b> provide electrical couplings between the overlapped areas. Similarly, the lateral protrusions <b>54</b> <i>a </i>of the third conductive area <b>52</b> <i>a </i>overlap the lateral protrusions <b>44</b> <i>b </i>of the second conductive area <b>42</b> <i>b</i>, and vertical vias <b>60</b> provide electrical couplings between the overlapped areas. The overlapping protrusions and vertical vias form an “interstitching” structure that electrically couples the third conductive area <b>52</b> <i>a </i>with the second conductive area <b>42</b> <i>b</i>, and electrically couples the fourth conductive area <b>52</b> <i>b </i>with the first conductive area <b>42</b> <i>a. </i> </p>
    <p>Returning to the isolation structures mentioned above, the first conductive area <b>42</b> <i>a </i>and the second conductive area <b>42</b> <i>b </i>each include a number of “windows” <b>46</b> <i>a </i>and <b>46</b> <i>b</i>, respectively. Each window <b>46</b> <i>a </i>and <b>46</b> <i>b </i>includes a conductive insert <b>48</b> <i>a </i>and <b>48</b> <i>b</i>, respectively. Vertical vias <b>64</b> <i>a </i>connect the conductive sheet <b>34</b> <i>a </i>in the first region <b>32</b> <i>a </i>to the inserts <b>48</b> <i>a </i>in the first conductive area <b>42</b> <i>a</i>, and further vias <b>66</b> <i>a </i>connect these inserts <b>48</b> <i>a </i>to the third conductive layer <b>50</b>. Similarly, vertical vias <b>64</b> <i>b </i>connect the conductive sheet <b>34</b> <i>b </i>in the second region <b>32</b> <i>b </i>to the inserts <b>48</b> <i>b </i>in the second conductive area <b>42</b> <i>b</i>, and further vias <b>66</b> <i>b </i>connect these inserts <b>48</b> <i>b </i>to the third conductive layer <b>50</b>. Thus, the windows <b>46</b> <i>a </i>and <b>46</b> <i>b </i>permit vias to electrically couple the first metal layer <b>50</b> to the conductive sheets <b>34</b> <i>a </i>and <b>34</b> <i>b</i>, while electrically isolating the conductive sheets <b>34</b> <i>a </i>and <b>34</b> <i>b </i>from the conductive areas <b>42</b> <i>a </i>and <b>42</b> <i>b</i>, respectively. (Illustrated by dashed lines.)</p>
    <p>By coupling electrically the first and fourth conductive areas <b>42</b> <i>a </i>and <b>52</b> <i>b</i>, all the second doped regions <b>24</b> become coupled to the fourth conductive area <b>52</b> <i>b</i>. Similarly, by coupling electrically the second and third conductive areas <b>42</b> <i>b </i>and <b>52</b> <i>a</i>, all the first doped regions <b>22</b> become are coupled to the third conductive area <b>52</b> <i>a</i>. Thus, the third conductive area <b>52</b> <i>a </i>becomes the drain electrode, and the fourth conductive area <b>52</b> <i>b </i>becomes the source electrode.</p>
    <p>In summary, FIG. 1 illustrates an implementation in which the source regions <b>24</b> are electrically coupled to the first and fourth conductive areas <b>42</b> <i>a </i>and <b>52</b> <i>b</i>, the drain regions <b>22</b> are electrically coupled to the second and third conductive areas <b>42</b> <i>b </i>and <b>52</b> <i>a</i>, and first and second metal layers are connected by an interstitching that keeps the drain and source electrodes electrically isolated. A schematic circuit diagram of this configuration is illustrated in FIG. <b>4</b>.</p>
    <p>Although FIG. 1 illustrates an example where the islands <b>38</b> <i>a </i>and <b>38</b> <i>b </i>are coupled to the second conductive layer <b>40</b> and the continuous metal sheets <b>34</b> <i>a </i>and <b>34</b> <i>b </i>are coupled to the first conductive layer <b>30</b> through the isolation structures, the reverse is possible. In addition, many other layouts of the doped regions and the first conductive layer <b>30</b> are possible. For example, the doped regions and first conductive layer <b>30</b> could be alternating stripes instead of a checkerboard pattern. In this case, the interstitching of the second conductive layer <b>40</b> and third conductive layers <b>50</b> can still be advantageous.</p>
    <p>The third conductive area <b>52</b> <i>a </i>and the fourth conductive area <b>52</b> <i>b </i>may have one or more conducting pads to provide an external electrical coupling to external elements. FIG. 5 illustrates a conducting pad <b>80</b> on the third conductive area <b>52</b> <i>a</i>. The conducting pad <b>80</b> can include a final metal layer <b>82</b>, such as aluminum, a nitride passivation layer <b>84</b>, and an under-bump metalization (“UBM”) layer <b>86</b>. Similarly, the fourth conductive area <b>52</b> <i>b </i>can have one or more conducting pads to provide an external electrical coupling to external elements.</p>
    <p>Although FIG. 1 illustrates just two adjacent conductive areas, the integrated circuit structure can be fabricated with multiple interconnected areas. For example, referring to FIG. 6, the conductive areas <b>52</b> <i>a </i>and <b>52</b> <i>b </i>can be formed in a checkerboard pattern, with interstitching connecting the second and third conductive layers at the adjacent boarder of each pair of conductive areas. Alternatively, the conductive areas <b>52</b> <i>a </i>and <b>52</b> <i>b </i>can be in arranged in alternating rows, columns, or in some other pattern. This permits the source and drain pads on the top surface of a chip to be arranged in rows, columns, in a checkerboard, or in some other pattern.</p>
    <p>With the aforementioned implementation, the integrated circuit structure of the present invention couples the electrical islands to the conductive planes of the second conductive layer with short vertical interconnects. The continuous metal sheets of the first conductive layer are connected to the conductive planes of the third conductive layer with longer vertical interconnects. However, the large conductive planes of the second and third conductive layers are coupled at the interstitching. The planar current flow in the conductive planes and the short path of direct vertical interconnects reduce the current flow density and resistance of interconnects. The invention therefore reduces power loss of circuits and improves the reliability of circuits and devices. If conducting pads can be placed above the functional area, the invention reduces area needed for providing conducting pads on an IC chip and produces cheaper dies in a smaller package than a traditional IC structure.</p>
    <p>The present invention may be implemented to various kinds of IC chips for providing external couplings to the IC chips. Without limiting the scope of the present invention, the implementation of the invention to an IC chip for voltage regulators is illustrated in detail below as an example.</p>
    <p>Voltage regulators, such as DC-to-DC converters, are used to provide stable voltage sources for electronic systems. Efficient DC to DC converters are particularly needed for battery management in low power devices, such as laptop notebooks and cellular phones. Switching voltage regulators (or simply “switching regulators”) are known to be an efficient type of DC-to-DC converter. A switching regulator generates an output voltage by converting an input DC voltage into a high frequency voltage, and filtering the high frequency voltage to generate the output DC voltage. Specifically, the switching regulator includes a switch for alternately coupling and decoupling an input DC voltage source, such as a battery, to a load, such as an IC chip. An output filter, typically including an inductor and a capacitor that are provided between the input voltage source and the load, filters the output of the switch and thus provides the output DC voltage. A pulse modulator, such as a pulse width modulator or a pulse frequency modulator, typically controls the switch.</p>
    <p>Referring to FIG. 7, an implementation of a switching regulator <b>110</b> is coupled to a DC input voltage source <b>112</b>, such as a battery, by an input terminal <b>120</b>. The switching regulator <b>110</b> is also coupled to a load <b>114</b>, such as an IC chip, by an output terminal <b>124</b>. The switching regulator <b>110</b> serves as a DC-to-DC converter between the input terminal <b>120</b> and the output terminal <b>124</b>. The switching regulator <b>110</b> includes a switching circuit <b>116</b> that serves as a power switch for alternately coupling and decoupling the input terminal <b>120</b> to an intermediate terminal <b>122</b>. The switching circuit <b>116</b> includes a rectifier, such as a switch or diode, coupling the intermediate terminal <b>122</b> to ground. Specifically, the switching circuit <b>116</b> and the output filter <b>126</b> may be configured in a buck converter topology with a first transistor <b>130</b> having a source connected to the input terminal <b>120</b> and a drain connected to the intermediate terminal <b>122</b> and a second transistor <b>132</b> having a source connected to ground and a drain connected to the intermediate terminal <b>122</b>. The first transistor <b>130</b> may be a P-type MOS (PMOS) device, whereas the second transistor <b>132</b> may be an N-type MOS (NMOS) device. The switching regulator <b>110</b> may also include an input capacitor <b>38</b> connecting the input terminal <b>122</b> to ground.</p>
    <p>The switching regulator also includes a controller assembly with a pulse modulator <b>118</b> for controlling the operation of the switching circuit <b>116</b>. The pulse modulator <b>118</b> causes the switching circuit <b>116</b> to generate an intermediate voltage having a rectangular waveform at the intermediate terminal <b>122</b>. Although the pulse modulator <b>118</b> and the switching circuit <b>116</b> are illustrated and described below as a pulse width modulator, the invention is also applicable to various pulse frequency modulation schemes.</p>
    <p>The intermediate terminal <b>122</b> is coupled to the output terminal <b>124</b> by an output filter <b>126</b>. The output filter <b>126</b> converts the rectangular waveform of the intermediate voltage at the intermediate terminal <b>122</b> into a substantially DC output voltage at the output terminal <b>124</b>. Specifically, in a buck-converter topology, the output filter <b>126</b> includes an inductor <b>134</b> connected between the intermediate terminal <b>122</b> and the output terminal <b>124</b> and a capacitor <b>136</b> connected in parallel with the load <b>114</b>. During a PMOS conduction period, the voltage source <b>112</b> supplies energy to the load <b>114</b> and the inductor <b>134</b> via the first transistor <b>130</b>. On the other hand, during an NMOS conduction period, the inductor <b>134</b> supplies the energy. The resulting output voltage V<sub>out </sub>is a substantially DC voltage. Although the switching circuit <b>116</b> and the output filter <b>126</b> are illustrated in a buck converter topology, the invention is also applicable to other switching voltage regulator topologies, such as a boost converter or a buck-boost converter topology.</p>
    <p>The output voltage is regulated, or maintained at a substantially constant level, by a feedback loop in the controller assembly that includes a feedback circuit <b>128</b>. The feedback circuit <b>128</b> includes circuitry that measures the output voltage and/or the current passing through the output terminal. The measured voltage and current are used to control the pulse modulator <b>118</b> so that the output voltage at the output terminal <b>124</b> remains substantially constant.</p>
    <p>The conductive routings of the present invention can be used in the switching circuit <b>116</b> to provide a flip-chip package that includes the switching circuit and provides external couplings. In general, each switch in the switching circuit <b>116</b> is fabricated as a distributed array of parallel transistors, and the conductive routing structures discussed above can carry current from the doped regions to the conducting pads on the surface of the chip.</p>
    <p>For example, the NMOS transistor <b>132</b> can include rectangular n-doped source regions <b>24</b> and drain regions <b>22</b> laid out in a checkerboard pattern in a p-type well or substrate. The PMOS transistor array <b>130</b> will be constructed similarly, with alternating rectangular p-doped source regions and drain regions in an n-type well or substrate. A grid-like gate <b>28</b> separates each pair of source and drain regions. Electrical connection to the gate can be provided at the edge of the chip.</p>
    <p>With the aforementioned implementation, the integrated circuit structure of the present invention couples the drain and source regions of one or more transistor arrays in voltage regulators to conductive planes with direct vertical interconnects. The integrated circuit structure provides conducting pads on the top surface of the conductive planes, such as the third conductive area <b>52</b> <i>a </i>and the fourth conductive area <b>52</b> <i>b</i>, above the functional area of transistors. The planar current flow in the conductive planes and the short path of vertical interconnects reduce the resistance and power loss of voltage regulators and improves the reliability of circuits and devices. The invention also saves area needed for providing conducting pads on an IC chip and produces cheaper dies of voltage regulators in a smaller package than a traditional IC structure.</p>
    <p>A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Numerous modifications to the configuration of the conductive routings structure will occur to those of ordinary skill in the art. Accordingly, other embodiments are within the scope of the following claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4636825">US4636825</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 4, 1985</td><td class="patent-data-table-td patent-date-value">Jan 13, 1987</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Distributed field effect transistor structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4821084">US4821084</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 21, 1987</td><td class="patent-data-table-td patent-date-value">Apr 11, 1989</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Insulated gate type field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6084266">US6084266</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 2, 1998</td><td class="patent-data-table-td patent-date-value">Jul 4, 2000</td><td class="patent-data-table-td ">Vanguard International Semiconductor Corporation</td><td class="patent-data-table-td ">Layout of semiconductor devices to increase the packing density of a wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6278264">US6278264</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 4, 2000</td><td class="patent-data-table-td patent-date-value">Aug 21, 2001</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Flip-chip switching regulator</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6897561">US6897561</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td patent-date-value">May 24, 2005</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Semiconductor power device having a diamond shaped metal interconnect scheme</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7989953">US7989953</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 23, 2008</td><td class="patent-data-table-td patent-date-value">Aug 2, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Flip chip power switch with under bump metallization stack</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8085553">US8085553</a></td><td class="patent-data-table-td patent-date-value">Dec 24, 2008</td><td class="patent-data-table-td patent-date-value">Dec 27, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lead assembly for a flip-chip power switch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8169081">US8169081</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 23, 2008</td><td class="patent-data-table-td patent-date-value">May 1, 2012</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Conductive routings in integrated circuits using under bump metallization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8179187">US8179187</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 13, 2009</td><td class="patent-data-table-td patent-date-value">May 15, 2012</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">Substrate noise passive cancellation method for buck converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8253420">US8253420</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 2009</td><td class="patent-data-table-td patent-date-value">Aug 28, 2012</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Integrated electrical circuit and test to determine the integrity of a silicon die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8368212">US8368212</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2011</td><td class="patent-data-table-td patent-date-value">Feb 5, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor package with under bump metallization routing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8390657">US8390657</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 2009</td><td class="patent-data-table-td patent-date-value">Mar 5, 2013</td><td class="patent-data-table-td ">Oki Data Corporation</td><td class="patent-data-table-td ">Driver circuit, optical print head, and image forming apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8581343">US8581343</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td patent-date-value">Nov 12, 2013</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Electrical connectivity for circuit applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8629669">US8629669</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2010</td><td class="patent-data-table-td patent-date-value">Jan 14, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Sensing and feedback in a current mode control voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8648449">US8648449</a></td><td class="patent-data-table-td patent-date-value">Jul 20, 2009</td><td class="patent-data-table-td patent-date-value">Feb 11, 2014</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Electrical connectivity for circuit applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8680676">US8680676</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 2013</td><td class="patent-data-table-td patent-date-value">Mar 25, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor package with under bump metallization routing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8692360">US8692360</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td patent-date-value">Apr 8, 2014</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Electrical connectivity for circuit applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8729636">US8729636</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 2009</td><td class="patent-data-table-td patent-date-value">May 20, 2014</td><td class="patent-data-table-td ">Nxp B.V.</td><td class="patent-data-table-td ">Integrated circuit and method for manufacturing an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8779744">US8779744</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2010</td><td class="patent-data-table-td patent-date-value">Jul 15, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Sensing and feedback with enhanced stability in a current mode control voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100051335">US20100051335</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 2009</td><td class="patent-data-table-td patent-date-value">Mar 4, 2010</td><td class="patent-data-table-td ">Au Optronics Corporation</td><td class="patent-data-table-td ">Conducting Layer Jump Connection Structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100102875">US20100102875</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 13, 2009</td><td class="patent-data-table-td patent-date-value">Apr 29, 2010</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc</td><td class="patent-data-table-td ">Substrate noise passive cancellation method for buck converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110133747">US20110133747</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 2009</td><td class="patent-data-table-td patent-date-value">Jun 9, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Integrated electrical circuit and test to determine the integrity of a silicon die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120138950">US20120138950</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 4, 2010</td><td class="patent-data-table-td patent-date-value">Jun 7, 2012</td><td class="patent-data-table-td ">Gan Systems Inc.</td><td class="patent-data-table-td ">Island matrixed gallium nitride microwave and power switching transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130049010">US20130049010</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 13, 2011</td><td class="patent-data-table-td patent-date-value">Feb 28, 2013</td><td class="patent-data-table-td ">Gan Systems Inc.</td><td class="patent-data-table-td ">High density gallium nitride devices using island topology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101722737B?cl=en">CN101722737B</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 2009</td><td class="patent-data-table-td patent-date-value">Mar 5, 2014</td><td class="patent-data-table-td ">日本冲信息株式会社</td><td class="patent-data-table-td ">驱动器电路、光学印刷头和图像形成装置</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP2178120A2?cl=en">EP2178120A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 29, 2009</td><td class="patent-data-table-td patent-date-value">Apr 21, 2010</td><td class="patent-data-table-td ">Oki Data Corporation</td><td class="patent-data-table-td ">Driver circuit, optical print head, and image forming apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2010013195A1?cl=en">WO2010013195A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 28, 2009</td><td class="patent-data-table-td patent-date-value">Feb 4, 2010</td><td class="patent-data-table-td ">Nxp B.V.</td><td class="patent-data-table-td ">Integrated circuit and method for manufacturing an integrated circuit</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S401000">257/401</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23151">257/E23.151</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23015">257/E23.015</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S758000">257/758</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S369000">257/369</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27060">257/E27.06</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023482000">H01L23/482</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023528000">H01L23/528</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027088000">H01L27/088</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/528">H01L23/528</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/0002">H01L2924/0002</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/4824">H01L23/4824</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5GplBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/088">H01L27/088</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L27/088</span>, <span class="nested-value">H01L23/528</span>, <span class="nested-value">H01L23/482E</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 23, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 19, 2010</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1, 3-6, 8, 10, 11 AND 13-20 ARE CANCELLED. NEW CLAIMS 41-88 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 2, 7, 9, 12 AND 21-40 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090325</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 8, 2007</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 28, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 12, 2002</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">VOLTERRA SEMICONDUCTOR CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NICKEL, CHARLES;REEL/FRAME:013078/0327</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20020619</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">VOLTERRA SEMICONDUCTOR CORPORATION 3839 SPINNAKER</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NICKEL, CHARLES /AR;REEL/FRAME:013078/0327</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0aqvDOUBqSbUTLlNAyMtdwYEtfHw\u0026id=5GplBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U32bllSG8JOuk8hLgH1TtgtuEwNeg\u0026id=5GplBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1p3KFiNjsxPqcIiPKOUGqe0NmwJw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Conductive_routings_in_integrated_circui.pdf?id=5GplBAABERAJ\u0026output=pdf\u0026sig=ACfU3U1Mor7aaVTP3UES7SWoSp_Ll5pNuw"},"sample_url":"http://www.google.com/patents/reader?id=5GplBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>