# compile vhdl design source files
vhdl dist_mem_gen_v8_0_9  "../../../Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd"
vhdl xil_defaultlib  "../../../Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd"

# Do not sort compile order
nosort
