Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sat Jun 22 23:07:59 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 109         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21449)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (2362)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21449)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__0/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__1_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__2/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__3/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_4/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_5/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_6/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_7/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0_replica/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2362)
---------------------------------
 There are 2362 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.352   -31083.363                   4346                 6799        0.011        0.000                      0                 6799        6.643        0.000                       0                  2369  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_in                   {0.000 41.666}     83.333          12.000          
  clk_70Mhz_clk_wiz_0    {0.000 7.143}      14.286          70.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_70Mhz_clk_wiz_0_1  {0.000 7.143}      14.285          70.003          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_70Mhz_clk_wiz_0        -13.352   -31081.137                   4346                 6724        0.268        0.000                      0                 6724        6.643        0.000                       0                  2365  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_70Mhz_clk_wiz_0_1      -13.336   -31013.711                   4346                 6724        0.268        0.000                      0                 6724        6.643        0.000                       0                  2365  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_70Mhz_clk_wiz_0_1  clk_70Mhz_clk_wiz_0        -13.352   -31081.137                   4346                 6724        0.011        0.000                      0                 6724  
clk_70Mhz_clk_wiz_0    clk_70Mhz_clk_wiz_0_1      -13.352   -31083.363                   4346                 6724        0.011        0.000                      0                 6724  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_70Mhz_clk_wiz_0    clk_70Mhz_clk_wiz_0          7.412        0.000                      0                   75        0.676        0.000                      0                   75  
**async_default**      clk_70Mhz_clk_wiz_0_1  clk_70Mhz_clk_wiz_0          7.412        0.000                      0                   75        0.418        0.000                      0                   75  
**async_default**      clk_70Mhz_clk_wiz_0    clk_70Mhz_clk_wiz_0_1        7.412        0.000                      0                   75        0.418        0.000                      0                   75  
**async_default**      clk_70Mhz_clk_wiz_0_1  clk_70Mhz_clk_wiz_0_1        7.428        0.000                      0                   75        0.676        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_70Mhz_clk_wiz_0                           
(none)                 clk_70Mhz_clk_wiz_0_1                         
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_0_1                          
(none)                                        clk_70Mhz_clk_wiz_0    
(none)                                        clk_70Mhz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  clk_70Mhz_clk_wiz_0

Setup :         4346  Failing Endpoints,  Worst Slack      -13.352ns,  Total Violation   -31081.137ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.352ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[43][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.102ns  (logic 5.364ns (22.255%)  route 18.738ns (77.745%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 12.896 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.354    26.470    processor/memory/D[4]
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    12.896    processor/memory/clk_70Mhz
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/C
                         clock pessimism              0.493    13.389    
                         clock uncertainty           -0.258    13.131    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.013    13.118    processor/memory/memory_reg[43][0][4]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                -13.352    

Slack (VIOLATED) :        -13.332ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[32][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.053ns  (logic 5.364ns (22.300%)  route 18.689ns (77.700%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.306    26.421    processor/memory/D[4]
    SLICE_X29Y48         FDRE                                         r  processor/memory/memory_reg[32][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X29Y48         FDRE                                         r  processor/memory/memory_reg[32][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.047    13.089    processor/memory/memory_reg[32][0][4]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                -13.332    

Slack (VIOLATED) :        -13.307ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[49][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.035ns  (logic 5.637ns (23.453%)  route 18.398ns (76.547%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.188 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.976    24.165    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.295    24.460 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.454    24.914    io_cont/registers[0][0][6]_i_4_n_0_alias
    SLICE_X27Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.038 r  io_cont/memory[0][0][6]_i_2_comp/O
                         net (fo=100, routed)         1.366    26.403    processor/memory/D[6]
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][6]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.040    13.096    processor/memory/memory_reg[49][0][6]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -26.403    
  -------------------------------------------------------------------
                         slack                                -13.307    

Slack (VIOLATED) :        -13.301ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.053ns  (logic 5.364ns (22.300%)  route 18.689ns (77.700%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.306    26.421    processor/memory/D[4]
    SLICE_X28Y48         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X28Y48         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.016    13.120    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                -13.301    

Slack (VIOLATED) :        -13.275ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[40][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.981ns  (logic 5.364ns (22.368%)  route 18.617ns (77.632%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.879 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.233    26.349    processor/memory/D[4]
    SLICE_X29Y66         FDRE                                         r  processor/memory/memory_reg[40][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.427    12.879    processor/memory/clk_70Mhz
    SLICE_X29Y66         FDRE                                         r  processor/memory/memory_reg[40][0][4]/C
                         clock pessimism              0.493    13.371    
                         clock uncertainty           -0.258    13.114    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)       -0.040    13.074    processor/memory/memory_reg[40][0][4]
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                -13.275    

Slack (VIOLATED) :        -13.245ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[9][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.944ns  (logic 5.364ns (22.402%)  route 18.580ns (77.598%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.879 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.196    26.312    processor/memory/D[4]
    SLICE_X25Y65         FDRE                                         r  processor/memory/memory_reg[9][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.427    12.879    processor/memory/clk_70Mhz
    SLICE_X25Y65         FDRE                                         r  processor/memory/memory_reg[9][0][4]/C
                         clock pessimism              0.493    13.371    
                         clock uncertainty           -0.258    13.114    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)       -0.047    13.067    processor/memory/memory_reg[9][0][4]
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                         -26.312    
  -------------------------------------------------------------------
                         slack                                -13.245    

Slack (VIOLATED) :        -13.238ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[49][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.964ns  (logic 5.364ns (22.384%)  route 18.600ns (77.616%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.216    26.332    processor/memory/D[4]
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.043    13.093    processor/memory/memory_reg[49][0][4]
  -------------------------------------------------------------------
                         required time                         13.093    
                         arrival time                         -26.332    
  -------------------------------------------------------------------
                         slack                                -13.238    

Slack (VIOLATED) :        -13.233ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[5][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.926ns  (logic 5.364ns (22.419%)  route 18.562ns (77.581%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.884 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.178    26.294    processor/memory/D[4]
    SLICE_X29Y59         FDRE                                         r  processor/memory/memory_reg[5][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    12.884    processor/memory/clk_70Mhz
    SLICE_X29Y59         FDRE                                         r  processor/memory/memory_reg[5][0][4]/C
                         clock pessimism              0.493    13.376    
                         clock uncertainty           -0.258    13.119    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)       -0.058    13.061    processor/memory/memory_reg[5][0][4]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                         -26.294    
  -------------------------------------------------------------------
                         slack                                -13.233    

Slack (VIOLATED) :        -13.223ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[96][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.964ns  (logic 5.364ns (22.384%)  route 18.600ns (77.616%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.216    26.331    processor/memory/D[4]
    SLICE_X26Y47         FDRE                                         r  processor/memory/memory_reg[96][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X26Y47         FDRE                                         r  processor/memory/memory_reg[96][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)       -0.028    13.108    processor/memory/memory_reg[96][0][4]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                         -26.331    
  -------------------------------------------------------------------
                         slack                                -13.223    

Slack (VIOLATED) :        -13.219ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[91][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.947ns  (logic 5.364ns (22.399%)  route 18.583ns (77.601%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.199    26.315    processor/memory/D[4]
    SLICE_X29Y47         FDRE                                         r  processor/memory/memory_reg[91][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X29Y47         FDRE                                         r  processor/memory/memory_reg[91][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.040    13.096    processor/memory/memory_reg[91][0][4]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -26.315    
  -------------------------------------------------------------------
                         slack                                -13.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    uart_controller/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  uart_controller/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  uart_controller/rx_data_reg[2]/Q
                         net (fo=10, routed)          0.234    -0.125    pl/write_reg_0[2]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 r  pl/temp[0][2]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.080    pl/temp_reg[0]_0[2]
    SLICE_X36Y18         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    pl/CLK
    SLICE_X36Y18         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.121    -0.349    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_controller/tx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.603%)  route 0.160ns (41.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.377 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=6, routed)           0.160    -0.217    uart_controller/tx_clk_count_reg[3]
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.098    -0.119 r  uart_controller/tx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    uart_controller/tx_clk_count[1]
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    uart_controller/clk_70Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.091    -0.414    uart_controller/tx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/temp_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.489%)  route 0.213ns (50.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    uart_controller/clk_70Mhz
    SLICE_X36Y17         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=11, routed)          0.213    -0.126    pl/write_reg_0[6]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 r  pl/temp[0][6]_i_2__0/O
                         net (fo=2, routed)           0.000    -0.081    pl/temp_reg[0]_0[6]
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    pl/CLK
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[0][6]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.091    -0.399    pl/temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/temp_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.036%)  route 0.226ns (51.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    uart_controller/clk_70Mhz
    SLICE_X36Y15         FDRE                                         r  uart_controller/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  uart_controller/rx_data_reg[0]/Q
                         net (fo=11, routed)          0.226    -0.112    pl/write_reg_0[0]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.067 r  pl/temp[1][0]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.067    pl/temp_reg[1]_1[0]
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    pl/CLK
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[1][0]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.092    -0.398    pl/temp_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pl/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.130%)  route 0.276ns (56.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.555    -0.535    pl/CLK
    SLICE_X32Y22         FDRE                                         r  pl/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pl/address_reg[1]/Q
                         net (fo=6, routed)           0.276    -0.095    pl/Q[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  pl/address[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.050    pl/address[3]
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.850    -0.743    pl/CLK
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[3]/C
                         clock pessimism              0.269    -0.474    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.092    -0.382    pl/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.516%)  route 0.273ns (59.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X38Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.273    -0.091    pl/write_reg_0[7]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.046 r  pl/position[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.046    pl/position[1]_i_1__0_n_0
    SLICE_X35Y20         FDRE                                         r  pl/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    pl/CLK
    SLICE_X35Y20         FDRE                                         r  pl/position_reg[1]/C
                         clock pessimism              0.269    -0.472    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.091    -0.381    pl/position_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 syscall_handler/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            syscall_handler/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.552    -0.538    syscall_handler/clk_70Mhz
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  syscall_handler/address_reg[3]/Q
                         net (fo=3, routed)           0.242    -0.154    processor/registers/address_reg[6][3]
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.109 r  processor/registers/address[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    syscall_handler/address_reg[6]_2[3]
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.819    -0.774    syscall_handler/clk_70Mhz
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.092    -0.446    syscall_handler/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 uart_controller/tx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_controller/tx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.799%)  route 0.306ns (62.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.584    -0.506    uart_controller/clk_70Mhz
    SLICE_X41Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  uart_controller/tx_bit_index_reg[0]/Q
                         net (fo=7, routed)           0.306    -0.059    uart_controller/tx_bit_index_reg_n_0_[0]
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.014 r  uart_controller/tx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    uart_controller/tx_bit_index[1]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.853    -0.740    uart_controller/clk_70Mhz
    SLICE_X40Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/C
                         clock pessimism              0.247    -0.493    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.121    -0.372    uart_controller/tx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.251ns (50.810%)  route 0.243ns (49.190%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X38Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.243    -0.121    pl/write_reg_0[7]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.076    pl/checksum[3]_i_8_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.011 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.011    pl/checksum[1]
    SLICE_X37Y20         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y20         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.269    -0.472    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.102    -0.370    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 io_cont/listen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.226ns (46.235%)  route 0.263ns (53.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.581    -0.509    io_cont/CLK
    SLICE_X38Y23         FDRE                                         r  io_cont/listen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  io_cont/listen_reg/Q
                         net (fo=56, routed)          0.263    -0.118    pl/pl_listen
    SLICE_X34Y22         LUT5 (Prop_lut5_I0_O)        0.098    -0.020 r  pl/address[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    pl/address[2]
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.850    -0.743    pl/CLK
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[2]/C
                         clock pessimism              0.269    -0.474    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.091    -0.383    pl/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_70Mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.130     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.130     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X38Y22     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X38Y22     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X36Y27     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X37Y27     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X38Y22     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y27     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y27     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y27     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y27     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  clk_70Mhz_clk_wiz_0_1

Setup :         4346  Failing Endpoints,  Worst Slack      -13.336ns,  Total Violation   -31013.711ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.336ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[43][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.102ns  (logic 5.364ns (22.255%)  route 18.738ns (77.745%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 12.896 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.354    26.470    processor/memory/D[4]
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    12.896    processor/memory/clk_70Mhz
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/C
                         clock pessimism              0.493    13.388    
                         clock uncertainty           -0.242    13.147    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.013    13.134    processor/memory/memory_reg[43][0][4]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                -13.336    

Slack (VIOLATED) :        -13.316ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[32][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.053ns  (logic 5.364ns (22.300%)  route 18.689ns (77.700%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.306    26.421    processor/memory/D[4]
    SLICE_X29Y48         FDRE                                         r  processor/memory/memory_reg[32][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X29Y48         FDRE                                         r  processor/memory/memory_reg[32][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.242    13.152    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.047    13.105    processor/memory/memory_reg[32][0][4]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                -13.316    

Slack (VIOLATED) :        -13.292ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[49][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.035ns  (logic 5.637ns (23.453%)  route 18.398ns (76.547%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.188 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.976    24.165    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.295    24.460 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.454    24.914    io_cont/registers[0][0][6]_i_4_n_0_alias
    SLICE_X27Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.038 r  io_cont/memory[0][0][6]_i_2_comp/O
                         net (fo=100, routed)         1.366    26.403    processor/memory/D[6]
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][6]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.242    13.152    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.040    13.112    processor/memory/memory_reg[49][0][6]
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                         -26.403    
  -------------------------------------------------------------------
                         slack                                -13.292    

Slack (VIOLATED) :        -13.285ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.053ns  (logic 5.364ns (22.300%)  route 18.689ns (77.700%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.306    26.421    processor/memory/D[4]
    SLICE_X28Y48         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X28Y48         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.242    13.152    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.016    13.136    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                -13.285    

Slack (VIOLATED) :        -13.259ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[40][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.981ns  (logic 5.364ns (22.368%)  route 18.617ns (77.632%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.878 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.233    26.349    processor/memory/D[4]
    SLICE_X29Y66         FDRE                                         r  processor/memory/memory_reg[40][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.427    12.878    processor/memory/clk_70Mhz
    SLICE_X29Y66         FDRE                                         r  processor/memory/memory_reg[40][0][4]/C
                         clock pessimism              0.493    13.371    
                         clock uncertainty           -0.242    13.129    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)       -0.040    13.089    processor/memory/memory_reg[40][0][4]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                -13.259    

Slack (VIOLATED) :        -13.230ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[9][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.944ns  (logic 5.364ns (22.402%)  route 18.580ns (77.598%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.878 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.196    26.312    processor/memory/D[4]
    SLICE_X25Y65         FDRE                                         r  processor/memory/memory_reg[9][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.427    12.878    processor/memory/clk_70Mhz
    SLICE_X25Y65         FDRE                                         r  processor/memory/memory_reg[9][0][4]/C
                         clock pessimism              0.493    13.371    
                         clock uncertainty           -0.242    13.129    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)       -0.047    13.082    processor/memory/memory_reg[9][0][4]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                         -26.312    
  -------------------------------------------------------------------
                         slack                                -13.230    

Slack (VIOLATED) :        -13.223ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[49][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.964ns  (logic 5.364ns (22.384%)  route 18.600ns (77.616%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.216    26.332    processor/memory/D[4]
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.242    13.152    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.043    13.109    processor/memory/memory_reg[49][0][4]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -26.332    
  -------------------------------------------------------------------
                         slack                                -13.223    

Slack (VIOLATED) :        -13.218ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[5][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.926ns  (logic 5.364ns (22.419%)  route 18.562ns (77.581%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.883 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.178    26.294    processor/memory/D[4]
    SLICE_X29Y59         FDRE                                         r  processor/memory/memory_reg[5][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    12.883    processor/memory/clk_70Mhz
    SLICE_X29Y59         FDRE                                         r  processor/memory/memory_reg[5][0][4]/C
                         clock pessimism              0.493    13.376    
                         clock uncertainty           -0.242    13.134    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)       -0.058    13.076    processor/memory/memory_reg[5][0][4]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                         -26.294    
  -------------------------------------------------------------------
                         slack                                -13.218    

Slack (VIOLATED) :        -13.208ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[96][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.964ns  (logic 5.364ns (22.384%)  route 18.600ns (77.616%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.216    26.331    processor/memory/D[4]
    SLICE_X26Y47         FDRE                                         r  processor/memory/memory_reg[96][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X26Y47         FDRE                                         r  processor/memory/memory_reg[96][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.242    13.152    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)       -0.028    13.124    processor/memory/memory_reg[96][0][4]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -26.331    
  -------------------------------------------------------------------
                         slack                                -13.208    

Slack (VIOLATED) :        -13.203ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[91][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.947ns  (logic 5.364ns (22.399%)  route 18.583ns (77.601%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.199    26.315    processor/memory/D[4]
    SLICE_X29Y47         FDRE                                         r  processor/memory/memory_reg[91][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X29Y47         FDRE                                         r  processor/memory/memory_reg[91][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.242    13.152    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.040    13.112    processor/memory/memory_reg[91][0][4]
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                         -26.315    
  -------------------------------------------------------------------
                         slack                                -13.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    uart_controller/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  uart_controller/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  uart_controller/rx_data_reg[2]/Q
                         net (fo=10, routed)          0.234    -0.125    pl/write_reg_0[2]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 r  pl/temp[0][2]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.080    pl/temp_reg[0]_0[2]
    SLICE_X36Y18         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    pl/CLK
    SLICE_X36Y18         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.121    -0.349    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_controller/tx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.603%)  route 0.160ns (41.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.377 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=6, routed)           0.160    -0.217    uart_controller/tx_clk_count_reg[3]
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.098    -0.119 r  uart_controller/tx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    uart_controller/tx_clk_count[1]
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    uart_controller/clk_70Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.091    -0.414    uart_controller/tx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/temp_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.489%)  route 0.213ns (50.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    uart_controller/clk_70Mhz
    SLICE_X36Y17         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=11, routed)          0.213    -0.126    pl/write_reg_0[6]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 r  pl/temp[0][6]_i_2__0/O
                         net (fo=2, routed)           0.000    -0.081    pl/temp_reg[0]_0[6]
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    pl/CLK
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[0][6]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.091    -0.399    pl/temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/temp_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.036%)  route 0.226ns (51.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    uart_controller/clk_70Mhz
    SLICE_X36Y15         FDRE                                         r  uart_controller/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  uart_controller/rx_data_reg[0]/Q
                         net (fo=11, routed)          0.226    -0.112    pl/write_reg_0[0]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.067 r  pl/temp[1][0]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.067    pl/temp_reg[1]_1[0]
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    pl/CLK
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[1][0]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.092    -0.398    pl/temp_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pl/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.130%)  route 0.276ns (56.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.555    -0.535    pl/CLK
    SLICE_X32Y22         FDRE                                         r  pl/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pl/address_reg[1]/Q
                         net (fo=6, routed)           0.276    -0.095    pl/Q[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  pl/address[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.050    pl/address[3]
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.850    -0.743    pl/CLK
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[3]/C
                         clock pessimism              0.269    -0.474    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.092    -0.382    pl/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.516%)  route 0.273ns (59.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X38Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.273    -0.091    pl/write_reg_0[7]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.046 r  pl/position[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.046    pl/position[1]_i_1__0_n_0
    SLICE_X35Y20         FDRE                                         r  pl/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    pl/CLK
    SLICE_X35Y20         FDRE                                         r  pl/position_reg[1]/C
                         clock pessimism              0.269    -0.472    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.091    -0.381    pl/position_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 syscall_handler/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            syscall_handler/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.552    -0.538    syscall_handler/clk_70Mhz
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  syscall_handler/address_reg[3]/Q
                         net (fo=3, routed)           0.242    -0.154    processor/registers/address_reg[6][3]
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.109 r  processor/registers/address[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    syscall_handler/address_reg[6]_2[3]
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.819    -0.774    syscall_handler/clk_70Mhz
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.092    -0.446    syscall_handler/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 uart_controller/tx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_controller/tx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.799%)  route 0.306ns (62.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.584    -0.506    uart_controller/clk_70Mhz
    SLICE_X41Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  uart_controller/tx_bit_index_reg[0]/Q
                         net (fo=7, routed)           0.306    -0.059    uart_controller/tx_bit_index_reg_n_0_[0]
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.014 r  uart_controller/tx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    uart_controller/tx_bit_index[1]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.853    -0.740    uart_controller/clk_70Mhz
    SLICE_X40Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/C
                         clock pessimism              0.247    -0.493    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.121    -0.372    uart_controller/tx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.251ns (50.810%)  route 0.243ns (49.190%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X38Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.243    -0.121    pl/write_reg_0[7]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.076    pl/checksum[3]_i_8_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.011 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.011    pl/checksum[1]
    SLICE_X37Y20         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y20         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.269    -0.472    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.102    -0.370    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 io_cont/listen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.226ns (46.235%)  route 0.263ns (53.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.581    -0.509    io_cont/CLK
    SLICE_X38Y23         FDRE                                         r  io_cont/listen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  io_cont/listen_reg/Q
                         net (fo=56, routed)          0.263    -0.118    pl/pl_listen
    SLICE_X34Y22         LUT5 (Prop_lut5_I0_O)        0.098    -0.020 r  pl/address[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    pl/address[2]
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.850    -0.743    pl/CLK
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[2]/C
                         clock pessimism              0.269    -0.474    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.091    -0.383    pl/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_70Mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.285
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.285      12.130     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         14.285      12.130     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         14.285      13.036     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X38Y22     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X38Y22     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X36Y27     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X37Y27     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X38Y22     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.285      199.075    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y27     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y27     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y22     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y27     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y27     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y27     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  clk_70Mhz_clk_wiz_0

Setup :         4346  Failing Endpoints,  Worst Slack      -13.352ns,  Total Violation   -31081.137ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.352ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[43][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.102ns  (logic 5.364ns (22.255%)  route 18.738ns (77.745%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 12.896 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.354    26.470    processor/memory/D[4]
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    12.896    processor/memory/clk_70Mhz
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/C
                         clock pessimism              0.493    13.389    
                         clock uncertainty           -0.258    13.131    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.013    13.118    processor/memory/memory_reg[43][0][4]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                -13.352    

Slack (VIOLATED) :        -13.332ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[32][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.053ns  (logic 5.364ns (22.300%)  route 18.689ns (77.700%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.306    26.421    processor/memory/D[4]
    SLICE_X29Y48         FDRE                                         r  processor/memory/memory_reg[32][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X29Y48         FDRE                                         r  processor/memory/memory_reg[32][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.047    13.089    processor/memory/memory_reg[32][0][4]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                -13.332    

Slack (VIOLATED) :        -13.307ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[49][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.035ns  (logic 5.637ns (23.453%)  route 18.398ns (76.547%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.188 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.976    24.165    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.295    24.460 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.454    24.914    io_cont/registers[0][0][6]_i_4_n_0_alias
    SLICE_X27Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.038 r  io_cont/memory[0][0][6]_i_2_comp/O
                         net (fo=100, routed)         1.366    26.403    processor/memory/D[6]
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][6]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.040    13.096    processor/memory/memory_reg[49][0][6]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -26.403    
  -------------------------------------------------------------------
                         slack                                -13.307    

Slack (VIOLATED) :        -13.301ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.053ns  (logic 5.364ns (22.300%)  route 18.689ns (77.700%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.306    26.421    processor/memory/D[4]
    SLICE_X28Y48         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X28Y48         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.016    13.120    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                -13.301    

Slack (VIOLATED) :        -13.275ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[40][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.981ns  (logic 5.364ns (22.368%)  route 18.617ns (77.632%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.879 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.233    26.349    processor/memory/D[4]
    SLICE_X29Y66         FDRE                                         r  processor/memory/memory_reg[40][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.427    12.879    processor/memory/clk_70Mhz
    SLICE_X29Y66         FDRE                                         r  processor/memory/memory_reg[40][0][4]/C
                         clock pessimism              0.493    13.371    
                         clock uncertainty           -0.258    13.114    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)       -0.040    13.074    processor/memory/memory_reg[40][0][4]
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                -13.275    

Slack (VIOLATED) :        -13.245ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[9][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.944ns  (logic 5.364ns (22.402%)  route 18.580ns (77.598%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.879 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.196    26.312    processor/memory/D[4]
    SLICE_X25Y65         FDRE                                         r  processor/memory/memory_reg[9][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.427    12.879    processor/memory/clk_70Mhz
    SLICE_X25Y65         FDRE                                         r  processor/memory/memory_reg[9][0][4]/C
                         clock pessimism              0.493    13.371    
                         clock uncertainty           -0.258    13.114    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)       -0.047    13.067    processor/memory/memory_reg[9][0][4]
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                         -26.312    
  -------------------------------------------------------------------
                         slack                                -13.245    

Slack (VIOLATED) :        -13.238ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[49][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.964ns  (logic 5.364ns (22.384%)  route 18.600ns (77.616%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.216    26.332    processor/memory/D[4]
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.043    13.093    processor/memory/memory_reg[49][0][4]
  -------------------------------------------------------------------
                         required time                         13.093    
                         arrival time                         -26.332    
  -------------------------------------------------------------------
                         slack                                -13.238    

Slack (VIOLATED) :        -13.233ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[5][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.926ns  (logic 5.364ns (22.419%)  route 18.562ns (77.581%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.884 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.178    26.294    processor/memory/D[4]
    SLICE_X29Y59         FDRE                                         r  processor/memory/memory_reg[5][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    12.884    processor/memory/clk_70Mhz
    SLICE_X29Y59         FDRE                                         r  processor/memory/memory_reg[5][0][4]/C
                         clock pessimism              0.493    13.376    
                         clock uncertainty           -0.258    13.119    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)       -0.058    13.061    processor/memory/memory_reg[5][0][4]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                         -26.294    
  -------------------------------------------------------------------
                         slack                                -13.233    

Slack (VIOLATED) :        -13.223ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[96][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.964ns  (logic 5.364ns (22.384%)  route 18.600ns (77.616%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.216    26.331    processor/memory/D[4]
    SLICE_X26Y47         FDRE                                         r  processor/memory/memory_reg[96][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X26Y47         FDRE                                         r  processor/memory/memory_reg[96][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)       -0.028    13.108    processor/memory/memory_reg[96][0][4]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                         -26.331    
  -------------------------------------------------------------------
                         slack                                -13.223    

Slack (VIOLATED) :        -13.219ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[91][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.947ns  (logic 5.364ns (22.399%)  route 18.583ns (77.601%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.286 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.199    26.315    processor/memory/D[4]
    SLICE_X29Y47         FDRE                                         r  processor/memory/memory_reg[91][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X29Y47         FDRE                                         r  processor/memory/memory_reg[91][0][4]/C
                         clock pessimism              0.493    13.394    
                         clock uncertainty           -0.258    13.136    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.040    13.096    processor/memory/memory_reg[91][0][4]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -26.315    
  -------------------------------------------------------------------
                         slack                                -13.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    uart_controller/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  uart_controller/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  uart_controller/rx_data_reg[2]/Q
                         net (fo=10, routed)          0.234    -0.125    pl/write_reg_0[2]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 r  pl/temp[0][2]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.080    pl/temp_reg[0]_0[2]
    SLICE_X36Y18         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    pl/CLK
    SLICE_X36Y18         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism              0.269    -0.470    
                         clock uncertainty            0.258    -0.212    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.121    -0.091    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_controller/tx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.603%)  route 0.160ns (41.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.377 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=6, routed)           0.160    -0.217    uart_controller/tx_clk_count_reg[3]
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.098    -0.119 r  uart_controller/tx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    uart_controller/tx_clk_count[1]
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    uart_controller/clk_70Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.258    -0.247    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.091    -0.156    uart_controller/tx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/temp_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.489%)  route 0.213ns (50.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    uart_controller/clk_70Mhz
    SLICE_X36Y17         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=11, routed)          0.213    -0.126    pl/write_reg_0[6]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 r  pl/temp[0][6]_i_2__0/O
                         net (fo=2, routed)           0.000    -0.081    pl/temp_reg[0]_0[6]
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    pl/CLK
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[0][6]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.258    -0.232    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.091    -0.141    pl/temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/temp_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.036%)  route 0.226ns (51.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    uart_controller/clk_70Mhz
    SLICE_X36Y15         FDRE                                         r  uart_controller/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  uart_controller/rx_data_reg[0]/Q
                         net (fo=11, routed)          0.226    -0.112    pl/write_reg_0[0]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.067 r  pl/temp[1][0]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.067    pl/temp_reg[1]_1[0]
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    pl/CLK
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[1][0]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.258    -0.232    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.092    -0.140    pl/temp_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pl/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.130%)  route 0.276ns (56.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.555    -0.535    pl/CLK
    SLICE_X32Y22         FDRE                                         r  pl/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pl/address_reg[1]/Q
                         net (fo=6, routed)           0.276    -0.095    pl/Q[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  pl/address[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.050    pl/address[3]
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.850    -0.743    pl/CLK
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[3]/C
                         clock pessimism              0.269    -0.474    
                         clock uncertainty            0.258    -0.216    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.092    -0.124    pl/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.516%)  route 0.273ns (59.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X38Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.273    -0.091    pl/write_reg_0[7]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.046 r  pl/position[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.046    pl/position[1]_i_1__0_n_0
    SLICE_X35Y20         FDRE                                         r  pl/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    pl/CLK
    SLICE_X35Y20         FDRE                                         r  pl/position_reg[1]/C
                         clock pessimism              0.269    -0.472    
                         clock uncertainty            0.258    -0.214    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.091    -0.123    pl/position_reg[1]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 syscall_handler/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            syscall_handler/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.552    -0.538    syscall_handler/clk_70Mhz
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  syscall_handler/address_reg[3]/Q
                         net (fo=3, routed)           0.242    -0.154    processor/registers/address_reg[6][3]
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.109 r  processor/registers/address[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    syscall_handler/address_reg[6]_2[3]
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.819    -0.774    syscall_handler/clk_70Mhz
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/C
                         clock pessimism              0.236    -0.538    
                         clock uncertainty            0.258    -0.280    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.092    -0.188    syscall_handler/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart_controller/tx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_controller/tx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.799%)  route 0.306ns (62.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.584    -0.506    uart_controller/clk_70Mhz
    SLICE_X41Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  uart_controller/tx_bit_index_reg[0]/Q
                         net (fo=7, routed)           0.306    -0.059    uart_controller/tx_bit_index_reg_n_0_[0]
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.014 r  uart_controller/tx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    uart_controller/tx_bit_index[1]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.853    -0.740    uart_controller/clk_70Mhz
    SLICE_X40Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/C
                         clock pessimism              0.247    -0.493    
                         clock uncertainty            0.258    -0.235    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.121    -0.114    uart_controller/tx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.251ns (50.810%)  route 0.243ns (49.190%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X38Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.243    -0.121    pl/write_reg_0[7]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.076    pl/checksum[3]_i_8_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.011 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.011    pl/checksum[1]
    SLICE_X37Y20         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y20         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.269    -0.472    
                         clock uncertainty            0.258    -0.214    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.102    -0.112    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 io_cont/listen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.226ns (46.235%)  route 0.263ns (53.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.581    -0.509    io_cont/CLK
    SLICE_X38Y23         FDRE                                         r  io_cont/listen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  io_cont/listen_reg/Q
                         net (fo=56, routed)          0.263    -0.118    pl/pl_listen
    SLICE_X34Y22         LUT5 (Prop_lut5_I0_O)        0.098    -0.020 r  pl/address[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    pl/address[2]
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.850    -0.743    pl/CLK
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[2]/C
                         clock pessimism              0.269    -0.474    
                         clock uncertainty            0.258    -0.216    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.091    -0.125    pl/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  clk_70Mhz_clk_wiz_0_1

Setup :         4346  Failing Endpoints,  Worst Slack      -13.352ns,  Total Violation   -31083.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.352ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[43][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.102ns  (logic 5.364ns (22.255%)  route 18.738ns (77.745%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 12.896 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.354    26.470    processor/memory/D[4]
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    12.896    processor/memory/clk_70Mhz
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/C
                         clock pessimism              0.493    13.388    
                         clock uncertainty           -0.258    13.131    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.013    13.118    processor/memory/memory_reg[43][0][4]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                -13.352    

Slack (VIOLATED) :        -13.332ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[32][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.053ns  (logic 5.364ns (22.300%)  route 18.689ns (77.700%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.306    26.421    processor/memory/D[4]
    SLICE_X29Y48         FDRE                                         r  processor/memory/memory_reg[32][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X29Y48         FDRE                                         r  processor/memory/memory_reg[32][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.258    13.136    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.047    13.089    processor/memory/memory_reg[32][0][4]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                -13.332    

Slack (VIOLATED) :        -13.308ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[49][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.035ns  (logic 5.637ns (23.453%)  route 18.398ns (76.547%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.188 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.976    24.165    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.295    24.460 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.454    24.914    io_cont/registers[0][0][6]_i_4_n_0_alias
    SLICE_X27Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.038 r  io_cont/memory[0][0][6]_i_2_comp/O
                         net (fo=100, routed)         1.366    26.403    processor/memory/D[6]
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][6]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.258    13.136    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.040    13.096    processor/memory/memory_reg[49][0][6]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -26.403    
  -------------------------------------------------------------------
                         slack                                -13.308    

Slack (VIOLATED) :        -13.301ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.053ns  (logic 5.364ns (22.300%)  route 18.689ns (77.700%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.306    26.421    processor/memory/D[4]
    SLICE_X28Y48         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X28Y48         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.258    13.136    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.016    13.120    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                -13.301    

Slack (VIOLATED) :        -13.275ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[40][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.981ns  (logic 5.364ns (22.368%)  route 18.617ns (77.632%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.878 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.233    26.349    processor/memory/D[4]
    SLICE_X29Y66         FDRE                                         r  processor/memory/memory_reg[40][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.427    12.878    processor/memory/clk_70Mhz
    SLICE_X29Y66         FDRE                                         r  processor/memory/memory_reg[40][0][4]/C
                         clock pessimism              0.493    13.371    
                         clock uncertainty           -0.258    13.113    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)       -0.040    13.073    processor/memory/memory_reg[40][0][4]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                -13.275    

Slack (VIOLATED) :        -13.246ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[9][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.944ns  (logic 5.364ns (22.402%)  route 18.580ns (77.598%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.878 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.196    26.312    processor/memory/D[4]
    SLICE_X25Y65         FDRE                                         r  processor/memory/memory_reg[9][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.427    12.878    processor/memory/clk_70Mhz
    SLICE_X25Y65         FDRE                                         r  processor/memory/memory_reg[9][0][4]/C
                         clock pessimism              0.493    13.371    
                         clock uncertainty           -0.258    13.113    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)       -0.047    13.066    processor/memory/memory_reg[9][0][4]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -26.312    
  -------------------------------------------------------------------
                         slack                                -13.246    

Slack (VIOLATED) :        -13.239ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[49][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.964ns  (logic 5.364ns (22.384%)  route 18.600ns (77.616%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.216    26.332    processor/memory/D[4]
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X27Y49         FDRE                                         r  processor/memory/memory_reg[49][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.258    13.136    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.043    13.093    processor/memory/memory_reg[49][0][4]
  -------------------------------------------------------------------
                         required time                         13.093    
                         arrival time                         -26.332    
  -------------------------------------------------------------------
                         slack                                -13.239    

Slack (VIOLATED) :        -13.234ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[5][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.926ns  (logic 5.364ns (22.419%)  route 18.562ns (77.581%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.883 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.178    26.294    processor/memory/D[4]
    SLICE_X29Y59         FDRE                                         r  processor/memory/memory_reg[5][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    12.883    processor/memory/clk_70Mhz
    SLICE_X29Y59         FDRE                                         r  processor/memory/memory_reg[5][0][4]/C
                         clock pessimism              0.493    13.376    
                         clock uncertainty           -0.258    13.118    
    SLICE_X29Y59         FDRE (Setup_fdre_C_D)       -0.058    13.060    processor/memory/memory_reg[5][0][4]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -26.294    
  -------------------------------------------------------------------
                         slack                                -13.234    

Slack (VIOLATED) :        -13.224ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[96][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.964ns  (logic 5.364ns (22.384%)  route 18.600ns (77.616%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.216    26.331    processor/memory/D[4]
    SLICE_X26Y47         FDRE                                         r  processor/memory/memory_reg[96][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X26Y47         FDRE                                         r  processor/memory/memory_reg[96][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.258    13.136    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)       -0.028    13.108    processor/memory/memory_reg[96][0][4]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                         -26.331    
  -------------------------------------------------------------------
                         slack                                -13.224    

Slack (VIOLATED) :        -13.219ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[91][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.947ns  (logic 5.364ns (22.399%)  route 18.583ns (77.601%))
  Logic Levels:           26  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 12.901 - 14.285 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.184     4.008    processor/memory/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.132 r  processor/memory/read1_reg[1]_i_191/O
                         net (fo=1, routed)           0.000     4.132    processor/memory/read1_reg[1]_i_191_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     4.373 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     4.373    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     4.471 r  processor/memory/read1_reg[1]_i_54/O
                         net (fo=1, routed)           1.253     5.724    processor/memory/read1_reg[1]_i_54_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.319     6.043 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.856     6.900    processor/registers/address_reg[0]_i_1_5
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=36, routed)          1.072     8.096    processor/registers/mem_instruction[0]_2[2]
    SLICE_X29Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.220 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=6, routed)           0.574     8.794    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.918 r  processor/registers/memory[0][0][6]_i_11_comp/O
                         net (fo=1, routed)           0.618     9.536    io_cont/memory_reg[0][2][0]_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.660 r  io_cont/memory[0][0][6]_i_5_comp/O
                         net (fo=173, routed)         1.169    10.829    processor/memory/mem_address[1]
    SLICE_X28Y34         MUXF8 (Prop_muxf8_S_O)       0.283    11.112 r  processor/memory/memory_reg[0][2][0]_i_25/O
                         net (fo=1, routed)           1.133    12.245    processor/memory/memory_reg[0][2][0]_i_25_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.319    12.564 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           1.044    13.607    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.731 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=5, routed)           0.997    14.728    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.852 r  processor/id/memory[0][2][0]_i_12_comp_1/O
                         net (fo=7, routed)           0.618    15.470    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.594 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    16.584    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    16.708 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    16.708    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.106 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.106    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.220 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    18.598    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.722 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    19.373    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.497 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    19.497    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.029 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.029    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    21.461    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    21.585 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    22.332    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    22.456 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    22.456    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.969 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.969    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    24.438    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    24.562 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    24.992    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    25.116 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.199    26.315    processor/memory/D[4]
    SLICE_X29Y47         FDRE                                         r  processor/memory/memory_reg[91][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.449    12.901    processor/memory/clk_70Mhz
    SLICE_X29Y47         FDRE                                         r  processor/memory/memory_reg[91][0][4]/C
                         clock pessimism              0.493    13.393    
                         clock uncertainty           -0.258    13.136    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.040    13.096    processor/memory/memory_reg[91][0][4]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -26.315    
  -------------------------------------------------------------------
                         slack                                -13.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    uart_controller/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  uart_controller/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  uart_controller/rx_data_reg[2]/Q
                         net (fo=10, routed)          0.234    -0.125    pl/write_reg_0[2]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 r  pl/temp[0][2]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.080    pl/temp_reg[0]_0[2]
    SLICE_X36Y18         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    pl/CLK
    SLICE_X36Y18         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism              0.269    -0.470    
                         clock uncertainty            0.258    -0.212    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.121    -0.091    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_controller/tx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.603%)  route 0.160ns (41.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.377 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=6, routed)           0.160    -0.217    uart_controller/tx_clk_count_reg[3]
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.098    -0.119 r  uart_controller/tx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    uart_controller/tx_clk_count[1]
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    uart_controller/clk_70Mhz
    SLICE_X41Y19         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.258    -0.247    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.091    -0.156    uart_controller/tx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/temp_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.489%)  route 0.213ns (50.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    uart_controller/clk_70Mhz
    SLICE_X36Y17         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=11, routed)          0.213    -0.126    pl/write_reg_0[6]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 r  pl/temp[0][6]_i_2__0/O
                         net (fo=2, routed)           0.000    -0.081    pl/temp_reg[0]_0[6]
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    pl/CLK
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[0][6]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.258    -0.232    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.091    -0.141    pl/temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/temp_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.036%)  route 0.226ns (51.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    uart_controller/clk_70Mhz
    SLICE_X36Y15         FDRE                                         r  uart_controller/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  uart_controller/rx_data_reg[0]/Q
                         net (fo=11, routed)          0.226    -0.112    pl/write_reg_0[0]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.067 r  pl/temp[1][0]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.067    pl/temp_reg[1]_1[0]
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    pl/CLK
    SLICE_X34Y17         FDRE                                         r  pl/temp_reg[1][0]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.258    -0.232    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.092    -0.140    pl/temp_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pl/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.130%)  route 0.276ns (56.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.555    -0.535    pl/CLK
    SLICE_X32Y22         FDRE                                         r  pl/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pl/address_reg[1]/Q
                         net (fo=6, routed)           0.276    -0.095    pl/Q[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  pl/address[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.050    pl/address[3]
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.850    -0.743    pl/CLK
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[3]/C
                         clock pessimism              0.269    -0.474    
                         clock uncertainty            0.258    -0.216    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.092    -0.124    pl/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.516%)  route 0.273ns (59.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X38Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.273    -0.091    pl/write_reg_0[7]
    SLICE_X35Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.046 r  pl/position[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.046    pl/position[1]_i_1__0_n_0
    SLICE_X35Y20         FDRE                                         r  pl/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    pl/CLK
    SLICE_X35Y20         FDRE                                         r  pl/position_reg[1]/C
                         clock pessimism              0.269    -0.472    
                         clock uncertainty            0.258    -0.214    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.091    -0.123    pl/position_reg[1]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 syscall_handler/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            syscall_handler/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.552    -0.538    syscall_handler/clk_70Mhz
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  syscall_handler/address_reg[3]/Q
                         net (fo=3, routed)           0.242    -0.154    processor/registers/address_reg[6][3]
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.109 r  processor/registers/address[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    syscall_handler/address_reg[6]_2[3]
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.819    -0.774    syscall_handler/clk_70Mhz
    SLICE_X31Y24         FDRE                                         r  syscall_handler/address_reg[3]/C
                         clock pessimism              0.236    -0.538    
                         clock uncertainty            0.258    -0.280    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.092    -0.188    syscall_handler/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart_controller/tx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_controller/tx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.799%)  route 0.306ns (62.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.584    -0.506    uart_controller/clk_70Mhz
    SLICE_X41Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  uart_controller/tx_bit_index_reg[0]/Q
                         net (fo=7, routed)           0.306    -0.059    uart_controller/tx_bit_index_reg_n_0_[0]
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.014 r  uart_controller/tx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    uart_controller/tx_bit_index[1]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.853    -0.740    uart_controller/clk_70Mhz
    SLICE_X40Y20         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/C
                         clock pessimism              0.247    -0.493    
                         clock uncertainty            0.258    -0.235    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.121    -0.114    uart_controller/tx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.251ns (50.810%)  route 0.243ns (49.190%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.585    -0.505    uart_controller/clk_70Mhz
    SLICE_X38Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.243    -0.121    pl/write_reg_0[7]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.076    pl/checksum[3]_i_8_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.011 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.011    pl/checksum[1]
    SLICE_X37Y20         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y20         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.269    -0.472    
                         clock uncertainty            0.258    -0.214    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.102    -0.112    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 io_cont/listen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.226ns (46.235%)  route 0.263ns (53.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.581    -0.509    io_cont/CLK
    SLICE_X38Y23         FDRE                                         r  io_cont/listen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  io_cont/listen_reg/Q
                         net (fo=56, routed)          0.263    -0.118    pl/pl_listen
    SLICE_X34Y22         LUT5 (Prop_lut5_I0_O)        0.098    -0.020 r  pl/address[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    pl/address[2]
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.850    -0.743    pl/CLK
    SLICE_X34Y22         FDRE                                         r  pl/address_reg[2]/C
                         clock pessimism              0.269    -0.474    
                         clock uncertainty            0.258    -0.216    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.091    -0.125    pl/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  clk_70Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.758 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X37Y29         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.758    processor/registers/proc_clk_BUFG
    SLICE_X37Y29         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.493    16.251    
                         clock uncertainty           -0.258    15.993    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.580    15.413    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.758 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X37Y29         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.758    processor/registers/proc_clk_BUFG
    SLICE_X37Y29         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.493    16.251    
                         clock uncertainty           -0.258    15.993    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.580    15.413    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][1][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.758 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X36Y29         FDCE                                         f  processor/registers/registers_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.758    processor/registers/proc_clk_BUFG
    SLICE_X36Y29         FDCE                                         r  processor/registers/registers_reg[1][1][0]/C
                         clock pessimism              0.493    16.251    
                         clock uncertainty           -0.258    15.993    
    SLICE_X36Y29         FDCE (Recov_fdce_C_CLR)     -0.494    15.499    processor/registers/registers_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][1][1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.758 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X36Y29         FDCE                                         f  processor/registers/registers_reg[1][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.758    processor/registers/proc_clk_BUFG
    SLICE_X36Y29         FDCE                                         r  processor/registers/registers_reg[1][1][1]/C
                         clock pessimism              0.493    16.251    
                         clock uncertainty           -0.258    15.993    
    SLICE_X36Y29         FDCE (Recov_fdce_C_CLR)     -0.494    15.499    processor/registers/registers_reg[1][1][1]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.419ns (4.877%)  route 8.172ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 15.757 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.172     7.865    processor/registers/proc_reset
    SLICE_X38Y27         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.502    15.757    processor/registers/proc_clk_BUFG
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.258    15.992    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.580    15.412    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.419ns (5.072%)  route 7.843ns (94.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 15.752 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.843     7.535    processor/registers/proc_reset
    SLICE_X36Y24         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.497    15.752    processor/registers/proc_clk_BUFG
    SLICE_X36Y24         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.493    16.245    
                         clock uncertainty           -0.258    15.987    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.494    15.493    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.419ns (5.072%)  route 7.843ns (94.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 15.752 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.843     7.535    processor/registers/proc_reset
    SLICE_X36Y24         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.497    15.752    processor/registers/proc_clk_BUFG
    SLICE_X36Y24         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.493    16.245    
                         clock uncertainty           -0.258    15.987    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.494    15.493    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.704 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.704    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1_replica/C
                         clock pessimism              0.493    16.197    
                         clock uncertainty           -0.258    15.939    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.359    processor/registers/IP_reg_reg[0]_rep__1_replica
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.704 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.704    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    16.197    
                         clock uncertainty           -0.258    15.939    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.359    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.704 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.704    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.493    16.197    
                         clock uncertainty           -0.258    15.939    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.359    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.128ns (5.464%)  route 2.214ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.214     1.833    processor/registers/proc_reset
    SLICE_X15Y54         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.829     0.800    processor/registers/proc_clk_BUFG
    SLICE_X15Y54         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.303    
    SLICE_X15Y54         FDCE (Remov_fdce_C_CLR)     -0.146     1.157    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.128ns (4.738%)  route 2.573ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.573     2.192    processor/registers/proc_reset
    SLICE_X32Y56         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.831     0.801    processor/registers/proc_clk_BUFG
    SLICE_X32Y56         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.304    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.121     1.183    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.128ns (4.676%)  route 2.609ns (95.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.609     2.228    processor/registers/proc_reset
    SLICE_X38Y36         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.859     0.829    processor/registers/proc_clk_BUFG
    SLICE_X38Y36         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.332    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.186    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/cmp_flags_reg[0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.128ns (4.664%)  route 2.616ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.616     2.234    processor/proc_reset
    SLICE_X30Y60         FDCE                                         f  processor/cmp_flags_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.829     0.799    processor/proc_clk_BUFG
    SLICE_X30Y60         FDCE                                         r  processor/cmp_flags_reg[0]/C
                         clock pessimism              0.503     1.302    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.121     1.181    processor/cmp_flags_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.128ns (4.566%)  route 2.675ns (95.434%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.675     2.293    processor/registers/proc_reset
    SLICE_X38Y37         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.860     0.830    processor/registers/proc_clk_BUFG
    SLICE_X38Y37         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.503     1.333    
    SLICE_X38Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.187    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.128ns (4.349%)  route 2.815ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.815     2.434    processor/registers/proc_reset
    SLICE_X38Y41         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.863     0.833    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
                         clock pessimism              0.503     1.336    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.146     1.190    processor/registers/IP_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][0][4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.128ns (4.358%)  route 2.809ns (95.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.809     2.427    processor/registers/proc_reset
    SLICE_X24Y47         FDCE                                         f  processor/registers/registers_reg[1][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.835     0.805    processor/registers/proc_clk_BUFG
    SLICE_X24Y47         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C
                         clock pessimism              0.503     1.308    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.146     1.162    processor/registers/registers_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.128ns (4.329%)  route 2.828ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.828     2.447    processor/registers/proc_reset
    SLICE_X29Y42         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X29Y42         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.503     1.306    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.146     1.160    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.128ns (4.329%)  route 2.828ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.828     2.447    processor/registers/proc_reset
    SLICE_X29Y42         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X29Y42         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.503     1.306    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.146     1.160    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_4/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.128ns (4.237%)  route 2.893ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.893     2.511    processor/registers/proc_reset
    SLICE_X39Y43         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.864     0.834    processor/registers/proc_clk_BUFG
    SLICE_X39Y43         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_4/C
                         clock pessimism              0.503     1.337    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.146     1.191    processor/registers/IP_reg_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.320    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  clk_70Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.758 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X37Y29         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.758    processor/registers/proc_clk_BUFG
    SLICE_X37Y29         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.493    16.251    
                         clock uncertainty           -0.258    15.993    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.580    15.413    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.758 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X37Y29         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.758    processor/registers/proc_clk_BUFG
    SLICE_X37Y29         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.493    16.251    
                         clock uncertainty           -0.258    15.993    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.580    15.413    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][1][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.758 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X36Y29         FDCE                                         f  processor/registers/registers_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.758    processor/registers/proc_clk_BUFG
    SLICE_X36Y29         FDCE                                         r  processor/registers/registers_reg[1][1][0]/C
                         clock pessimism              0.493    16.251    
                         clock uncertainty           -0.258    15.993    
    SLICE_X36Y29         FDCE (Recov_fdce_C_CLR)     -0.494    15.499    processor/registers/registers_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][1][1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.758 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X36Y29         FDCE                                         f  processor/registers/registers_reg[1][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.758    processor/registers/proc_clk_BUFG
    SLICE_X36Y29         FDCE                                         r  processor/registers/registers_reg[1][1][1]/C
                         clock pessimism              0.493    16.251    
                         clock uncertainty           -0.258    15.993    
    SLICE_X36Y29         FDCE (Recov_fdce_C_CLR)     -0.494    15.499    processor/registers/registers_reg[1][1][1]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.419ns (4.877%)  route 8.172ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 15.757 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.172     7.865    processor/registers/proc_reset
    SLICE_X38Y27         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.502    15.757    processor/registers/proc_clk_BUFG
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.258    15.992    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.580    15.412    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.419ns (5.072%)  route 7.843ns (94.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 15.752 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.843     7.535    processor/registers/proc_reset
    SLICE_X36Y24         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.497    15.752    processor/registers/proc_clk_BUFG
    SLICE_X36Y24         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.493    16.245    
                         clock uncertainty           -0.258    15.987    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.494    15.493    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.419ns (5.072%)  route 7.843ns (94.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 15.752 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.843     7.535    processor/registers/proc_reset
    SLICE_X36Y24         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.497    15.752    processor/registers/proc_clk_BUFG
    SLICE_X36Y24         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.493    16.245    
                         clock uncertainty           -0.258    15.987    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.494    15.493    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.704 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.704    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1_replica/C
                         clock pessimism              0.493    16.197    
                         clock uncertainty           -0.258    15.939    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.359    processor/registers/IP_reg_reg[0]_rep__1_replica
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.704 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.704    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    16.197    
                         clock uncertainty           -0.258    15.939    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.359    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.704 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.164    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.255 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.704    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.493    16.197    
                         clock uncertainty           -0.258    15.939    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.359    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.128ns (5.464%)  route 2.214ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.214     1.833    processor/registers/proc_reset
    SLICE_X15Y54         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.829     0.800    processor/registers/proc_clk_BUFG
    SLICE_X15Y54         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.303    
                         clock uncertainty            0.258     1.561    
    SLICE_X15Y54         FDCE (Remov_fdce_C_CLR)     -0.146     1.415    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.128ns (4.738%)  route 2.573ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.573     2.192    processor/registers/proc_reset
    SLICE_X32Y56         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.831     0.801    processor/registers/proc_clk_BUFG
    SLICE_X32Y56         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.304    
                         clock uncertainty            0.258     1.562    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.121     1.441    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.128ns (4.676%)  route 2.609ns (95.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.609     2.228    processor/registers/proc_reset
    SLICE_X38Y36         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.859     0.829    processor/registers/proc_clk_BUFG
    SLICE_X38Y36         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.332    
                         clock uncertainty            0.258     1.590    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.444    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/cmp_flags_reg[0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.128ns (4.664%)  route 2.616ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.616     2.234    processor/proc_reset
    SLICE_X30Y60         FDCE                                         f  processor/cmp_flags_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.829     0.799    processor/proc_clk_BUFG
    SLICE_X30Y60         FDCE                                         r  processor/cmp_flags_reg[0]/C
                         clock pessimism              0.503     1.302    
                         clock uncertainty            0.258     1.560    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.121     1.439    processor/cmp_flags_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.128ns (4.566%)  route 2.675ns (95.434%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.675     2.293    processor/registers/proc_reset
    SLICE_X38Y37         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.860     0.830    processor/registers/proc_clk_BUFG
    SLICE_X38Y37         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.503     1.333    
                         clock uncertainty            0.258     1.591    
    SLICE_X38Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.445    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.128ns (4.349%)  route 2.815ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.815     2.434    processor/registers/proc_reset
    SLICE_X38Y41         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.863     0.833    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
                         clock pessimism              0.503     1.336    
                         clock uncertainty            0.258     1.594    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.146     1.448    processor/registers/IP_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][0][4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.128ns (4.358%)  route 2.809ns (95.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.809     2.427    processor/registers/proc_reset
    SLICE_X24Y47         FDCE                                         f  processor/registers/registers_reg[1][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.835     0.805    processor/registers/proc_clk_BUFG
    SLICE_X24Y47         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C
                         clock pessimism              0.503     1.308    
                         clock uncertainty            0.258     1.566    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.146     1.420    processor/registers/registers_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.128ns (4.329%)  route 2.828ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.828     2.447    processor/registers/proc_reset
    SLICE_X29Y42         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X29Y42         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.503     1.306    
                         clock uncertainty            0.258     1.564    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.146     1.418    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.128ns (4.329%)  route 2.828ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.828     2.447    processor/registers/proc_reset
    SLICE_X29Y42         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X29Y42         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.503     1.306    
                         clock uncertainty            0.258     1.564    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.146     1.418    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_4/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.128ns (4.237%)  route 2.893ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.893     2.511    processor/registers/proc_reset
    SLICE_X39Y43         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.864     0.834    processor/registers/proc_clk_BUFG
    SLICE_X39Y43         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_4/C
                         clock pessimism              0.503     1.337    
                         clock uncertainty            0.258     1.595    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.146     1.449    processor/registers/IP_reg_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.063    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  clk_70Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.757 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X37Y29         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.757    processor/registers/proc_clk_BUFG
    SLICE_X37Y29         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.258    15.992    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.580    15.412    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.757 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X37Y29         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.757    processor/registers/proc_clk_BUFG
    SLICE_X37Y29         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.258    15.992    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.580    15.412    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][1][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.757 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X36Y29         FDCE                                         f  processor/registers/registers_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.757    processor/registers/proc_clk_BUFG
    SLICE_X36Y29         FDCE                                         r  processor/registers/registers_reg[1][1][0]/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.258    15.992    
    SLICE_X36Y29         FDCE (Recov_fdce_C_CLR)     -0.494    15.498    processor/registers/registers_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][1][1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.757 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X36Y29         FDCE                                         f  processor/registers/registers_reg[1][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.757    processor/registers/proc_clk_BUFG
    SLICE_X36Y29         FDCE                                         r  processor/registers/registers_reg[1][1][1]/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.258    15.992    
    SLICE_X36Y29         FDCE (Recov_fdce_C_CLR)     -0.494    15.498    processor/registers/registers_reg[1][1][1]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.419ns (4.877%)  route 8.172ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 15.756 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.172     7.865    processor/registers/proc_reset
    SLICE_X38Y27         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.502    15.756    processor/registers/proc_clk_BUFG
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.493    16.249    
                         clock uncertainty           -0.258    15.991    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.580    15.411    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.419ns (5.072%)  route 7.843ns (94.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 15.751 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.843     7.535    processor/registers/proc_reset
    SLICE_X36Y24         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.497    15.751    processor/registers/proc_clk_BUFG
    SLICE_X36Y24         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.493    16.244    
                         clock uncertainty           -0.258    15.986    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.494    15.492    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.419ns (5.072%)  route 7.843ns (94.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 15.751 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.843     7.535    processor/registers/proc_reset
    SLICE_X36Y24         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.497    15.751    processor/registers/proc_clk_BUFG
    SLICE_X36Y24         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.493    16.244    
                         clock uncertainty           -0.258    15.986    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.494    15.492    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.703 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.703    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1_replica/C
                         clock pessimism              0.493    16.196    
                         clock uncertainty           -0.258    15.938    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.358    processor/registers/IP_reg_reg[0]_rep__1_replica
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.037    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.703 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.703    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    16.196    
                         clock uncertainty           -0.258    15.938    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.358    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.037    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.703 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.703    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.493    16.196    
                         clock uncertainty           -0.258    15.938    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.358    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.128ns (5.464%)  route 2.214ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.214     1.833    processor/registers/proc_reset
    SLICE_X15Y54         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.829     0.800    processor/registers/proc_clk_BUFG
    SLICE_X15Y54         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.303    
                         clock uncertainty            0.258     1.561    
    SLICE_X15Y54         FDCE (Remov_fdce_C_CLR)     -0.146     1.415    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.128ns (4.738%)  route 2.573ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.573     2.192    processor/registers/proc_reset
    SLICE_X32Y56         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.831     0.801    processor/registers/proc_clk_BUFG
    SLICE_X32Y56         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.304    
                         clock uncertainty            0.258     1.562    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.121     1.441    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.128ns (4.676%)  route 2.609ns (95.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.609     2.228    processor/registers/proc_reset
    SLICE_X38Y36         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.859     0.829    processor/registers/proc_clk_BUFG
    SLICE_X38Y36         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.332    
                         clock uncertainty            0.258     1.590    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.444    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/cmp_flags_reg[0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.128ns (4.664%)  route 2.616ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.616     2.234    processor/proc_reset
    SLICE_X30Y60         FDCE                                         f  processor/cmp_flags_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.829     0.799    processor/proc_clk_BUFG
    SLICE_X30Y60         FDCE                                         r  processor/cmp_flags_reg[0]/C
                         clock pessimism              0.503     1.302    
                         clock uncertainty            0.258     1.560    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.121     1.439    processor/cmp_flags_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.128ns (4.566%)  route 2.675ns (95.434%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.675     2.293    processor/registers/proc_reset
    SLICE_X38Y37         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.860     0.830    processor/registers/proc_clk_BUFG
    SLICE_X38Y37         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.503     1.333    
                         clock uncertainty            0.258     1.591    
    SLICE_X38Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.445    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.128ns (4.349%)  route 2.815ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.815     2.434    processor/registers/proc_reset
    SLICE_X38Y41         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.863     0.833    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
                         clock pessimism              0.503     1.336    
                         clock uncertainty            0.258     1.594    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.146     1.448    processor/registers/IP_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][0][4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.128ns (4.358%)  route 2.809ns (95.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.809     2.427    processor/registers/proc_reset
    SLICE_X24Y47         FDCE                                         f  processor/registers/registers_reg[1][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.835     0.805    processor/registers/proc_clk_BUFG
    SLICE_X24Y47         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C
                         clock pessimism              0.503     1.308    
                         clock uncertainty            0.258     1.566    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.146     1.420    processor/registers/registers_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.128ns (4.329%)  route 2.828ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.828     2.447    processor/registers/proc_reset
    SLICE_X29Y42         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X29Y42         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.503     1.306    
                         clock uncertainty            0.258     1.564    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.146     1.418    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.128ns (4.329%)  route 2.828ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.828     2.447    processor/registers/proc_reset
    SLICE_X29Y42         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X29Y42         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.503     1.306    
                         clock uncertainty            0.258     1.564    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.146     1.418    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_4/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.128ns (4.237%)  route 2.893ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.893     2.511    processor/registers/proc_reset
    SLICE_X39Y43         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.864     0.834    processor/registers/proc_clk_BUFG
    SLICE_X39Y43         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_4/C
                         clock pessimism              0.503     1.337    
                         clock uncertainty            0.258     1.595    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.146     1.449    processor/registers/IP_reg_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.063    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  clk_70Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.757 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X37Y29         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.757    processor/registers/proc_clk_BUFG
    SLICE_X37Y29         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.242    16.009    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.580    15.429    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.757 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X37Y29         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.757    processor/registers/proc_clk_BUFG
    SLICE_X37Y29         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.242    16.009    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.580    15.429    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][1][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.757 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X36Y29         FDCE                                         f  processor/registers/registers_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.757    processor/registers/proc_clk_BUFG
    SLICE_X36Y29         FDCE                                         r  processor/registers/registers_reg[1][1][0]/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.242    16.009    
    SLICE_X36Y29         FDCE (Recov_fdce_C_CLR)     -0.494    15.515    processor/registers/registers_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][1][1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 15.757 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.308     8.001    processor/registers/proc_reset
    SLICE_X36Y29         FDCE                                         f  processor/registers/registers_reg[1][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.503    15.757    processor/registers/proc_clk_BUFG
    SLICE_X36Y29         FDCE                                         r  processor/registers/registers_reg[1][1][1]/C
                         clock pessimism              0.493    16.250    
                         clock uncertainty           -0.242    16.009    
    SLICE_X36Y29         FDCE (Recov_fdce_C_CLR)     -0.494    15.515    processor/registers/registers_reg[1][1][1]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.419ns (4.877%)  route 8.172ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 15.756 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        8.172     7.865    processor/registers/proc_reset
    SLICE_X38Y27         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.502    15.756    processor/registers/proc_clk_BUFG
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.493    16.249    
                         clock uncertainty           -0.242    16.008    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.580    15.428    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.428    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.419ns (5.072%)  route 7.843ns (94.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 15.751 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.843     7.535    processor/registers/proc_reset
    SLICE_X36Y24         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.497    15.751    processor/registers/proc_clk_BUFG
    SLICE_X36Y24         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.493    16.244    
                         clock uncertainty           -0.242    16.003    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.494    15.509    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.974    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.419ns (5.072%)  route 7.843ns (94.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 15.751 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.843     7.535    processor/registers/proc_reset
    SLICE_X36Y24         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.497    15.751    processor/registers/proc_clk_BUFG
    SLICE_X36Y24         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.493    16.244    
                         clock uncertainty           -0.242    16.003    
    SLICE_X36Y24         FDCE (Recov_fdce_C_CLR)     -0.494    15.509    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  7.974    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.703 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.703    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1_replica/C
                         clock pessimism              0.493    16.196    
                         clock uncertainty           -0.242    15.955    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.375    processor/registers/IP_reg_reg[0]_rep__1_replica
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.703 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.703    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    16.196    
                         clock uncertainty           -0.242    15.955    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.375    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.419ns (5.206%)  route 7.629ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 15.703 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.614    -0.727    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.308 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        7.629     7.321    processor/registers/proc_reset
    SLICE_X27Y47         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    13.425    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.525 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    14.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.254 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.449    15.703    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.493    16.196    
                         clock uncertainty           -0.242    15.955    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.580    15.375    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  8.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.128ns (5.464%)  route 2.214ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.214     1.833    processor/registers/proc_reset
    SLICE_X15Y54         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.829     0.800    processor/registers/proc_clk_BUFG
    SLICE_X15Y54         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.303    
    SLICE_X15Y54         FDCE (Remov_fdce_C_CLR)     -0.146     1.157    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.128ns (4.738%)  route 2.573ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.573     2.192    processor/registers/proc_reset
    SLICE_X32Y56         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.831     0.801    processor/registers/proc_clk_BUFG
    SLICE_X32Y56         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.304    
    SLICE_X32Y56         FDCE (Remov_fdce_C_CLR)     -0.121     1.183    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.128ns (4.676%)  route 2.609ns (95.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.609     2.228    processor/registers/proc_reset
    SLICE_X38Y36         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.859     0.829    processor/registers/proc_clk_BUFG
    SLICE_X38Y36         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.332    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.146     1.186    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/cmp_flags_reg[0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.128ns (4.664%)  route 2.616ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.616     2.234    processor/proc_reset
    SLICE_X30Y60         FDCE                                         f  processor/cmp_flags_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.829     0.799    processor/proc_clk_BUFG
    SLICE_X30Y60         FDCE                                         r  processor/cmp_flags_reg[0]/C
                         clock pessimism              0.503     1.302    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.121     1.181    processor/cmp_flags_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.128ns (4.566%)  route 2.675ns (95.434%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.675     2.293    processor/registers/proc_reset
    SLICE_X38Y37         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.860     0.830    processor/registers/proc_clk_BUFG
    SLICE_X38Y37         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.503     1.333    
    SLICE_X38Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.187    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.128ns (4.349%)  route 2.815ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.815     2.434    processor/registers/proc_reset
    SLICE_X38Y41         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.863     0.833    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
                         clock pessimism              0.503     1.336    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.146     1.190    processor/registers/IP_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][0][4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.128ns (4.358%)  route 2.809ns (95.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.809     2.427    processor/registers/proc_reset
    SLICE_X24Y47         FDCE                                         f  processor/registers/registers_reg[1][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.835     0.805    processor/registers/proc_clk_BUFG
    SLICE_X24Y47         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C
                         clock pessimism              0.503     1.308    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.146     1.162    processor/registers/registers_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.128ns (4.329%)  route 2.828ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.828     2.447    processor/registers/proc_reset
    SLICE_X29Y42         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X29Y42         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.503     1.306    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.146     1.160    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.128ns (4.329%)  route 2.828ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.828     2.447    processor/registers/proc_reset
    SLICE_X29Y42         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X29Y42         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.503     1.306    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.146     1.160    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_4/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.128ns (4.237%)  route 2.893ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.580    -0.510    io_cont/CLK
    SLICE_X38Y24         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  io_cont/reset_reg/Q
                         net (fo=2177, routed)        2.893     2.511    processor/registers/proc_reset
    SLICE_X39Y43         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          0.864     0.834    processor/registers/proc_clk_BUFG
    SLICE_X39Y43         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_4/C
                         clock pessimism              0.503     1.337    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.146     1.191    processor/registers/IP_reg_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.320    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.247ns  (logic 0.683ns (13.017%)  route 4.564ns (86.983%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          3.849     4.408    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.532 r  processor/registers/Data1_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.715     5.247    processor/registers/Data1_reg[0][0]_i_1_n_0
    SLICE_X35Y48         LDCE                                         r  processor/registers/Data1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.641ns  (logic 0.683ns (14.716%)  route 3.958ns (85.284%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X35Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.765     3.324    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  processor/registers/Data2_reg[0][5]_i_1/O
                         net (fo=1, routed)           1.193     4.641    processor/registers/Data2_reg[0][5]_i_1_n_0
    SLICE_X35Y46         LDCE                                         r  processor/registers/Data2_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.151ns  (logic 0.683ns (16.454%)  route 3.468ns (83.546%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.601     3.160    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.284 r  processor/registers/Data1_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.867     4.151    processor/registers/Data1_reg[0][4]_i_1_n_0
    SLICE_X36Y48         LDCE                                         r  processor/registers/Data1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.114ns  (logic 0.683ns (16.604%)  route 3.431ns (83.396%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.802     3.361    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.485 r  processor/registers/Data1_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.628     4.114    processor/registers/Data1_reg[0][5]_i_1_n_0
    SLICE_X36Y48         LDCE                                         r  processor/registers/Data1_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.067ns  (logic 0.683ns (16.796%)  route 3.384ns (83.204%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.771     3.330    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.454 r  processor/registers/Data1_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.613     4.067    processor/registers/Data1_reg[1][5]_i_1_n_0
    SLICE_X38Y47         LDCE                                         r  processor/registers/Data1_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.061ns  (logic 0.683ns (16.817%)  route 3.378ns (83.183%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X35Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.751     3.310    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.434 r  processor/registers/Data2_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.627     4.061    processor/registers/Data2_reg[0][4]_i_1_n_0
    SLICE_X35Y46         LDCE                                         r  processor/registers/Data2_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.988ns  (logic 0.683ns (17.125%)  route 3.305ns (82.875%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.774     3.333    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.457 r  processor/registers/Data1_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.532     3.988    processor/registers/Data1_reg[1][4]_i_1_n_0
    SLICE_X35Y44         LDCE                                         r  processor/registers/Data1_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.917ns  (logic 0.683ns (17.438%)  route 3.234ns (82.562%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.625     3.184    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.308 r  processor/registers/Data1_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.609     3.917    processor/registers/Data1_reg[1][3]_i_1_n_0
    SLICE_X38Y47         LDCE                                         r  processor/registers/Data1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.789ns  (logic 0.683ns (18.028%)  route 3.106ns (81.972%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.622     3.181    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.305 r  processor/registers/Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.484     3.789    processor/registers/Data1_reg[1][6]_i_1_n_0
    SLICE_X35Y44         LDCE                                         r  processor/registers/Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 0.683ns (18.816%)  route 2.947ns (81.184%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.403     2.962    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.086 r  processor/registers/Data1_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.544     3.630    processor/registers/Data1_reg[0][3]_i_1_n_0
    SLICE_X35Y48         LDCE                                         r  processor/registers/Data1_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.220ns (44.497%)  route 0.274ns (55.503%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X33Y28         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=3, routed)           0.274     0.494    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X35Y29         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.220ns (43.675%)  route 0.284ns (56.325%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X33Y28         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.284     0.504    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X35Y29         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.203ns (39.928%)  route 0.305ns (60.072%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.305     0.463    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.508 r  processor/registers/Data1_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.508    processor/registers/Data1_reg[2][0]_i_1_n_0
    SLICE_X32Y26         LDCE                                         r  processor/registers/Data1_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.203ns (35.952%)  route 0.362ns (64.048%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.246     0.404    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X33Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.449 r  processor/registers/Data1_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.115     0.565    processor/registers/Data1_reg[2][3]_i_1_n_0
    SLICE_X32Y26         LDCE                                         r  processor/registers/Data1_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.203ns (33.319%)  route 0.406ns (66.681%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X35Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.406     0.564    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.609 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.609    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X32Y27         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.203ns (32.574%)  route 0.420ns (67.426%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.219     0.377    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.422 r  processor/registers/Data1_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.201     0.623    processor/registers/Data1_reg[2][5]_i_1_n_0
    SLICE_X32Y26         LDCE                                         r  processor/registers/Data1_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.203ns (32.561%)  route 0.420ns (67.439%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.365     0.523    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.568 r  processor/registers/Data1_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.055     0.623    processor/registers/Data1_reg[2][1]_i_1_n_0
    SLICE_X28Y26         LDCE                                         r  processor/registers/Data1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.203ns (31.755%)  route 0.436ns (68.245%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X35Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.320     0.478    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.523 r  processor/registers/Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.116     0.639    processor/registers/Data2_reg[2][5]_i_1_n_0
    SLICE_X32Y27         LDCE                                         r  processor/registers/Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.265ns (39.238%)  route 0.410ns (60.762%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X33Y28         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.297     0.517    processor/registers/write_reg_reg[1][0]
    SLICE_X33Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.562 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     0.675    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X33Y29         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.203ns (28.828%)  route 0.501ns (71.172%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.304     0.462    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.507 r  processor/registers/Data1_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.197     0.704    processor/registers/Data1_reg[2][4]_i_1_n_0
    SLICE_X32Y26         LDCE                                         r  processor/registers/Data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.133ns  (logic 5.629ns (34.893%)  route 10.504ns (65.107%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X28Y47         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.518     2.886 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         2.689     5.575    processor/memory/Q[3]
    SLICE_X15Y49         MUXF8 (Prop_muxf8_S_O)       0.273     5.848 r  processor/memory/read1_reg[1]_i_90/O
                         net (fo=1, routed)           1.161     7.008    processor/memory/read1_reg[1]_i_90_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.316     7.324 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.324    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X16Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     7.541 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           0.863     8.404    processor/registers/constant_reg[6]_i_2_2
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.299     8.703 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          2.244    10.947    processor/registers/mem_instruction[0]_2[0]
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  processor/registers/ja_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.718    12.789    processor/registers/ja_OBUF[7]_inst_i_3_n_0
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.146    12.935 r  processor/registers/ja_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.830    14.765    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.736    18.501 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.501    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.696ns  (logic 1.884ns (17.614%)  route 8.812ns (82.386%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.633     2.433    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     2.889 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.314     6.203    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.327 f  processor/memory/internal_reg1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     6.327    processor/memory/internal_reg1_reg[1]_i_38_n_0
    SLICE_X10Y36         MUXF7 (Prop_muxf7_I1_O)      0.247     6.574 f  processor/memory/internal_reg1_reg[1]_i_27/O
                         net (fo=1, routed)           0.000     6.574    processor/memory/internal_reg1_reg[1]_i_27_n_0
    SLICE_X10Y36         MUXF8 (Prop_muxf8_I0_O)      0.098     6.672 f  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.087     7.760    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.319     8.079 f  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.079    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     8.296 f  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           2.018    10.313    processor/registers/internal_reg1_reg[1]_3
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.299    10.612 f  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.625    12.238    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.362 r  processor/registers/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.767    13.129    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X29Y23         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.504ns  (logic 1.885ns (17.946%)  route 8.619ns (82.054%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         4.554     7.378    processor/memory/Q[1]
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 f  processor/memory/internal_reg2_reg[1]_i_45/O
                         net (fo=1, routed)           0.000     7.502    processor/memory/internal_reg2_reg[1]_i_45_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     7.747 f  processor/memory/internal_reg2_reg[1]_i_32/O
                         net (fo=1, routed)           0.000     7.747    processor/memory/internal_reg2_reg[1]_i_32_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.851 f  processor/memory/internal_reg2_reg[1]_i_26/O
                         net (fo=1, routed)           1.299     9.150    processor/memory/internal_reg2_reg[1]_i_26_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I3_O)        0.316     9.466 f  processor/memory/internal_reg2_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     9.466    processor/memory/internal_reg2_reg[1]_i_15_n_0
    SLICE_X20Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     9.683 f  processor/memory/internal_reg2_reg[1]_i_8/O
                         net (fo=1, routed)           1.050    10.733    processor/registers/internal_reg2_reg[1]_1
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.299    11.032 f  processor/registers/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.222    12.255    processor/registers/IP_reg_reg[2]_rep__0_0[0]
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    12.379 r  processor/registers/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.493    12.872    processor/id/read1_reg[0]_i_2[0]
    SLICE_X33Y28         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.313ns  (logic 1.884ns (18.269%)  route 8.429ns (81.731%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.633     2.433    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     2.889 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.314     6.203    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.327 r  processor/memory/internal_reg1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     6.327    processor/memory/internal_reg1_reg[1]_i_38_n_0
    SLICE_X10Y36         MUXF7 (Prop_muxf7_I1_O)      0.247     6.574 r  processor/memory/internal_reg1_reg[1]_i_27/O
                         net (fo=1, routed)           0.000     6.574    processor/memory/internal_reg1_reg[1]_i_27_n_0
    SLICE_X10Y36         MUXF8 (Prop_muxf8_I0_O)      0.098     6.672 r  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.087     7.760    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.319     8.079 r  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.079    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     8.296 r  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           2.018    10.313    processor/registers/internal_reg1_reg[1]_3
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.299    10.612 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.630    12.243    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.124    12.367 r  processor/registers/address_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    12.746    processor/id/memory[23][0][6]_i_3[6]
    SLICE_X31Y26         LDCE                                         r  processor/id/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.236ns  (logic 1.885ns (18.415%)  route 8.351ns (81.585%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         4.554     7.378    processor/memory/Q[1]
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  processor/memory/internal_reg2_reg[1]_i_45/O
                         net (fo=1, routed)           0.000     7.502    processor/memory/internal_reg2_reg[1]_i_45_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     7.747 r  processor/memory/internal_reg2_reg[1]_i_32/O
                         net (fo=1, routed)           0.000     7.747    processor/memory/internal_reg2_reg[1]_i_32_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.851 r  processor/memory/internal_reg2_reg[1]_i_26/O
                         net (fo=1, routed)           1.299     9.150    processor/memory/internal_reg2_reg[1]_i_26_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I3_O)        0.316     9.466 r  processor/memory/internal_reg2_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     9.466    processor/memory/internal_reg2_reg[1]_i_15_n_0
    SLICE_X20Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     9.683 r  processor/memory/internal_reg2_reg[1]_i_8/O
                         net (fo=1, routed)           1.050    10.733    processor/registers/internal_reg2_reg[1]_1
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.299    11.032 r  processor/registers/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.448    12.480    processor/registers/IP_reg_reg[2]_rep__0_0[0]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.604 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.604    processor/id/registers[0][2][6]_i_4_0[6]
    SLICE_X31Y25         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/address_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 1.873ns (18.510%)  route 8.246ns (81.490%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.633     2.433    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     2.889 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.349     6.238    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.362 r  processor/memory/address_reg[5]_i_65/O
                         net (fo=1, routed)           0.000     6.362    processor/memory/address_reg[5]_i_65_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     6.579 r  processor/memory/address_reg[5]_i_47/O
                         net (fo=1, routed)           0.000     6.579    processor/memory/address_reg[5]_i_47_n_0
    SLICE_X11Y44         MUXF8 (Prop_muxf8_I1_O)      0.094     6.673 r  processor/memory/address_reg[5]_i_30/O
                         net (fo=1, routed)           0.810     7.483    processor/memory/address_reg[5]_i_30_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.316     7.799 r  processor/memory/address_reg[5]_i_15/O
                         net (fo=1, routed)           0.000     7.799    processor/memory/address_reg[5]_i_15_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.016 r  processor/memory/address_reg[5]_i_6/O
                         net (fo=1, routed)           2.006    10.022    processor/registers/address_reg[5]_i_1_2
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.299    10.321 r  processor/registers/address_reg[5]_i_2/O
                         net (fo=3, routed)           1.406    11.727    processor/registers/mem_instruction[1]_1[5]
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.877 r  processor/registers/address_reg[5]_i_1/O
                         net (fo=1, routed)           0.674    12.552    processor/id/memory[23][0][6]_i_3[5]
    SLICE_X29Y28         LDCE                                         r  processor/id/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.154ns  (logic 1.871ns (18.426%)  route 8.283ns (81.574%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X28Y47         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.518     2.886 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         2.689     5.575    processor/memory/Q[3]
    SLICE_X15Y49         MUXF8 (Prop_muxf8_S_O)       0.273     5.848 r  processor/memory/read1_reg[1]_i_90/O
                         net (fo=1, routed)           1.161     7.008    processor/memory/read1_reg[1]_i_90_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.316     7.324 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.324    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X16Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     7.541 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           0.863     8.404    processor/registers/constant_reg[6]_i_2_2
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.299     8.703 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          2.167    10.870    processor/registers/mem_instruction[0]_2[0]
    SLICE_X33Y29         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  processor/registers/read1_reg[1]_i_3/O
                         net (fo=1, routed)           0.670    11.664    processor/registers/read1_reg[1]_i_3_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.788 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.734    12.522    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X33Y29         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/alu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.634ns  (logic 1.640ns (17.024%)  route 7.994ns (82.976%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.162     3.986    processor/memory/Q[1]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.110 f  processor/memory/read1_reg[1]_i_152/O
                         net (fo=1, routed)           0.000     4.110    processor/memory/read1_reg[1]_i_152_n_0
    SLICE_X28Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     4.357 f  processor/memory/read1_reg[1]_i_77/O
                         net (fo=1, routed)           0.000     4.357    processor/memory/read1_reg[1]_i_77_n_0
    SLICE_X28Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     4.455 f  processor/memory/read1_reg[1]_i_32/O
                         net (fo=1, routed)           1.446     5.901    processor/memory/read1_reg[1]_i_32_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I5_O)        0.319     6.220 f  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           0.955     7.175    processor/registers/cmp_flags_reg[0]_2
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.299 f  processor/registers/read1_reg[1]_i_5/O
                         net (fo=34, routed)          3.219    10.518    processor/registers/mem_instruction[0]_2[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.642 r  processor/registers/read2_reg[1]_i_3/O
                         net (fo=4, routed)           0.829    11.471    processor/registers/read2_reg[1]_i_3_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.148    11.619 r  processor/registers/alu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.382    12.001    processor/id/memory[0][2][0]_i_6[1]
    SLICE_X36Y30         LDCE                                         r  processor/id/alu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 1.885ns (19.643%)  route 7.711ns (80.357%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         3.822     6.646    processor/memory/Q[1]
    SLICE_X17Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  processor/memory/address_reg[1]_i_75/O
                         net (fo=1, routed)           0.000     6.770    processor/memory/address_reg[1]_i_75_n_0
    SLICE_X17Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     7.015 r  processor/memory/address_reg[1]_i_52/O
                         net (fo=1, routed)           0.000     7.015    processor/memory/address_reg[1]_i_52_n_0
    SLICE_X17Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     7.119 r  processor/memory/address_reg[1]_i_33/O
                         net (fo=1, routed)           0.687     7.806    processor/memory/address_reg[1]_i_33_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.316     8.122 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.122    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X17Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     8.339 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           2.115    10.454    processor/registers/address_reg[1]_i_1_2
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.753 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.088    11.840    processor/registers/mem_instruction[1]_1[1]
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.964    processor/id/registers[0][2][6]_i_4_0[1]
    SLICE_X31Y25         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/address_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 1.913ns (19.990%)  route 7.657ns (80.010%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         3.822     6.646    processor/memory/Q[1]
    SLICE_X17Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  processor/memory/address_reg[1]_i_75/O
                         net (fo=1, routed)           0.000     6.770    processor/memory/address_reg[1]_i_75_n_0
    SLICE_X17Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     7.015 r  processor/memory/address_reg[1]_i_52/O
                         net (fo=1, routed)           0.000     7.015    processor/memory/address_reg[1]_i_52_n_0
    SLICE_X17Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     7.119 r  processor/memory/address_reg[1]_i_33/O
                         net (fo=1, routed)           0.687     7.806    processor/memory/address_reg[1]_i_33_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.316     8.122 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.122    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X17Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     8.339 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           2.115    10.454    processor/registers/address_reg[1]_i_1_2
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.753 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.033    11.785    processor/registers/mem_instruction[1]_1[1]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.152    11.937 r  processor/registers/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.937    processor/id/memory[23][0][6]_i_3[1]
    SLICE_X31Y26         LDCE                                         r  processor/id/address_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.957ns  (logic 0.462ns (48.258%)  route 0.495ns (51.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.435    -1.398    pl/CLK
    SLICE_X33Y22         FDRE                                         r  pl/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.031 r  pl/address_reg[5]/Q
                         net (fo=3, routed)           0.495    -0.536    syscall_handler/proc_override_mem_address_reg[6][5]
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.095    -0.441 r  syscall_handler/proc_override_mem_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    syscall_handler_n_35
    SLICE_X31Y22         LDCE                                         r  proc_override_mem_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.158ns  (logic 0.467ns (40.311%)  route 0.691ns (59.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.433    -1.400    syscall_handler/clk_70Mhz
    SLICE_X31Y23         FDRE                                         r  syscall_handler/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.033 r  syscall_handler/address_reg[4]/Q
                         net (fo=2, routed)           0.533    -0.500    syscall_handler/address_reg[6]_1[4]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.100    -0.400 r  syscall_handler/proc_override_mem_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.158    -0.242    syscall_handler_n_36
    SLICE_X30Y22         LDCE                                         r  proc_override_mem_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.126ns  (logic 0.464ns (41.211%)  route 0.662ns (58.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.503    -1.330    syscall_handler/clk_70Mhz
    SLICE_X34Y20         FDRE                                         r  syscall_handler/temp_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.367    -0.963 r  syscall_handler/temp_reg[0][4]/Q
                         net (fo=3, routed)           0.375    -0.589    syscall_handler/temp_reg[0][6]_0[4]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.097    -0.492 r  syscall_handler/proc_override_mem_write_data_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.287    -0.204    syscall_handler_n_50
    SLICE_X34Y21         LDCE                                         r  proc_override_mem_write_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.467ns (36.870%)  route 0.800ns (63.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    pl/CLK
    SLICE_X31Y19         FDRE                                         r  pl/write_data_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.029 r  pl/write_data_reg[2][1]/Q
                         net (fo=1, routed)           0.403    -0.626    syscall_handler/proc_override_mem_write_data_reg[2][6][1]
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.100    -0.526 r  syscall_handler/proc_override_mem_write_data_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.396    -0.130    syscall_handler_n_67
    SLICE_X31Y22         LDCE                                         r  proc_override_mem_write_data_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_output_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.518ns (42.457%)  route 0.702ns (57.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.500    -1.333    ex_handler/CLK
    SLICE_X36Y27         FDRE                                         r  ex_handler/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.418    -0.915 r  ex_handler/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.418    -0.497    io_cont/tx_data_reg[7][2]
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.100    -0.397 r  io_cont/uart_output_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.284    -0.113    io_cont_n_96
    SLICE_X39Y22         LDCE                                         r  uart_output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_address_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.325ns  (logic 0.467ns (35.235%)  route 0.858ns (64.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.433    -1.400    syscall_handler/clk_70Mhz
    SLICE_X31Y23         FDRE                                         r  syscall_handler/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.033 r  syscall_handler/address_reg[6]/Q
                         net (fo=2, routed)           0.576    -0.457    syscall_handler/address_reg[6]_1[6]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.100    -0.357 r  syscall_handler/proc_override_mem_address_reg[6]_i_1/O
                         net (fo=1, routed)           0.282    -0.075    syscall_handler_n_34
    SLICE_X34Y23         LDCE                                         r  proc_override_mem_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.363ns  (logic 0.488ns (35.795%)  route 0.875ns (64.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    pl/CLK
    SLICE_X31Y19         FDRE                                         r  pl/write_data_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.029 r  pl/write_data_reg[2][4]/Q
                         net (fo=1, routed)           0.472    -0.557    syscall_handler/proc_override_mem_write_data_reg[2][6][4]
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.121    -0.436 r  syscall_handler/proc_override_mem_write_data_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.403    -0.033    syscall_handler_n_64
    SLICE_X30Y23         LDCE                                         r  proc_override_mem_write_data_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.366ns  (logic 0.518ns (37.935%)  route 0.848ns (62.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    pl/CLK
    SLICE_X30Y19         FDRE                                         r  pl/write_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.418    -0.978 r  pl/write_data_reg[0][0]/Q
                         net (fo=1, routed)           0.425    -0.553    syscall_handler/proc_override_mem_write_data_reg[0][6][0]
    SLICE_X30Y19         LUT3 (Prop_lut3_I2_O)        0.100    -0.453 r  syscall_handler/proc_override_mem_write_data_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.422    -0.031    syscall_handler_n_54
    SLICE_X28Y21         LDCE                                         r  proc_override_mem_write_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.379ns  (logic 0.467ns (33.870%)  route 0.912ns (66.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    syscall_handler/clk_70Mhz
    SLICE_X33Y21         FDRE                                         r  syscall_handler/temp_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.029 r  syscall_handler/temp_reg[0][5]/Q
                         net (fo=3, routed)           0.354    -0.675    syscall_handler/temp_reg[0][6]_0[5]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.100    -0.575 r  syscall_handler/proc_override_mem_write_data_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.558    -0.018    syscall_handler_n_49
    SLICE_X28Y21         LDCE                                         r  proc_override_mem_write_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.379ns  (logic 0.488ns (35.379%)  route 0.891ns (64.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    syscall_handler/clk_70Mhz
    SLICE_X33Y21         FDRE                                         r  syscall_handler/temp_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.029 r  syscall_handler/temp_reg[0][6]/Q
                         net (fo=3, routed)           0.481    -0.548    syscall_handler/temp_reg[0][6]_0[6]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.121    -0.427 r  syscall_handler/proc_override_mem_write_data_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.410    -0.017    syscall_handler_n_48
    SLICE_X31Y22         LDCE                                         r  proc_override_mem_write_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.133ns  (logic 5.629ns (34.893%)  route 10.504ns (65.107%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X28Y47         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.518     2.886 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         2.689     5.575    processor/memory/Q[3]
    SLICE_X15Y49         MUXF8 (Prop_muxf8_S_O)       0.273     5.848 r  processor/memory/read1_reg[1]_i_90/O
                         net (fo=1, routed)           1.161     7.008    processor/memory/read1_reg[1]_i_90_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.316     7.324 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.324    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X16Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     7.541 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           0.863     8.404    processor/registers/constant_reg[6]_i_2_2
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.299     8.703 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          2.244    10.947    processor/registers/mem_instruction[0]_2[0]
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  processor/registers/ja_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.718    12.789    processor/registers/ja_OBUF[7]_inst_i_3_n_0
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.146    12.935 r  processor/registers/ja_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.830    14.765    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.736    18.501 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.501    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.696ns  (logic 1.884ns (17.614%)  route 8.812ns (82.386%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.633     2.433    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     2.889 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.314     6.203    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.327 f  processor/memory/internal_reg1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     6.327    processor/memory/internal_reg1_reg[1]_i_38_n_0
    SLICE_X10Y36         MUXF7 (Prop_muxf7_I1_O)      0.247     6.574 f  processor/memory/internal_reg1_reg[1]_i_27/O
                         net (fo=1, routed)           0.000     6.574    processor/memory/internal_reg1_reg[1]_i_27_n_0
    SLICE_X10Y36         MUXF8 (Prop_muxf8_I0_O)      0.098     6.672 f  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.087     7.760    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.319     8.079 f  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.079    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     8.296 f  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           2.018    10.313    processor/registers/internal_reg1_reg[1]_3
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.299    10.612 f  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.625    12.238    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.362 r  processor/registers/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.767    13.129    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X29Y23         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.504ns  (logic 1.885ns (17.946%)  route 8.619ns (82.054%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         4.554     7.378    processor/memory/Q[1]
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 f  processor/memory/internal_reg2_reg[1]_i_45/O
                         net (fo=1, routed)           0.000     7.502    processor/memory/internal_reg2_reg[1]_i_45_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     7.747 f  processor/memory/internal_reg2_reg[1]_i_32/O
                         net (fo=1, routed)           0.000     7.747    processor/memory/internal_reg2_reg[1]_i_32_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.851 f  processor/memory/internal_reg2_reg[1]_i_26/O
                         net (fo=1, routed)           1.299     9.150    processor/memory/internal_reg2_reg[1]_i_26_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I3_O)        0.316     9.466 f  processor/memory/internal_reg2_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     9.466    processor/memory/internal_reg2_reg[1]_i_15_n_0
    SLICE_X20Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     9.683 f  processor/memory/internal_reg2_reg[1]_i_8/O
                         net (fo=1, routed)           1.050    10.733    processor/registers/internal_reg2_reg[1]_1
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.299    11.032 f  processor/registers/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.222    12.255    processor/registers/IP_reg_reg[2]_rep__0_0[0]
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    12.379 r  processor/registers/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.493    12.872    processor/id/read1_reg[0]_i_2[0]
    SLICE_X33Y28         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.313ns  (logic 1.884ns (18.269%)  route 8.429ns (81.731%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.633     2.433    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     2.889 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.314     6.203    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.327 r  processor/memory/internal_reg1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     6.327    processor/memory/internal_reg1_reg[1]_i_38_n_0
    SLICE_X10Y36         MUXF7 (Prop_muxf7_I1_O)      0.247     6.574 r  processor/memory/internal_reg1_reg[1]_i_27/O
                         net (fo=1, routed)           0.000     6.574    processor/memory/internal_reg1_reg[1]_i_27_n_0
    SLICE_X10Y36         MUXF8 (Prop_muxf8_I0_O)      0.098     6.672 r  processor/memory/internal_reg1_reg[1]_i_22/O
                         net (fo=1, routed)           1.087     7.760    processor/memory/internal_reg1_reg[1]_i_22_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.319     8.079 r  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     8.079    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     8.296 r  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           2.018    10.313    processor/registers/internal_reg1_reg[1]_3
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.299    10.612 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.630    12.243    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.124    12.367 r  processor/registers/address_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    12.746    processor/id/memory[23][0][6]_i_3[6]
    SLICE_X31Y26         LDCE                                         r  processor/id/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.236ns  (logic 1.885ns (18.415%)  route 8.351ns (81.585%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         4.554     7.378    processor/memory/Q[1]
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  processor/memory/internal_reg2_reg[1]_i_45/O
                         net (fo=1, routed)           0.000     7.502    processor/memory/internal_reg2_reg[1]_i_45_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     7.747 r  processor/memory/internal_reg2_reg[1]_i_32/O
                         net (fo=1, routed)           0.000     7.747    processor/memory/internal_reg2_reg[1]_i_32_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     7.851 r  processor/memory/internal_reg2_reg[1]_i_26/O
                         net (fo=1, routed)           1.299     9.150    processor/memory/internal_reg2_reg[1]_i_26_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I3_O)        0.316     9.466 r  processor/memory/internal_reg2_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     9.466    processor/memory/internal_reg2_reg[1]_i_15_n_0
    SLICE_X20Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     9.683 r  processor/memory/internal_reg2_reg[1]_i_8/O
                         net (fo=1, routed)           1.050    10.733    processor/registers/internal_reg2_reg[1]_1
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.299    11.032 r  processor/registers/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.448    12.480    processor/registers/IP_reg_reg[2]_rep__0_0[0]
    SLICE_X31Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.604 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.604    processor/id/registers[0][2][6]_i_4_0[6]
    SLICE_X31Y25         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/address_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 1.873ns (18.510%)  route 8.246ns (81.490%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.633     2.433    processor/registers/proc_clk_BUFG
    SLICE_X38Y41         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.456     2.889 r  processor/registers/IP_reg_reg[0]_rep__0/Q
                         net (fo=104, routed)         3.349     6.238    processor/memory/internal_reg2_reg[1]_i_13_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.362 r  processor/memory/address_reg[5]_i_65/O
                         net (fo=1, routed)           0.000     6.362    processor/memory/address_reg[5]_i_65_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     6.579 r  processor/memory/address_reg[5]_i_47/O
                         net (fo=1, routed)           0.000     6.579    processor/memory/address_reg[5]_i_47_n_0
    SLICE_X11Y44         MUXF8 (Prop_muxf8_I1_O)      0.094     6.673 r  processor/memory/address_reg[5]_i_30/O
                         net (fo=1, routed)           0.810     7.483    processor/memory/address_reg[5]_i_30_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.316     7.799 r  processor/memory/address_reg[5]_i_15/O
                         net (fo=1, routed)           0.000     7.799    processor/memory/address_reg[5]_i_15_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.016 r  processor/memory/address_reg[5]_i_6/O
                         net (fo=1, routed)           2.006    10.022    processor/registers/address_reg[5]_i_1_2
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.299    10.321 r  processor/registers/address_reg[5]_i_2/O
                         net (fo=3, routed)           1.406    11.727    processor/registers/mem_instruction[1]_1[5]
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.877 r  processor/registers/address_reg[5]_i_1/O
                         net (fo=1, routed)           0.674    12.552    processor/id/memory[23][0][6]_i_3[5]
    SLICE_X29Y28         LDCE                                         r  processor/id/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.154ns  (logic 1.871ns (18.426%)  route 8.283ns (81.574%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X28Y47         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.518     2.886 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         2.689     5.575    processor/memory/Q[3]
    SLICE_X15Y49         MUXF8 (Prop_muxf8_S_O)       0.273     5.848 r  processor/memory/read1_reg[1]_i_90/O
                         net (fo=1, routed)           1.161     7.008    processor/memory/read1_reg[1]_i_90_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.316     7.324 r  processor/memory/read1_reg[1]_i_38/O
                         net (fo=1, routed)           0.000     7.324    processor/memory/read1_reg[1]_i_38_n_0
    SLICE_X16Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     7.541 r  processor/memory/read1_reg[1]_i_15/O
                         net (fo=1, routed)           0.863     8.404    processor/registers/constant_reg[6]_i_2_2
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.299     8.703 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          2.167    10.870    processor/registers/mem_instruction[0]_2[0]
    SLICE_X33Y29         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  processor/registers/read1_reg[1]_i_3/O
                         net (fo=1, routed)           0.670    11.664    processor/registers/read1_reg[1]_i_3_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.788 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.734    12.522    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X33Y29         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/alu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.634ns  (logic 1.640ns (17.024%)  route 7.994ns (82.976%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         1.162     3.986    processor/memory/Q[1]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.110 f  processor/memory/read1_reg[1]_i_152/O
                         net (fo=1, routed)           0.000     4.110    processor/memory/read1_reg[1]_i_152_n_0
    SLICE_X28Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     4.357 f  processor/memory/read1_reg[1]_i_77/O
                         net (fo=1, routed)           0.000     4.357    processor/memory/read1_reg[1]_i_77_n_0
    SLICE_X28Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     4.455 f  processor/memory/read1_reg[1]_i_32/O
                         net (fo=1, routed)           1.446     5.901    processor/memory/read1_reg[1]_i_32_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I5_O)        0.319     6.220 f  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           0.955     7.175    processor/registers/cmp_flags_reg[0]_2
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.299 f  processor/registers/read1_reg[1]_i_5/O
                         net (fo=34, routed)          3.219    10.518    processor/registers/mem_instruction[0]_2[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.642 r  processor/registers/read2_reg[1]_i_3/O
                         net (fo=4, routed)           0.829    11.471    processor/registers/read2_reg[1]_i_3_n_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.148    11.619 r  processor/registers/alu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.382    12.001    processor/id/memory[0][2][0]_i_6[1]
    SLICE_X36Y30         LDCE                                         r  processor/id/alu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 1.885ns (19.643%)  route 7.711ns (80.357%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         3.822     6.646    processor/memory/Q[1]
    SLICE_X17Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  processor/memory/address_reg[1]_i_75/O
                         net (fo=1, routed)           0.000     6.770    processor/memory/address_reg[1]_i_75_n_0
    SLICE_X17Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     7.015 r  processor/memory/address_reg[1]_i_52/O
                         net (fo=1, routed)           0.000     7.015    processor/memory/address_reg[1]_i_52_n_0
    SLICE_X17Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     7.119 r  processor/memory/address_reg[1]_i_33/O
                         net (fo=1, routed)           0.687     7.806    processor/memory/address_reg[1]_i_33_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.316     8.122 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.122    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X17Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     8.339 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           2.115    10.454    processor/registers/address_reg[1]_i_1_2
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.753 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.088    11.840    processor/registers/mem_instruction[1]_1[1]
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.964    processor/id/registers[0][2][6]_i_4_0[1]
    SLICE_X31Y25         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/address_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 1.913ns (19.990%)  route 7.657ns (80.010%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.568     2.368    processor/registers/proc_clk_BUFG
    SLICE_X27Y47         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.456     2.824 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=409, routed)         3.822     6.646    processor/memory/Q[1]
    SLICE_X17Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  processor/memory/address_reg[1]_i_75/O
                         net (fo=1, routed)           0.000     6.770    processor/memory/address_reg[1]_i_75_n_0
    SLICE_X17Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     7.015 r  processor/memory/address_reg[1]_i_52/O
                         net (fo=1, routed)           0.000     7.015    processor/memory/address_reg[1]_i_52_n_0
    SLICE_X17Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     7.119 r  processor/memory/address_reg[1]_i_33/O
                         net (fo=1, routed)           0.687     7.806    processor/memory/address_reg[1]_i_33_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.316     8.122 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.122    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X17Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     8.339 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           2.115    10.454    processor/registers/address_reg[1]_i_1_2
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.753 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           1.033    11.785    processor/registers/mem_instruction[1]_1[1]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.152    11.937 r  processor/registers/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.937    processor/id/memory[23][0][6]_i_3[1]
    SLICE_X31Y26         LDCE                                         r  processor/id/address_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.957ns  (logic 0.462ns (48.258%)  route 0.495ns (51.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.435    -1.398    pl/CLK
    SLICE_X33Y22         FDRE                                         r  pl/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.031 r  pl/address_reg[5]/Q
                         net (fo=3, routed)           0.495    -0.536    syscall_handler/proc_override_mem_address_reg[6][5]
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.095    -0.441 r  syscall_handler/proc_override_mem_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    syscall_handler_n_35
    SLICE_X31Y22         LDCE                                         r  proc_override_mem_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.158ns  (logic 0.467ns (40.311%)  route 0.691ns (59.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.433    -1.400    syscall_handler/clk_70Mhz
    SLICE_X31Y23         FDRE                                         r  syscall_handler/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.033 r  syscall_handler/address_reg[4]/Q
                         net (fo=2, routed)           0.533    -0.500    syscall_handler/address_reg[6]_1[4]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.100    -0.400 r  syscall_handler/proc_override_mem_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.158    -0.242    syscall_handler_n_36
    SLICE_X30Y22         LDCE                                         r  proc_override_mem_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.126ns  (logic 0.464ns (41.211%)  route 0.662ns (58.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.503    -1.330    syscall_handler/clk_70Mhz
    SLICE_X34Y20         FDRE                                         r  syscall_handler/temp_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.367    -0.963 r  syscall_handler/temp_reg[0][4]/Q
                         net (fo=3, routed)           0.375    -0.589    syscall_handler/temp_reg[0][6]_0[4]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.097    -0.492 r  syscall_handler/proc_override_mem_write_data_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.287    -0.204    syscall_handler_n_50
    SLICE_X34Y21         LDCE                                         r  proc_override_mem_write_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.467ns (36.870%)  route 0.800ns (63.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    pl/CLK
    SLICE_X31Y19         FDRE                                         r  pl/write_data_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.029 r  pl/write_data_reg[2][1]/Q
                         net (fo=1, routed)           0.403    -0.626    syscall_handler/proc_override_mem_write_data_reg[2][6][1]
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.100    -0.526 r  syscall_handler/proc_override_mem_write_data_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.396    -0.130    syscall_handler_n_67
    SLICE_X31Y22         LDCE                                         r  proc_override_mem_write_data_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_output_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.518ns (42.457%)  route 0.702ns (57.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.500    -1.333    ex_handler/CLK
    SLICE_X36Y27         FDRE                                         r  ex_handler/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.418    -0.915 r  ex_handler/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.418    -0.497    io_cont/tx_data_reg[7][2]
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.100    -0.397 r  io_cont/uart_output_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.284    -0.113    io_cont_n_96
    SLICE_X39Y22         LDCE                                         r  uart_output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_address_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.325ns  (logic 0.467ns (35.235%)  route 0.858ns (64.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.433    -1.400    syscall_handler/clk_70Mhz
    SLICE_X31Y23         FDRE                                         r  syscall_handler/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.033 r  syscall_handler/address_reg[6]/Q
                         net (fo=2, routed)           0.576    -0.457    syscall_handler/address_reg[6]_1[6]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.100    -0.357 r  syscall_handler/proc_override_mem_address_reg[6]_i_1/O
                         net (fo=1, routed)           0.282    -0.075    syscall_handler_n_34
    SLICE_X34Y23         LDCE                                         r  proc_override_mem_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.363ns  (logic 0.488ns (35.795%)  route 0.875ns (64.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    pl/CLK
    SLICE_X31Y19         FDRE                                         r  pl/write_data_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.029 r  pl/write_data_reg[2][4]/Q
                         net (fo=1, routed)           0.472    -0.557    syscall_handler/proc_override_mem_write_data_reg[2][6][4]
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.121    -0.436 r  syscall_handler/proc_override_mem_write_data_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.403    -0.033    syscall_handler_n_64
    SLICE_X30Y23         LDCE                                         r  proc_override_mem_write_data_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.366ns  (logic 0.518ns (37.935%)  route 0.848ns (62.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    pl/CLK
    SLICE_X30Y19         FDRE                                         r  pl/write_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.418    -0.978 r  pl/write_data_reg[0][0]/Q
                         net (fo=1, routed)           0.425    -0.553    syscall_handler/proc_override_mem_write_data_reg[0][6][0]
    SLICE_X30Y19         LUT3 (Prop_lut3_I2_O)        0.100    -0.453 r  syscall_handler/proc_override_mem_write_data_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.422    -0.031    syscall_handler_n_54
    SLICE_X28Y21         LDCE                                         r  proc_override_mem_write_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.379ns  (logic 0.467ns (33.870%)  route 0.912ns (66.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    syscall_handler/clk_70Mhz
    SLICE_X33Y21         FDRE                                         r  syscall_handler/temp_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.029 r  syscall_handler/temp_reg[0][5]/Q
                         net (fo=3, routed)           0.354    -0.675    syscall_handler/temp_reg[0][6]_0[5]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.100    -0.575 r  syscall_handler/proc_override_mem_write_data_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.558    -0.018    syscall_handler_n_49
    SLICE_X28Y21         LDCE                                         r  proc_override_mem_write_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.379ns  (logic 0.488ns (35.379%)  route 0.891ns (64.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.437    -1.396    syscall_handler/clk_70Mhz
    SLICE_X33Y21         FDRE                                         r  syscall_handler/temp_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.029 r  syscall_handler/temp_reg[0][6]/Q
                         net (fo=3, routed)           0.481    -0.548    syscall_handler/temp_reg[0][6]_0[6]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.121    -0.427 r  syscall_handler/proc_override_mem_write_data_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.410    -0.017    syscall_handler_n_48
    SLICE_X31Y22         LDCE                                         r  proc_override_mem_write_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.863ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.863ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk_in (IN)
                         net (fo=0)                   0.000    41.665    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.324 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_70Mhz_clk_wiz_0

Max Delay          4400 Endpoints
Min Delay          4400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.119ns  (logic 5.366ns (24.260%)  route 16.753ns (75.740%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.964 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.241    18.205    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.301    18.506 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=1, routed)           1.021    19.527    processor/registers/registers[0][0][4]_i_3_n_0_repN_4
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.124    19.651 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           0.826    20.477    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y52         LUT5 (Prop_lut5_I4_O)        0.124    20.601 f  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.394    21.995    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X30Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.119 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    22.119    processor/alu_cmp_flags[0]_10
    SLICE_X30Y60         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.432     1.401    processor/proc_clk_BUFG
    SLICE_X30Y60         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.070ns  (logic 5.366ns (24.313%)  route 16.704ns (75.686%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.964 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.241    18.205    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.301    18.506 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=1, routed)           1.021    19.527    processor/registers/registers[0][0][4]_i_3_n_0_repN_4
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.124    19.651 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           0.826    20.477    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y52         LUT5 (Prop_lut5_I4_O)        0.124    20.601 r  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.345    21.946    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.124    22.070 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    22.070    processor/alu_cmp_flags[1]_3
    SLICE_X27Y52         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.435     1.404    processor/proc_clk_BUFG
    SLICE_X27Y52         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.814ns  (logic 5.118ns (24.589%)  route 15.696ns (75.411%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.964 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.241    18.205    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.301    18.506 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=1, routed)           1.021    19.527    processor/registers/registers[0][0][4]_i_3_n_0_repN_4
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.124    19.651 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.163    20.814    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y52         FDCE                                         r  processor/registers/registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.435     1.404    processor/registers/proc_clk_BUFG
    SLICE_X30Y52         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.616ns  (logic 4.819ns (23.375%)  route 15.797ns (76.625%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.842 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    18.194    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.318 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.754    19.072    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.124    19.196 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.420    20.616    processor/registers/reg_writeData[0]_11[2]
    SLICE_X38Y48         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.517     1.486    processor/registers/proc_clk_BUFG
    SLICE_X38Y48         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.469ns  (logic 4.819ns (23.543%)  route 15.650ns (76.457%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.842 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    18.194    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.318 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.754    19.072    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.124    19.196 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.273    20.469    processor/registers/reg_writeData[0]_11[2]
    SLICE_X38Y49         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.517     1.486    processor/registers/proc_clk_BUFG
    SLICE_X38Y49         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.344ns  (logic 5.092ns (25.030%)  route 15.252ns (74.970%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.944 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.976    17.920    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.295    18.215 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.630    18.845    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I1_O)        0.124    18.969 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.375    20.344    processor/registers/alu_op_reg[0][4]
    SLICE_X39Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.517     1.486    processor/registers/proc_clk_BUFG
    SLICE_X39Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.315ns  (logic 5.092ns (25.065%)  route 15.223ns (74.935%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.944 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.976    17.920    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.295    18.215 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.630    18.845    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I1_O)        0.124    18.969 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.347    20.315    processor/registers/alu_op_reg[0][4]
    SLICE_X38Y49         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.517     1.486    processor/registers/proc_clk_BUFG
    SLICE_X38Y49         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[43][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.225ns  (logic 4.819ns (23.827%)  route 15.406ns (76.173%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.842 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    18.194    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.318 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    18.747    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    18.871 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.354    20.225    processor/memory/D[4]
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    -1.389    processor/memory/clk_70Mhz
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.192ns  (logic 4.819ns (23.866%)  route 15.373ns (76.134%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.842 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    18.194    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.318 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.582    18.900    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.024 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=4, routed)           1.169    20.192    processor/registers/alu_op_reg[0][2]
    SLICE_X24Y47         FDCE                                         r  processor/registers/registers_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X24Y47         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.187ns  (logic 5.092ns (25.224%)  route 15.095ns (74.776%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.944 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.774    17.717    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y55         LUT3 (Prop_lut3_I2_O)        0.295    18.012 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.733    18.745    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I2_O)        0.124    18.869 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.318    20.187    processor/registers/alu_op_reg[0][3]
    SLICE_X15Y54         FDCE                                         r  processor/registers/registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.432     1.401    processor/registers/proc_clk_BUFG
    SLICE_X15Y54         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.099     0.257    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.099     0.257    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.158ns (60.037%)  route 0.105ns (39.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.105     0.263    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.158ns (53.323%)  route 0.138ns (46.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.138     0.296    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.158ns (47.709%)  route 0.173ns (52.291%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.173     0.331    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.556%)  route 0.174ns (52.444%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.174     0.332    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.556%)  route 0.174ns (52.444%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.174     0.332    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.158ns (43.436%)  route 0.206ns (56.564%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.206     0.364    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[67][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.208%)  route 0.293ns (56.792%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X36Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=41, routed)          0.293     0.471    processor/id/Q[0]
    SLICE_X33Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.516 r  processor/id/memory[0][2][0]_i_1/O
                         net (fo=100, routed)         0.000     0.516    processor/memory/memory_reg[99][2][6]_0[0]
    SLICE_X33Y31         FDRE                                         r  processor/memory/memory_reg[67][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.826    -0.767    processor/memory/clk_70Mhz
    SLICE_X33Y31         FDRE                                         r  processor/memory/memory_reg[67][2][0]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.204ns (28.692%)  route 0.507ns (71.308%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  processor/id/constant_reg[0]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/constant_reg[0]/Q
                         net (fo=10, routed)          0.507     0.665    processor/id/proc_syscall_constant[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.046     0.711 r  processor/id/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.711    syscall_handler/tx_data_reg[7]_1[4]
    SLICE_X35Y28         FDRE                                         r  syscall_handler/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.851    -0.742    syscall_handler/clk_70Mhz
    SLICE_X35Y28         FDRE                                         r  syscall_handler/tx_data_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_70Mhz_clk_wiz_0_1

Max Delay          4400 Endpoints
Min Delay          4400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.119ns  (logic 5.366ns (24.260%)  route 16.753ns (75.740%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.964 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.241    18.205    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.301    18.506 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=1, routed)           1.021    19.527    processor/registers/registers[0][0][4]_i_3_n_0_repN_4
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.124    19.651 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           0.826    20.477    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y52         LUT5 (Prop_lut5_I4_O)        0.124    20.601 f  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.394    21.995    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X30Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.119 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    22.119    processor/alu_cmp_flags[0]_10
    SLICE_X30Y60         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.432     1.401    processor/proc_clk_BUFG
    SLICE_X30Y60         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.070ns  (logic 5.366ns (24.313%)  route 16.704ns (75.686%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.964 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.241    18.205    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.301    18.506 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=1, routed)           1.021    19.527    processor/registers/registers[0][0][4]_i_3_n_0_repN_4
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.124    19.651 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           0.826    20.477    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y52         LUT5 (Prop_lut5_I4_O)        0.124    20.601 r  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.345    21.946    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.124    22.070 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    22.070    processor/alu_cmp_flags[1]_3
    SLICE_X27Y52         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.435     1.404    processor/proc_clk_BUFG
    SLICE_X27Y52         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.814ns  (logic 5.118ns (24.589%)  route 15.696ns (75.411%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.964 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.241    18.205    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.301    18.506 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=1, routed)           1.021    19.527    processor/registers/registers[0][0][4]_i_3_n_0_repN_4
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.124    19.651 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.163    20.814    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y52         FDCE                                         r  processor/registers/registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.435     1.404    processor/registers/proc_clk_BUFG
    SLICE_X30Y52         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.616ns  (logic 4.819ns (23.375%)  route 15.797ns (76.625%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.842 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    18.194    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.318 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.754    19.072    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.124    19.196 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.420    20.616    processor/registers/reg_writeData[0]_11[2]
    SLICE_X38Y48         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.517     1.486    processor/registers/proc_clk_BUFG
    SLICE_X38Y48         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.469ns  (logic 4.819ns (23.543%)  route 15.650ns (76.457%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.842 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    18.194    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.318 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.754    19.072    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.124    19.196 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.273    20.469    processor/registers/reg_writeData[0]_11[2]
    SLICE_X38Y49         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.517     1.486    processor/registers/proc_clk_BUFG
    SLICE_X38Y49         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.344ns  (logic 5.092ns (25.030%)  route 15.252ns (74.970%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.944 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.976    17.920    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.295    18.215 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.630    18.845    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I1_O)        0.124    18.969 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.375    20.344    processor/registers/alu_op_reg[0][4]
    SLICE_X39Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.517     1.486    processor/registers/proc_clk_BUFG
    SLICE_X39Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.315ns  (logic 5.092ns (25.065%)  route 15.223ns (74.935%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.944 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.976    17.920    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.295    18.215 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.630    18.845    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I1_O)        0.124    18.969 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.347    20.315    processor/registers/alu_op_reg[0][4]
    SLICE_X38Y49         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.517     1.486    processor/registers/proc_clk_BUFG
    SLICE_X38Y49         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[43][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.225ns  (logic 4.819ns (23.827%)  route 15.406ns (76.173%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.842 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    18.194    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.318 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.429    18.747    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X29Y54         LUT4 (Prop_lut4_I1_O)        0.124    18.871 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.354    20.225    processor/memory/D[4]
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    -1.389    processor/memory/clk_70Mhz
    SLICE_X22Y43         FDRE                                         r  processor/memory/memory_reg[43][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.192ns  (logic 4.819ns (23.866%)  route 15.373ns (76.134%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.842 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=8, routed)           1.352    18.194    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124    18.318 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=3, routed)           0.582    18.900    processor/registers/registers[0][0][4]_i_3_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.024 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=4, routed)           1.169    20.192    processor/registers/alu_op_reg[0][2]
    SLICE_X24Y47         FDCE                                         r  processor/registers/registers_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X24Y47         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.187ns  (logic 5.092ns (25.224%)  route 15.095ns (74.776%))
  Logic Levels:           22  (CARRY4=6 LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X28Y26         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.461     2.288    processor/registers/IP_reg_reg[6]_1[2]
    SLICE_X24Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.412 r  processor/registers/memory[0][0][6]_i_10_comp_1/O
                         net (fo=1, routed)           0.496     2.907    io_cont/memory_reg[0][2][0]_3
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  io_cont/memory[0][0][6]_i_4_comp_1/O
                         net (fo=320, routed)         1.575     4.606    processor/memory/mem_address[0]
    SLICE_X27Y37         MUXF7 (Prop_muxf7_S_O)       0.296     4.902 r  processor/memory/tx_data_reg[3]_i_56/O
                         net (fo=1, routed)           0.000     4.902    processor/memory/tx_data_reg[3]_i_56_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     5.006 r  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.099     6.105    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.316     6.421 r  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           0.554     6.975    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  processor/memory/tx_data[3]_i_3/O
                         net (fo=5, routed)           1.110     8.209    processor/id/proc_override_mem_read_data[2][3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  processor/id/memory[0][1][2]_i_32_comp/O
                         net (fo=5, routed)           0.892     9.225    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.124     9.349 r  processor/id/memory[0][1][2]_i_17/O
                         net (fo=3, routed)           0.990    10.340    processor/alu/add/memory_reg[0][2][0]_i_2_3
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    10.464 r  processor/alu/add/memory[0][2][0]_i_5/O
                         net (fo=1, routed)           0.000    10.464    processor/id/S[2]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.862 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.862    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=3, routed)           1.378    12.353    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.651    13.129    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    13.253    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.785 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.785    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=5, routed)           1.318    15.216    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.340 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=2, routed)           0.747    16.088    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.212    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.725 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.725    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.944 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           0.774    17.717    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X29Y55         LUT3 (Prop_lut3_I2_O)        0.295    18.012 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.733    18.745    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I2_O)        0.124    18.869 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.318    20.187    processor/registers/alu_op_reg[0][3]
    SLICE_X15Y54         FDCE                                         r  processor/registers/registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=77, routed)          1.432     1.401    processor/registers/proc_clk_BUFG
    SLICE_X15Y54         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.099     0.257    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.099     0.257    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.158ns (60.037%)  route 0.105ns (39.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.105     0.263    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.158ns (53.323%)  route 0.138ns (46.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.138     0.296    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.158ns (47.709%)  route 0.173ns (52.291%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.173     0.331    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.556%)  route 0.174ns (52.444%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.174     0.332    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.556%)  route 0.174ns (52.444%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.174     0.332    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.158ns (43.436%)  route 0.206ns (56.564%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.206     0.364    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.852    -0.741    uart_controller/clk_70Mhz
    SLICE_X39Y21         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[67][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.208%)  route 0.293ns (56.792%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X36Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=41, routed)          0.293     0.471    processor/id/Q[0]
    SLICE_X33Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.516 r  processor/id/memory[0][2][0]_i_1/O
                         net (fo=100, routed)         0.000     0.516    processor/memory/memory_reg[99][2][6]_0[0]
    SLICE_X33Y31         FDRE                                         r  processor/memory/memory_reg[67][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.826    -0.767    processor/memory/clk_70Mhz
    SLICE_X33Y31         FDRE                                         r  processor/memory/memory_reg[67][2][0]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.204ns (28.692%)  route 0.507ns (71.308%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  processor/id/constant_reg[0]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/constant_reg[0]/Q
                         net (fo=10, routed)          0.507     0.665    processor/id/proc_syscall_constant[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.046     0.711 r  processor/id/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.711    syscall_handler/tx_data_reg[7]_1[4]
    SLICE_X35Y28         FDRE                                         r  syscall_handler/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.851    -0.742    syscall_handler/clk_70Mhz
    SLICE_X35Y28         FDRE                                         r  syscall_handler/tx_data_reg[4]/C





