NOTE : Temporary registers are considered as
       variables of the intermediate language. 
       Variable 'R0' (that refers to the 
       physical register 'RO') is always 
       considered LIVE-IN for each node of 
       a basic block. 
       Thus, in the following control flow graph, 
       'R0' will never appear as LIVE-IN or LIVE-OUT
       variable for a statement.

       If you want to consider 'R0' as
       a normal variable, you have to set
       to 0 the value of the macro CFLOW_ALWAYS_LIVEIN_R0
       defined in "cflow_constants.h".


**************************
     CONTROL FLOW GRAPH   
**************************
NUMBER OF BASIC BLOCKS : 4 
NUMBER OF USED VARIABLES : 11 
--------------------------
START BASIC BLOCK INFOS.  
--------------------------
[BLOCK 1] 
NUMBER OF PREDECESSORS : 0 
NUMBER OF SUCCESSORS : 1 
NUMBER OF INSTRUCTIONS : 10 
	1.  	ANDB R3 R1 R1 
	2.  	ADDI R4 R0 #0 
	3.  	SHLI R4 R4 #16 
	4.  	ADDI R4 R4 #1 
	5.  	ADDI R5 R0 #0 
	6.  	SHLI R5 R5 #16 
	7.  	ADDI R5 R5 #1 
	8.  	ADDI R6 R0 #0 
	9.  	SHLI R6 R6 #16 
	10.  	ADDI R6 R6 #1 
--------------------------
[BLOCK 2] 
NUMBER OF PREDECESSORS : 2 
NUMBER OF SUCCESSORS : 2 
NUMBER OF INSTRUCTIONS : 2 
	1.  L2	SUBI R7 R4 #12 
	2.  	BEQ L3 
--------------------------
[BLOCK 3] 
NUMBER OF PREDECESSORS : 1 
NUMBER OF SUCCESSORS : 1 
NUMBER OF INSTRUCTIONS : 5 
	1.  	ADDI R4 R4 #1 
	2.  	SHLI R8 R5 #1 
	3.  	ADD R5 R0 R8 
	4.  	ADD R6 R6 R5 
	5.  	BT L2 
--------------------------
[BLOCK 4] 
NUMBER OF PREDECESSORS : 1 
NUMBER OF SUCCESSORS : 1 
NUMBER OF INSTRUCTIONS : 5 
	1.  L3	ANDB R9 R3 R6 
	2.  	SHRI R10 R9 #2 
	3.  	ADD R2 R0 R10 
	4.  	WRITE R2 0 
	5.  	HALT 
**************************


