{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 09:56:09 2018 " "Info: Processing started: Sun Apr 01 09:56:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yjc -c yjc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yjc -c yjc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "aft_clk " "Info: Detected ripple clock \"aft_clk\" as buffer" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "aft_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register given_money_temp\[1\] register given_money_temp\[5\] 298.78 MHz 3.347 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 298.78 MHz between source register \"given_money_temp\[1\]\" and destination register \"given_money_temp\[5\]\" (period= 3.347 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.133 ns + Longest register register " "Info: + Longest register to register delay is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns given_money_temp\[1\] 1 REG LCFF_X23_Y18_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N23; Fanout = 8; REG Node = 'given_money_temp\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { given_money_temp[1] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.393 ns) 0.936 ns Add3~3 2 COMB LCCOMB_X24_Y18_N6 2 " "Info: 2: + IC(0.543 ns) + CELL(0.393 ns) = 0.936 ns; Loc. = LCCOMB_X24_Y18_N6; Fanout = 2; COMB Node = 'Add3~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { given_money_temp[1] Add3~3 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.007 ns Add3~6 3 COMB LCCOMB_X24_Y18_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.007 ns; Loc. = LCCOMB_X24_Y18_N8; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~3 Add3~6 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.078 ns Add3~9 4 COMB LCCOMB_X24_Y18_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.078 ns; Loc. = LCCOMB_X24_Y18_N10; Fanout = 2; COMB Node = 'Add3~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~6 Add3~9 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.149 ns Add3~12 5 COMB LCCOMB_X24_Y18_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.149 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; COMB Node = 'Add3~12'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~9 Add3~12 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.559 ns Add3~14 6 COMB LCCOMB_X24_Y18_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.559 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 1; COMB Node = 'Add3~14'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add3~12 Add3~14 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 2.082 ns Add3~16 7 COMB LCCOMB_X24_Y18_N28 1 " "Info: 7: + IC(0.252 ns) + CELL(0.271 ns) = 2.082 ns; Loc. = LCCOMB_X24_Y18_N28; Fanout = 1; COMB Node = 'Add3~16'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Add3~14 Add3~16 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 3.133 ns given_money_temp\[5\] 8 REG LCFF_X23_Y18_N31 5 " "Info: 8: + IC(0.685 ns) + CELL(0.366 ns) = 3.133 ns; Loc. = LCFF_X23_Y18_N31; Fanout = 5; REG Node = 'given_money_temp\[5\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { Add3~16 given_money_temp[5] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.653 ns ( 52.76 % ) " "Info: Total cell delay = 1.653 ns ( 52.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.480 ns ( 47.24 % ) " "Info: Total interconnect delay = 1.480 ns ( 47.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { given_money_temp[1] Add3~3 Add3~6 Add3~9 Add3~12 Add3~14 Add3~16 given_money_temp[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { given_money_temp[1] {} Add3~3 {} Add3~6 {} Add3~9 {} Add3~12 {} Add3~14 {} Add3~16 {} given_money_temp[5] {} } { 0.000ns 0.543ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.685ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 4.721 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 4.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.787 ns) 2.388 ns aft_clk 2 REG LCFF_X31_Y34_N17 3 " "Info: 2: + IC(0.622 ns) + CELL(0.787 ns) = 2.388 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.000 ns) 3.156 ns aft_clk~clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(0.768 ns) + CELL(0.000 ns) = 3.156 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'aft_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { aft_clk aft_clk~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.721 ns given_money_temp\[5\] 4 REG LCFF_X23_Y18_N31 5 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 4.721 ns; Loc. = LCFF_X23_Y18_N31; Fanout = 5; REG Node = 'given_money_temp\[5\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { aft_clk~clkctrl given_money_temp[5] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.78 % ) " "Info: Total cell delay = 2.303 ns ( 48.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.418 ns ( 51.22 % ) " "Info: Total interconnect delay = 2.418 ns ( 51.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money_temp[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money_temp[5] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 4.721 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 4.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.787 ns) 2.388 ns aft_clk 2 REG LCFF_X31_Y34_N17 3 " "Info: 2: + IC(0.622 ns) + CELL(0.787 ns) = 2.388 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.000 ns) 3.156 ns aft_clk~clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(0.768 ns) + CELL(0.000 ns) = 3.156 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'aft_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { aft_clk aft_clk~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.721 ns given_money_temp\[1\] 4 REG LCFF_X23_Y18_N23 8 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 4.721 ns; Loc. = LCFF_X23_Y18_N23; Fanout = 8; REG Node = 'given_money_temp\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { aft_clk~clkctrl given_money_temp[1] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.78 % ) " "Info: Total cell delay = 2.303 ns ( 48.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.418 ns ( 51.22 % ) " "Info: Total interconnect delay = 2.418 ns ( 51.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money_temp[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money_temp[1] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money_temp[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money_temp[5] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money_temp[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money_temp[1] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { given_money_temp[1] Add3~3 Add3~6 Add3~9 Add3~12 Add3~14 Add3~16 given_money_temp[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { given_money_temp[1] {} Add3~3 {} Add3~6 {} Add3~9 {} Add3~12 {} Add3~14 {} Add3~16 {} given_money_temp[5] {} } { 0.000ns 0.543ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.685ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.366ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money_temp[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money_temp[5] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money_temp[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money_temp[1] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "current_state.idle SW\[17\] CLOCK_27 3.797 ns register " "Info: tsu for register \"current_state.idle\" (data pin = \"SW\[17\]\", clock pin = \"CLOCK_27\") is 3.797 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.556 ns + Longest pin register " "Info: + Longest pin to register delay is 8.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 6; PIN Node = 'SW\[17\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.524 ns) + CELL(0.438 ns) 7.814 ns Selector0~0 2 COMB LCCOMB_X25_Y18_N12 1 " "Info: 2: + IC(6.524 ns) + CELL(0.438 ns) = 7.814 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { SW[17] Selector0~0 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.398 ns) 8.472 ns Selector0~1 3 COMB LCCOMB_X25_Y18_N2 1 " "Info: 3: + IC(0.260 ns) + CELL(0.398 ns) = 8.472 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { Selector0~0 Selector0~1 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.556 ns current_state.idle 4 REG LCFF_X25_Y18_N3 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.556 ns; Loc. = LCFF_X25_Y18_N3; Fanout = 7; REG Node = 'current_state.idle'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~1 current_state.idle } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 20.71 % ) " "Info: Total cell delay = 1.772 ns ( 20.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.784 ns ( 79.29 % ) " "Info: Total interconnect delay = 6.784 ns ( 79.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.556 ns" { SW[17] Selector0~0 Selector0~1 current_state.idle } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.556 ns" { SW[17] {} SW[17]~combout {} Selector0~0 {} Selector0~1 {} current_state.idle {} } { 0.000ns 0.000ns 6.524ns 0.260ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 4.723 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 4.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.787 ns) 2.388 ns aft_clk 2 REG LCFF_X31_Y34_N17 3 " "Info: 2: + IC(0.622 ns) + CELL(0.787 ns) = 2.388 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.000 ns) 3.156 ns aft_clk~clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(0.768 ns) + CELL(0.000 ns) = 3.156 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'aft_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { aft_clk aft_clk~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 4.723 ns current_state.idle 4 REG LCFF_X25_Y18_N3 7 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 4.723 ns; Loc. = LCFF_X25_Y18_N3; Fanout = 7; REG Node = 'current_state.idle'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { aft_clk~clkctrl current_state.idle } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.76 % ) " "Info: Total cell delay = 2.303 ns ( 48.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.420 ns ( 51.24 % ) " "Info: Total interconnect delay = 2.420 ns ( 51.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { CLOCK_27 aft_clk aft_clk~clkctrl current_state.idle } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} current_state.idle {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.556 ns" { SW[17] Selector0~0 Selector0~1 current_state.idle } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.556 ns" { SW[17] {} SW[17]~combout {} Selector0~0 {} Selector0~1 {} current_state.idle {} } { 0.000ns 0.000ns 6.524ns 0.260ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.398ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { CLOCK_27 aft_clk aft_clk~clkctrl current_state.idle } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} current_state.idle {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 HEX1\[5\] change_money\[2\] 14.295 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"HEX1\[5\]\" through register \"change_money\[2\]\" is 14.295 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 4.721 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 4.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.787 ns) 2.388 ns aft_clk 2 REG LCFF_X31_Y34_N17 3 " "Info: 2: + IC(0.622 ns) + CELL(0.787 ns) = 2.388 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.000 ns) 3.156 ns aft_clk~clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(0.768 ns) + CELL(0.000 ns) = 3.156 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'aft_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { aft_clk aft_clk~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.721 ns change_money\[2\] 4 REG LCFF_X23_Y18_N11 15 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 4.721 ns; Loc. = LCFF_X23_Y18_N11; Fanout = 15; REG Node = 'change_money\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { aft_clk~clkctrl change_money[2] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.78 % ) " "Info: Total cell delay = 2.303 ns ( 48.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.418 ns ( 51.22 % ) " "Info: Total interconnect delay = 2.418 ns ( 51.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { CLOCK_27 aft_clk aft_clk~clkctrl change_money[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} change_money[2] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.324 ns + Longest register pin " "Info: + Longest register to pin delay is 9.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns change_money\[2\] 1 REG LCFF_X23_Y18_N11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N11; Fanout = 15; REG Node = 'change_money\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_money[2] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.420 ns) 0.928 ns WideOr25~0 2 COMB LCCOMB_X23_Y18_N6 1 " "Info: 2: + IC(0.508 ns) + CELL(0.420 ns) = 0.928 ns; Loc. = LCCOMB_X23_Y18_N6; Fanout = 1; COMB Node = 'WideOr25~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { change_money[2] WideOr25~0 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 264 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.416 ns) 2.322 ns WideOr25~2 3 COMB LCCOMB_X24_Y16_N20 4 " "Info: 3: + IC(0.978 ns) + CELL(0.416 ns) = 2.322 ns; Loc. = LCCOMB_X24_Y16_N20; Fanout = 4; COMB Node = 'WideOr25~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { WideOr25~0 WideOr25~2 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 264 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.370 ns) + CELL(2.632 ns) 9.324 ns HEX1\[5\] 4 PIN PIN_AA23 0 " "Info: 4: + IC(4.370 ns) + CELL(2.632 ns) = 9.324 ns; Loc. = PIN_AA23; Fanout = 0; PIN Node = 'HEX1\[5\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { WideOr25~2 HEX1[5] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.468 ns ( 37.19 % ) " "Info: Total cell delay = 3.468 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.856 ns ( 62.81 % ) " "Info: Total interconnect delay = 5.856 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.324 ns" { change_money[2] WideOr25~0 WideOr25~2 HEX1[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.324 ns" { change_money[2] {} WideOr25~0 {} WideOr25~2 {} HEX1[5] {} } { 0.000ns 0.508ns 0.978ns 4.370ns } { 0.000ns 0.420ns 0.416ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { CLOCK_27 aft_clk aft_clk~clkctrl change_money[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} change_money[2] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.324 ns" { change_money[2] WideOr25~0 WideOr25~2 HEX1[5] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.324 ns" { change_money[2] {} WideOr25~0 {} WideOr25~2 {} HEX1[5] {} } { 0.000ns 0.508ns 0.978ns 4.370ns } { 0.000ns 0.420ns 0.416ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[14\] LEDR\[14\] 9.868 ns Longest " "Info: Longest tpd from source pin \"SW\[14\]\" to destination pin \"LEDR\[14\]\" is 9.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'SW\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.228 ns) + CELL(2.798 ns) 9.868 ns LEDR\[14\] 2 PIN PIN_AF13 0 " "Info: 2: + IC(6.228 ns) + CELL(2.798 ns) = 9.868 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'LEDR\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.026 ns" { SW[14] LEDR[14] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 36.89 % ) " "Info: Total cell delay = 3.640 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.228 ns ( 63.11 % ) " "Info: Total interconnect delay = 6.228 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.868 ns" { SW[14] LEDR[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.868 ns" { SW[14] {} SW[14]~combout {} LEDR[14] {} } { 0.000ns 0.000ns 6.228ns } { 0.000ns 0.842ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "given_money_temp\[0\] SW\[10\] CLOCK_27 2.419 ns register " "Info: th for register \"given_money_temp\[0\]\" (data pin = \"SW\[10\]\", clock pin = \"CLOCK_27\") is 2.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 4.722 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 4.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.787 ns) 2.388 ns aft_clk 2 REG LCFF_X31_Y34_N17 3 " "Info: 2: + IC(0.622 ns) + CELL(0.787 ns) = 2.388 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.000 ns) 3.156 ns aft_clk~clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(0.768 ns) + CELL(0.000 ns) = 3.156 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'aft_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { aft_clk aft_clk~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.722 ns given_money_temp\[0\] 4 REG LCFF_X24_Y18_N1 7 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.722 ns; Loc. = LCFF_X24_Y18_N1; Fanout = 7; REG Node = 'given_money_temp\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { aft_clk~clkctrl given_money_temp[0] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.77 % ) " "Info: Total cell delay = 2.303 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 51.23 % ) " "Info: Total interconnect delay = 2.419 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money_temp[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.722 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money_temp[0] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.029ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.569 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 PIN PIN_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 8; PIN Node = 'SW\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.413 ns) 2.485 ns given_money_temp\[0\]~33 2 COMB LCCOMB_X24_Y18_N0 1 " "Info: 2: + IC(1.073 ns) + CELL(0.413 ns) = 2.485 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 1; COMB Node = 'given_money_temp\[0\]~33'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { SW[10] given_money_temp[0]~33 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.569 ns given_money_temp\[0\] 3 REG LCFF_X24_Y18_N1 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.569 ns; Loc. = LCFF_X24_Y18_N1; Fanout = 7; REG Node = 'given_money_temp\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { given_money_temp[0]~33 given_money_temp[0] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 58.23 % ) " "Info: Total cell delay = 1.496 ns ( 58.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 41.77 % ) " "Info: Total interconnect delay = 1.073 ns ( 41.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { SW[10] given_money_temp[0]~33 given_money_temp[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { SW[10] {} SW[10]~combout {} given_money_temp[0]~33 {} given_money_temp[0] {} } { 0.000ns 0.000ns 1.073ns 0.000ns } { 0.000ns 0.999ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money_temp[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.722 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money_temp[0] {} } { 0.000ns 0.000ns 0.622ns 0.768ns 1.029ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { SW[10] given_money_temp[0]~33 given_money_temp[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { SW[10] {} SW[10]~combout {} given_money_temp[0]~33 {} given_money_temp[0] {} } { 0.000ns 0.000ns 1.073ns 0.000ns } { 0.000ns 0.999ns 0.413ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 01 09:56:10 2018 " "Info: Processing ended: Sun Apr 01 09:56:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
