Classic Timing Analyzer report for lab5
Wed Nov 16 10:46:27 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                               ;
+------------------------------+-------+---------------+-------------+------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.454 ns    ; d          ; q_stat$latch ; --         ; c        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.226 ns    ; q_din~reg0 ; q_din        ; c          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.660 ns    ; d          ; q_stat$latch ; --         ; c        ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To           ; To Clock ;
+-------+--------------+------------+------+--------------+----------+
; N/A   ; None         ; 1.454 ns   ; d    ; q_stat$latch ; c        ;
; N/A   ; None         ; 0.304 ns   ; d    ; q_din~reg0   ; c        ;
+-------+--------------+------------+------+--------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+--------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To     ; From Clock ;
+-------+--------------+------------+--------------+--------+------------+
; N/A   ; None         ; 9.226 ns   ; q_din~reg0   ; q_din  ; c          ;
; N/A   ; None         ; 9.187 ns   ; q_stat$latch ; q_stat ; c          ;
+-------+--------------+------------+--------------+--------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To           ; To Clock ;
+---------------+-------------+-----------+------+--------------+----------+
; N/A           ; None        ; 0.660 ns  ; d    ; q_stat$latch ; c        ;
; N/A           ; None        ; 0.250 ns  ; d    ; q_din~reg0   ; c        ;
+---------------+-------------+-----------+------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Nov 16 10:46:27 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "q_stat$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c" is an undefined clock
Info: tsu for register "q_stat$latch" (data pin = "d", clock pin = "c") is 1.454 ns
    Info: + Longest pin to register delay is 5.561 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 2; PIN Node = 'd'
        Info: 2: + IC(4.229 ns) + CELL(0.200 ns) = 5.561 ns; Loc. = LC_X2_Y1_N3; Fanout = 1; REG Node = 'q_stat$latch'
        Info: Total cell delay = 1.332 ns ( 23.95 % )
        Info: Total interconnect delay = 4.229 ns ( 76.05 % )
    Info: + Micro setup delay of destination is 2.114 ns
    Info: - Shortest clock path from clock "c" to destination register is 6.221 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'c'
        Info: 2: + IC(4.578 ns) + CELL(0.511 ns) = 6.221 ns; Loc. = LC_X2_Y1_N3; Fanout = 1; REG Node = 'q_stat$latch'
        Info: Total cell delay = 1.643 ns ( 26.41 % )
        Info: Total interconnect delay = 4.578 ns ( 73.59 % )
Info: tco from clock "c" to destination pin "q_din" through register "q_din~reg0" is 9.226 ns
    Info: + Longest clock path from clock "c" to source register is 5.716 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'c'
        Info: 2: + IC(3.666 ns) + CELL(0.918 ns) = 5.716 ns; Loc. = LC_X2_Y1_N2; Fanout = 1; REG Node = 'q_din~reg0'
        Info: Total cell delay = 2.050 ns ( 35.86 % )
        Info: Total interconnect delay = 3.666 ns ( 64.14 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 3.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y1_N2; Fanout = 1; REG Node = 'q_din~reg0'
        Info: 2: + IC(0.812 ns) + CELL(2.322 ns) = 3.134 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'q_din'
        Info: Total cell delay = 2.322 ns ( 74.09 % )
        Info: Total interconnect delay = 0.812 ns ( 25.91 % )
Info: th for register "q_stat$latch" (data pin = "d", clock pin = "c") is 0.660 ns
    Info: + Longest clock path from clock "c" to destination register is 6.221 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'c'
        Info: 2: + IC(4.578 ns) + CELL(0.511 ns) = 6.221 ns; Loc. = LC_X2_Y1_N3; Fanout = 1; REG Node = 'q_stat$latch'
        Info: Total cell delay = 1.643 ns ( 26.41 % )
        Info: Total interconnect delay = 4.578 ns ( 73.59 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.561 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 2; PIN Node = 'd'
        Info: 2: + IC(4.229 ns) + CELL(0.200 ns) = 5.561 ns; Loc. = LC_X2_Y1_N3; Fanout = 1; REG Node = 'q_stat$latch'
        Info: Total cell delay = 1.332 ns ( 23.95 % )
        Info: Total interconnect delay = 4.229 ns ( 76.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Wed Nov 16 10:46:27 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


