/**
 * \file IfxBmu_bf.h
 * \brief
 * \copyright Copyright (c) 2014 Infineon Technologies AG. All rights reserved.
 *
 * Version: TC27XA_TS_V3.0.1.R2
 * Specification: TC27xA_TS_V3.0.1_SFR_OPEN_MARKET.xml (Revision: V3.0.1)
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) is supplying this file for use
 * exclusively with Infineon's microcontroller products. This file can be freely
 * distributed within development tools that are supporting such microcontroller
 * products.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * \defgroup IfxLld_Bmu_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxLld_Bmu
 * 
 */
#ifndef IFXBMU_BF_H
#define IFXBMU_BF_H 1
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Bmu_BitfieldsMask
 * \{  */

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN0 */
#define IFX_BMU_ACCEN0_EN0_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN0 */
#define IFX_BMU_ACCEN0_EN0_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN0 */
#define IFX_BMU_ACCEN0_EN0_OFF (0)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN10 */
#define IFX_BMU_ACCEN0_EN10_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN10 */
#define IFX_BMU_ACCEN0_EN10_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN10 */
#define IFX_BMU_ACCEN0_EN10_OFF (10)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN11 */
#define IFX_BMU_ACCEN0_EN11_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN11 */
#define IFX_BMU_ACCEN0_EN11_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN11 */
#define IFX_BMU_ACCEN0_EN11_OFF (11)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN12 */
#define IFX_BMU_ACCEN0_EN12_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN12 */
#define IFX_BMU_ACCEN0_EN12_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN12 */
#define IFX_BMU_ACCEN0_EN12_OFF (12)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN13 */
#define IFX_BMU_ACCEN0_EN13_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN13 */
#define IFX_BMU_ACCEN0_EN13_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN13 */
#define IFX_BMU_ACCEN0_EN13_OFF (13)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN14 */
#define IFX_BMU_ACCEN0_EN14_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN14 */
#define IFX_BMU_ACCEN0_EN14_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN14 */
#define IFX_BMU_ACCEN0_EN14_OFF (14)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN15 */
#define IFX_BMU_ACCEN0_EN15_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN15 */
#define IFX_BMU_ACCEN0_EN15_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN15 */
#define IFX_BMU_ACCEN0_EN15_OFF (15)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN16 */
#define IFX_BMU_ACCEN0_EN16_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN16 */
#define IFX_BMU_ACCEN0_EN16_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN16 */
#define IFX_BMU_ACCEN0_EN16_OFF (16)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN17 */
#define IFX_BMU_ACCEN0_EN17_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN17 */
#define IFX_BMU_ACCEN0_EN17_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN17 */
#define IFX_BMU_ACCEN0_EN17_OFF (17)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN18 */
#define IFX_BMU_ACCEN0_EN18_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN18 */
#define IFX_BMU_ACCEN0_EN18_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN18 */
#define IFX_BMU_ACCEN0_EN18_OFF (18)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN19 */
#define IFX_BMU_ACCEN0_EN19_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN19 */
#define IFX_BMU_ACCEN0_EN19_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN19 */
#define IFX_BMU_ACCEN0_EN19_OFF (19)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN1 */
#define IFX_BMU_ACCEN0_EN1_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN1 */
#define IFX_BMU_ACCEN0_EN1_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN1 */
#define IFX_BMU_ACCEN0_EN1_OFF (1)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN20 */
#define IFX_BMU_ACCEN0_EN20_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN20 */
#define IFX_BMU_ACCEN0_EN20_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN20 */
#define IFX_BMU_ACCEN0_EN20_OFF (20)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN21 */
#define IFX_BMU_ACCEN0_EN21_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN21 */
#define IFX_BMU_ACCEN0_EN21_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN21 */
#define IFX_BMU_ACCEN0_EN21_OFF (21)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN22 */
#define IFX_BMU_ACCEN0_EN22_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN22 */
#define IFX_BMU_ACCEN0_EN22_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN22 */
#define IFX_BMU_ACCEN0_EN22_OFF (22)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN23 */
#define IFX_BMU_ACCEN0_EN23_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN23 */
#define IFX_BMU_ACCEN0_EN23_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN23 */
#define IFX_BMU_ACCEN0_EN23_OFF (23)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN24 */
#define IFX_BMU_ACCEN0_EN24_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN24 */
#define IFX_BMU_ACCEN0_EN24_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN24 */
#define IFX_BMU_ACCEN0_EN24_OFF (24)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN25 */
#define IFX_BMU_ACCEN0_EN25_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN25 */
#define IFX_BMU_ACCEN0_EN25_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN25 */
#define IFX_BMU_ACCEN0_EN25_OFF (25)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN26 */
#define IFX_BMU_ACCEN0_EN26_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN26 */
#define IFX_BMU_ACCEN0_EN26_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN26 */
#define IFX_BMU_ACCEN0_EN26_OFF (26)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN27 */
#define IFX_BMU_ACCEN0_EN27_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN27 */
#define IFX_BMU_ACCEN0_EN27_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN27 */
#define IFX_BMU_ACCEN0_EN27_OFF (27)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN28 */
#define IFX_BMU_ACCEN0_EN28_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN28 */
#define IFX_BMU_ACCEN0_EN28_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN28 */
#define IFX_BMU_ACCEN0_EN28_OFF (28)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN29 */
#define IFX_BMU_ACCEN0_EN29_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN29 */
#define IFX_BMU_ACCEN0_EN29_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN29 */
#define IFX_BMU_ACCEN0_EN29_OFF (29)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN2 */
#define IFX_BMU_ACCEN0_EN2_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN2 */
#define IFX_BMU_ACCEN0_EN2_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN2 */
#define IFX_BMU_ACCEN0_EN2_OFF (2)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN30 */
#define IFX_BMU_ACCEN0_EN30_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN30 */
#define IFX_BMU_ACCEN0_EN30_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN30 */
#define IFX_BMU_ACCEN0_EN30_OFF (30)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN31 */
#define IFX_BMU_ACCEN0_EN31_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN31 */
#define IFX_BMU_ACCEN0_EN31_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN31 */
#define IFX_BMU_ACCEN0_EN31_OFF (31)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN3 */
#define IFX_BMU_ACCEN0_EN3_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN3 */
#define IFX_BMU_ACCEN0_EN3_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN3 */
#define IFX_BMU_ACCEN0_EN3_OFF (3)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN4 */
#define IFX_BMU_ACCEN0_EN4_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN4 */
#define IFX_BMU_ACCEN0_EN4_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN4 */
#define IFX_BMU_ACCEN0_EN4_OFF (4)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN5 */
#define IFX_BMU_ACCEN0_EN5_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN5 */
#define IFX_BMU_ACCEN0_EN5_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN5 */
#define IFX_BMU_ACCEN0_EN5_OFF (5)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN6 */
#define IFX_BMU_ACCEN0_EN6_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN6 */
#define IFX_BMU_ACCEN0_EN6_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN6 */
#define IFX_BMU_ACCEN0_EN6_OFF (6)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN7 */
#define IFX_BMU_ACCEN0_EN7_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN7 */
#define IFX_BMU_ACCEN0_EN7_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN7 */
#define IFX_BMU_ACCEN0_EN7_OFF (7)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN8 */
#define IFX_BMU_ACCEN0_EN8_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN8 */
#define IFX_BMU_ACCEN0_EN8_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN8 */
#define IFX_BMU_ACCEN0_EN8_OFF (8)

/** \\brief  Length for Ifx_BMU_ACCEN0_Bits.EN9 */
#define IFX_BMU_ACCEN0_EN9_LEN (1)

/** \\brief  Mask for Ifx_BMU_ACCEN0_Bits.EN9 */
#define IFX_BMU_ACCEN0_EN9_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_ACCEN0_Bits.EN9 */
#define IFX_BMU_ACCEN0_EN9_OFF (9)

/** \\brief  Length for Ifx_BMU_CLC_Bits.DISR */
#define IFX_BMU_CLC_DISR_LEN (1)

/** \\brief  Mask for Ifx_BMU_CLC_Bits.DISR */
#define IFX_BMU_CLC_DISR_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_CLC_Bits.DISR */
#define IFX_BMU_CLC_DISR_OFF (0)

/** \\brief  Length for Ifx_BMU_CLC_Bits.DISS */
#define IFX_BMU_CLC_DISS_LEN (1)

/** \\brief  Mask for Ifx_BMU_CLC_Bits.DISS */
#define IFX_BMU_CLC_DISS_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_CLC_Bits.DISS */
#define IFX_BMU_CLC_DISS_OFF (1)

/** \\brief  Length for Ifx_BMU_CLC_Bits.EDIS */
#define IFX_BMU_CLC_EDIS_LEN (1)

/** \\brief  Mask for Ifx_BMU_CLC_Bits.EDIS */
#define IFX_BMU_CLC_EDIS_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_CLC_Bits.EDIS */
#define IFX_BMU_CLC_EDIS_OFF (3)

/** \\brief  Length for Ifx_BMU_CLC_Bits.RMC */
#define IFX_BMU_CLC_RMC_LEN (8)

/** \\brief  Mask for Ifx_BMU_CLC_Bits.RMC */
#define IFX_BMU_CLC_RMC_MSK (0xff)

/** \\brief  Offset for Ifx_BMU_CLC_Bits.RMC */
#define IFX_BMU_CLC_RMC_OFF (8)

/** \\brief  Length for Ifx_BMU_CTL_Bits.MODE */
#define IFX_BMU_CTL_MODE_LEN (1)

/** \\brief  Mask for Ifx_BMU_CTL_Bits.MODE */
#define IFX_BMU_CTL_MODE_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_CTL_Bits.MODE */
#define IFX_BMU_CTL_MODE_OFF (0)

/** \\brief  Length for Ifx_BMU_CTL_Bits.TMF */
#define IFX_BMU_CTL_TMF_LEN (1)

/** \\brief  Mask for Ifx_BMU_CTL_Bits.TMF */
#define IFX_BMU_CTL_TMF_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_CTL_Bits.TMF */
#define IFX_BMU_CTL_TMF_OFF (1)

/** \\brief  Length for Ifx_BMU_FMCTL_Bits.FHT_INT */
#define IFX_BMU_FMCTL_FHT_INT_LEN (1)

/** \\brief  Mask for Ifx_BMU_FMCTL_Bits.FHT_INT */
#define IFX_BMU_FMCTL_FHT_INT_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_FMCTL_Bits.FHT_INT */
#define IFX_BMU_FMCTL_FHT_INT_OFF (0)

/** \\brief  Length for Ifx_BMU_FMCTL_Bits.OVF_INT */
#define IFX_BMU_FMCTL_OVF_INT_LEN (1)

/** \\brief  Mask for Ifx_BMU_FMCTL_Bits.OVF_INT */
#define IFX_BMU_FMCTL_OVF_INT_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_FMCTL_Bits.OVF_INT */
#define IFX_BMU_FMCTL_OVF_INT_OFF (1)

/** \\brief  Length for Ifx_BMU_FMCTL_Bits.UDF_INT */
#define IFX_BMU_FMCTL_UDF_INT_LEN (1)

/** \\brief  Mask for Ifx_BMU_FMCTL_Bits.UDF_INT */
#define IFX_BMU_FMCTL_UDF_INT_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_FMCTL_Bits.UDF_INT */
#define IFX_BMU_FMCTL_UDF_INT_OFF (2)

/** \\brief  Length for Ifx_BMU_FMSTS_Bits.FHT_STS */
#define IFX_BMU_FMSTS_FHT_STS_LEN (1)

/** \\brief  Mask for Ifx_BMU_FMSTS_Bits.FHT_STS */
#define IFX_BMU_FMSTS_FHT_STS_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_FMSTS_Bits.FHT_STS */
#define IFX_BMU_FMSTS_FHT_STS_OFF (0)

/** \\brief  Length for Ifx_BMU_FMSTS_Bits.OVF_STS */
#define IFX_BMU_FMSTS_OVF_STS_LEN (1)

/** \\brief  Mask for Ifx_BMU_FMSTS_Bits.OVF_STS */
#define IFX_BMU_FMSTS_OVF_STS_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_FMSTS_Bits.OVF_STS */
#define IFX_BMU_FMSTS_OVF_STS_OFF (1)

/** \\brief  Length for Ifx_BMU_FMSTS_Bits.UDF_STS */
#define IFX_BMU_FMSTS_UDF_STS_LEN (1)

/** \\brief  Mask for Ifx_BMU_FMSTS_Bits.UDF_STS */
#define IFX_BMU_FMSTS_UDF_STS_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_FMSTS_Bits.UDF_STS */
#define IFX_BMU_FMSTS_UDF_STS_OFF (2)

/** \\brief  Length for Ifx_BMU_FMTH_Bits.FHT */
#define IFX_BMU_FMTH_FHT_LEN (8)

/** \\brief  Mask for Ifx_BMU_FMTH_Bits.FHT */
#define IFX_BMU_FMTH_FHT_MSK (0xff)

/** \\brief  Offset for Ifx_BMU_FMTH_Bits.FHT */
#define IFX_BMU_FMTH_FHT_OFF (0)

/** \\brief  Length for Ifx_BMU_FULLNESS_Bits.FCELLS */
#define IFX_BMU_FULLNESS_FCELLS_LEN (9)

/** \\brief  Mask for Ifx_BMU_FULLNESS_Bits.FCELLS */
#define IFX_BMU_FULLNESS_FCELLS_MSK (0x1ff)

/** \\brief  Offset for Ifx_BMU_FULLNESS_Bits.FCELLS */
#define IFX_BMU_FULLNESS_FCELLS_OFF (16)

/** \\brief  Length for Ifx_BMU_FULLNESS_Bits.UCELLS */
#define IFX_BMU_FULLNESS_UCELLS_LEN (9)

/** \\brief  Mask for Ifx_BMU_FULLNESS_Bits.UCELLS */
#define IFX_BMU_FULLNESS_UCELLS_MSK (0x1ff)

/** \\brief  Offset for Ifx_BMU_FULLNESS_Bits.UCELLS */
#define IFX_BMU_FULLNESS_UCELLS_OFF (0)

/** \\brief  Length for Ifx_BMU_ID_Bits.MODNUMBER */
#define IFX_BMU_ID_MODNUMBER_LEN (16)

/** \\brief  Mask for Ifx_BMU_ID_Bits.MODNUMBER */
#define IFX_BMU_ID_MODNUMBER_MSK (0xffff)

/** \\brief  Offset for Ifx_BMU_ID_Bits.MODNUMBER */
#define IFX_BMU_ID_MODNUMBER_OFF (16)

/** \\brief  Length for Ifx_BMU_ID_Bits.MODREV */
#define IFX_BMU_ID_MODREV_LEN (8)

/** \\brief  Mask for Ifx_BMU_ID_Bits.MODREV */
#define IFX_BMU_ID_MODREV_MSK (0xff)

/** \\brief  Offset for Ifx_BMU_ID_Bits.MODREV */
#define IFX_BMU_ID_MODREV_OFF (0)

/** \\brief  Length for Ifx_BMU_ID_Bits.MODTYPE */
#define IFX_BMU_ID_MODTYPE_LEN (8)

/** \\brief  Mask for Ifx_BMU_ID_Bits.MODTYPE */
#define IFX_BMU_ID_MODTYPE_MSK (0xff)

/** \\brief  Offset for Ifx_BMU_ID_Bits.MODTYPE */
#define IFX_BMU_ID_MODTYPE_OFF (8)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL0 */
#define IFX_BMU_PSET0_FPI_SEL0_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL0 */
#define IFX_BMU_PSET0_FPI_SEL0_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL0 */
#define IFX_BMU_PSET0_FPI_SEL0_OFF (0)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL10 */
#define IFX_BMU_PSET0_FPI_SEL10_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL10 */
#define IFX_BMU_PSET0_FPI_SEL10_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL10 */
#define IFX_BMU_PSET0_FPI_SEL10_OFF (10)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL11 */
#define IFX_BMU_PSET0_FPI_SEL11_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL11 */
#define IFX_BMU_PSET0_FPI_SEL11_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL11 */
#define IFX_BMU_PSET0_FPI_SEL11_OFF (11)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL12 */
#define IFX_BMU_PSET0_FPI_SEL12_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL12 */
#define IFX_BMU_PSET0_FPI_SEL12_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL12 */
#define IFX_BMU_PSET0_FPI_SEL12_OFF (12)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL13 */
#define IFX_BMU_PSET0_FPI_SEL13_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL13 */
#define IFX_BMU_PSET0_FPI_SEL13_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL13 */
#define IFX_BMU_PSET0_FPI_SEL13_OFF (13)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL14 */
#define IFX_BMU_PSET0_FPI_SEL14_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL14 */
#define IFX_BMU_PSET0_FPI_SEL14_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL14 */
#define IFX_BMU_PSET0_FPI_SEL14_OFF (14)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL15 */
#define IFX_BMU_PSET0_FPI_SEL15_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL15 */
#define IFX_BMU_PSET0_FPI_SEL15_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL15 */
#define IFX_BMU_PSET0_FPI_SEL15_OFF (15)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL16 */
#define IFX_BMU_PSET0_FPI_SEL16_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL16 */
#define IFX_BMU_PSET0_FPI_SEL16_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL16 */
#define IFX_BMU_PSET0_FPI_SEL16_OFF (16)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL17 */
#define IFX_BMU_PSET0_FPI_SEL17_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL17 */
#define IFX_BMU_PSET0_FPI_SEL17_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL17 */
#define IFX_BMU_PSET0_FPI_SEL17_OFF (17)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL18 */
#define IFX_BMU_PSET0_FPI_SEL18_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL18 */
#define IFX_BMU_PSET0_FPI_SEL18_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL18 */
#define IFX_BMU_PSET0_FPI_SEL18_OFF (18)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL19 */
#define IFX_BMU_PSET0_FPI_SEL19_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL19 */
#define IFX_BMU_PSET0_FPI_SEL19_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL19 */
#define IFX_BMU_PSET0_FPI_SEL19_OFF (19)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL1 */
#define IFX_BMU_PSET0_FPI_SEL1_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL1 */
#define IFX_BMU_PSET0_FPI_SEL1_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL1 */
#define IFX_BMU_PSET0_FPI_SEL1_OFF (1)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL20 */
#define IFX_BMU_PSET0_FPI_SEL20_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL20 */
#define IFX_BMU_PSET0_FPI_SEL20_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL20 */
#define IFX_BMU_PSET0_FPI_SEL20_OFF (20)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL21 */
#define IFX_BMU_PSET0_FPI_SEL21_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL21 */
#define IFX_BMU_PSET0_FPI_SEL21_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL21 */
#define IFX_BMU_PSET0_FPI_SEL21_OFF (21)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL22 */
#define IFX_BMU_PSET0_FPI_SEL22_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL22 */
#define IFX_BMU_PSET0_FPI_SEL22_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL22 */
#define IFX_BMU_PSET0_FPI_SEL22_OFF (22)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL23 */
#define IFX_BMU_PSET0_FPI_SEL23_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL23 */
#define IFX_BMU_PSET0_FPI_SEL23_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL23 */
#define IFX_BMU_PSET0_FPI_SEL23_OFF (23)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL24 */
#define IFX_BMU_PSET0_FPI_SEL24_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL24 */
#define IFX_BMU_PSET0_FPI_SEL24_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL24 */
#define IFX_BMU_PSET0_FPI_SEL24_OFF (24)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL25 */
#define IFX_BMU_PSET0_FPI_SEL25_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL25 */
#define IFX_BMU_PSET0_FPI_SEL25_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL25 */
#define IFX_BMU_PSET0_FPI_SEL25_OFF (25)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL26 */
#define IFX_BMU_PSET0_FPI_SEL26_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL26 */
#define IFX_BMU_PSET0_FPI_SEL26_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL26 */
#define IFX_BMU_PSET0_FPI_SEL26_OFF (26)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL27 */
#define IFX_BMU_PSET0_FPI_SEL27_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL27 */
#define IFX_BMU_PSET0_FPI_SEL27_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL27 */
#define IFX_BMU_PSET0_FPI_SEL27_OFF (27)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL28 */
#define IFX_BMU_PSET0_FPI_SEL28_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL28 */
#define IFX_BMU_PSET0_FPI_SEL28_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL28 */
#define IFX_BMU_PSET0_FPI_SEL28_OFF (28)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL29 */
#define IFX_BMU_PSET0_FPI_SEL29_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL29 */
#define IFX_BMU_PSET0_FPI_SEL29_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL29 */
#define IFX_BMU_PSET0_FPI_SEL29_OFF (29)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL2 */
#define IFX_BMU_PSET0_FPI_SEL2_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL2 */
#define IFX_BMU_PSET0_FPI_SEL2_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL2 */
#define IFX_BMU_PSET0_FPI_SEL2_OFF (2)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL30 */
#define IFX_BMU_PSET0_FPI_SEL30_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL30 */
#define IFX_BMU_PSET0_FPI_SEL30_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL30 */
#define IFX_BMU_PSET0_FPI_SEL30_OFF (30)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL31 */
#define IFX_BMU_PSET0_FPI_SEL31_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL31 */
#define IFX_BMU_PSET0_FPI_SEL31_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL31 */
#define IFX_BMU_PSET0_FPI_SEL31_OFF (31)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL3 */
#define IFX_BMU_PSET0_FPI_SEL3_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL3 */
#define IFX_BMU_PSET0_FPI_SEL3_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL3 */
#define IFX_BMU_PSET0_FPI_SEL3_OFF (3)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL4 */
#define IFX_BMU_PSET0_FPI_SEL4_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL4 */
#define IFX_BMU_PSET0_FPI_SEL4_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL4 */
#define IFX_BMU_PSET0_FPI_SEL4_OFF (4)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL5 */
#define IFX_BMU_PSET0_FPI_SEL5_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL5 */
#define IFX_BMU_PSET0_FPI_SEL5_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL5 */
#define IFX_BMU_PSET0_FPI_SEL5_OFF (5)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL6 */
#define IFX_BMU_PSET0_FPI_SEL6_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL6 */
#define IFX_BMU_PSET0_FPI_SEL6_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL6 */
#define IFX_BMU_PSET0_FPI_SEL6_OFF (6)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL7 */
#define IFX_BMU_PSET0_FPI_SEL7_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL7 */
#define IFX_BMU_PSET0_FPI_SEL7_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL7 */
#define IFX_BMU_PSET0_FPI_SEL7_OFF (7)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL8 */
#define IFX_BMU_PSET0_FPI_SEL8_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL8 */
#define IFX_BMU_PSET0_FPI_SEL8_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL8 */
#define IFX_BMU_PSET0_FPI_SEL8_OFF (8)

/** \\brief  Length for Ifx_BMU_PSET0_Bits.FPI_SEL9 */
#define IFX_BMU_PSET0_FPI_SEL9_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET0_Bits.FPI_SEL9 */
#define IFX_BMU_PSET0_FPI_SEL9_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET0_Bits.FPI_SEL9 */
#define IFX_BMU_PSET0_FPI_SEL9_OFF (9)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL32 */
#define IFX_BMU_PSET1_FPI_SEL32_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL32 */
#define IFX_BMU_PSET1_FPI_SEL32_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL32 */
#define IFX_BMU_PSET1_FPI_SEL32_OFF (0)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL33 */
#define IFX_BMU_PSET1_FPI_SEL33_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL33 */
#define IFX_BMU_PSET1_FPI_SEL33_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL33 */
#define IFX_BMU_PSET1_FPI_SEL33_OFF (1)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL34 */
#define IFX_BMU_PSET1_FPI_SEL34_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL34 */
#define IFX_BMU_PSET1_FPI_SEL34_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL34 */
#define IFX_BMU_PSET1_FPI_SEL34_OFF (2)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL35 */
#define IFX_BMU_PSET1_FPI_SEL35_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL35 */
#define IFX_BMU_PSET1_FPI_SEL35_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL35 */
#define IFX_BMU_PSET1_FPI_SEL35_OFF (3)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL36 */
#define IFX_BMU_PSET1_FPI_SEL36_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL36 */
#define IFX_BMU_PSET1_FPI_SEL36_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL36 */
#define IFX_BMU_PSET1_FPI_SEL36_OFF (4)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL37 */
#define IFX_BMU_PSET1_FPI_SEL37_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL37 */
#define IFX_BMU_PSET1_FPI_SEL37_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL37 */
#define IFX_BMU_PSET1_FPI_SEL37_OFF (5)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL38 */
#define IFX_BMU_PSET1_FPI_SEL38_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL38 */
#define IFX_BMU_PSET1_FPI_SEL38_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL38 */
#define IFX_BMU_PSET1_FPI_SEL38_OFF (6)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL39 */
#define IFX_BMU_PSET1_FPI_SEL39_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL39 */
#define IFX_BMU_PSET1_FPI_SEL39_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL39 */
#define IFX_BMU_PSET1_FPI_SEL39_OFF (7)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL40 */
#define IFX_BMU_PSET1_FPI_SEL40_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL40 */
#define IFX_BMU_PSET1_FPI_SEL40_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL40 */
#define IFX_BMU_PSET1_FPI_SEL40_OFF (8)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL41 */
#define IFX_BMU_PSET1_FPI_SEL41_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL41 */
#define IFX_BMU_PSET1_FPI_SEL41_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL41 */
#define IFX_BMU_PSET1_FPI_SEL41_OFF (9)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL42 */
#define IFX_BMU_PSET1_FPI_SEL42_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL42 */
#define IFX_BMU_PSET1_FPI_SEL42_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL42 */
#define IFX_BMU_PSET1_FPI_SEL42_OFF (10)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL43 */
#define IFX_BMU_PSET1_FPI_SEL43_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL43 */
#define IFX_BMU_PSET1_FPI_SEL43_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL43 */
#define IFX_BMU_PSET1_FPI_SEL43_OFF (11)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL44 */
#define IFX_BMU_PSET1_FPI_SEL44_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL44 */
#define IFX_BMU_PSET1_FPI_SEL44_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL44 */
#define IFX_BMU_PSET1_FPI_SEL44_OFF (12)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL45 */
#define IFX_BMU_PSET1_FPI_SEL45_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL45 */
#define IFX_BMU_PSET1_FPI_SEL45_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL45 */
#define IFX_BMU_PSET1_FPI_SEL45_OFF (13)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL46 */
#define IFX_BMU_PSET1_FPI_SEL46_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL46 */
#define IFX_BMU_PSET1_FPI_SEL46_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL46 */
#define IFX_BMU_PSET1_FPI_SEL46_OFF (14)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL47 */
#define IFX_BMU_PSET1_FPI_SEL47_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL47 */
#define IFX_BMU_PSET1_FPI_SEL47_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL47 */
#define IFX_BMU_PSET1_FPI_SEL47_OFF (15)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL48 */
#define IFX_BMU_PSET1_FPI_SEL48_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL48 */
#define IFX_BMU_PSET1_FPI_SEL48_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL48 */
#define IFX_BMU_PSET1_FPI_SEL48_OFF (16)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL49 */
#define IFX_BMU_PSET1_FPI_SEL49_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL49 */
#define IFX_BMU_PSET1_FPI_SEL49_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL49 */
#define IFX_BMU_PSET1_FPI_SEL49_OFF (17)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL50 */
#define IFX_BMU_PSET1_FPI_SEL50_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL50 */
#define IFX_BMU_PSET1_FPI_SEL50_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL50 */
#define IFX_BMU_PSET1_FPI_SEL50_OFF (18)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL51 */
#define IFX_BMU_PSET1_FPI_SEL51_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL51 */
#define IFX_BMU_PSET1_FPI_SEL51_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL51 */
#define IFX_BMU_PSET1_FPI_SEL51_OFF (19)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL52 */
#define IFX_BMU_PSET1_FPI_SEL52_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL52 */
#define IFX_BMU_PSET1_FPI_SEL52_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL52 */
#define IFX_BMU_PSET1_FPI_SEL52_OFF (20)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL53 */
#define IFX_BMU_PSET1_FPI_SEL53_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL53 */
#define IFX_BMU_PSET1_FPI_SEL53_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL53 */
#define IFX_BMU_PSET1_FPI_SEL53_OFF (21)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL54 */
#define IFX_BMU_PSET1_FPI_SEL54_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL54 */
#define IFX_BMU_PSET1_FPI_SEL54_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL54 */
#define IFX_BMU_PSET1_FPI_SEL54_OFF (22)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL55 */
#define IFX_BMU_PSET1_FPI_SEL55_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL55 */
#define IFX_BMU_PSET1_FPI_SEL55_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL55 */
#define IFX_BMU_PSET1_FPI_SEL55_OFF (23)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL56 */
#define IFX_BMU_PSET1_FPI_SEL56_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL56 */
#define IFX_BMU_PSET1_FPI_SEL56_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL56 */
#define IFX_BMU_PSET1_FPI_SEL56_OFF (24)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL57 */
#define IFX_BMU_PSET1_FPI_SEL57_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL57 */
#define IFX_BMU_PSET1_FPI_SEL57_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL57 */
#define IFX_BMU_PSET1_FPI_SEL57_OFF (25)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL58 */
#define IFX_BMU_PSET1_FPI_SEL58_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL58 */
#define IFX_BMU_PSET1_FPI_SEL58_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL58 */
#define IFX_BMU_PSET1_FPI_SEL58_OFF (26)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL59 */
#define IFX_BMU_PSET1_FPI_SEL59_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL59 */
#define IFX_BMU_PSET1_FPI_SEL59_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL59 */
#define IFX_BMU_PSET1_FPI_SEL59_OFF (27)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL60 */
#define IFX_BMU_PSET1_FPI_SEL60_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL60 */
#define IFX_BMU_PSET1_FPI_SEL60_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL60 */
#define IFX_BMU_PSET1_FPI_SEL60_OFF (28)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL61 */
#define IFX_BMU_PSET1_FPI_SEL61_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL61 */
#define IFX_BMU_PSET1_FPI_SEL61_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL61 */
#define IFX_BMU_PSET1_FPI_SEL61_OFF (29)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL62 */
#define IFX_BMU_PSET1_FPI_SEL62_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL62 */
#define IFX_BMU_PSET1_FPI_SEL62_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL62 */
#define IFX_BMU_PSET1_FPI_SEL62_OFF (30)

/** \\brief  Length for Ifx_BMU_PSET1_Bits.FPI_SEL63 */
#define IFX_BMU_PSET1_FPI_SEL63_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET1_Bits.FPI_SEL63 */
#define IFX_BMU_PSET1_FPI_SEL63_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET1_Bits.FPI_SEL63 */
#define IFX_BMU_PSET1_FPI_SEL63_OFF (31)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL64 */
#define IFX_BMU_PSET2_FPI_SEL64_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL64 */
#define IFX_BMU_PSET2_FPI_SEL64_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL64 */
#define IFX_BMU_PSET2_FPI_SEL64_OFF (0)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL65 */
#define IFX_BMU_PSET2_FPI_SEL65_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL65 */
#define IFX_BMU_PSET2_FPI_SEL65_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL65 */
#define IFX_BMU_PSET2_FPI_SEL65_OFF (1)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL66 */
#define IFX_BMU_PSET2_FPI_SEL66_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL66 */
#define IFX_BMU_PSET2_FPI_SEL66_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL66 */
#define IFX_BMU_PSET2_FPI_SEL66_OFF (2)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL67 */
#define IFX_BMU_PSET2_FPI_SEL67_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL67 */
#define IFX_BMU_PSET2_FPI_SEL67_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL67 */
#define IFX_BMU_PSET2_FPI_SEL67_OFF (3)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL68 */
#define IFX_BMU_PSET2_FPI_SEL68_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL68 */
#define IFX_BMU_PSET2_FPI_SEL68_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL68 */
#define IFX_BMU_PSET2_FPI_SEL68_OFF (4)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL69 */
#define IFX_BMU_PSET2_FPI_SEL69_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL69 */
#define IFX_BMU_PSET2_FPI_SEL69_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL69 */
#define IFX_BMU_PSET2_FPI_SEL69_OFF (5)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL70 */
#define IFX_BMU_PSET2_FPI_SEL70_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL70 */
#define IFX_BMU_PSET2_FPI_SEL70_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL70 */
#define IFX_BMU_PSET2_FPI_SEL70_OFF (6)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL71 */
#define IFX_BMU_PSET2_FPI_SEL71_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL71 */
#define IFX_BMU_PSET2_FPI_SEL71_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL71 */
#define IFX_BMU_PSET2_FPI_SEL71_OFF (7)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL72 */
#define IFX_BMU_PSET2_FPI_SEL72_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL72 */
#define IFX_BMU_PSET2_FPI_SEL72_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL72 */
#define IFX_BMU_PSET2_FPI_SEL72_OFF (8)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL73 */
#define IFX_BMU_PSET2_FPI_SEL73_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL73 */
#define IFX_BMU_PSET2_FPI_SEL73_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL73 */
#define IFX_BMU_PSET2_FPI_SEL73_OFF (9)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL74 */
#define IFX_BMU_PSET2_FPI_SEL74_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL74 */
#define IFX_BMU_PSET2_FPI_SEL74_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL74 */
#define IFX_BMU_PSET2_FPI_SEL74_OFF (10)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL75 */
#define IFX_BMU_PSET2_FPI_SEL75_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL75 */
#define IFX_BMU_PSET2_FPI_SEL75_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL75 */
#define IFX_BMU_PSET2_FPI_SEL75_OFF (11)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL76 */
#define IFX_BMU_PSET2_FPI_SEL76_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL76 */
#define IFX_BMU_PSET2_FPI_SEL76_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL76 */
#define IFX_BMU_PSET2_FPI_SEL76_OFF (12)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL77 */
#define IFX_BMU_PSET2_FPI_SEL77_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL77 */
#define IFX_BMU_PSET2_FPI_SEL77_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL77 */
#define IFX_BMU_PSET2_FPI_SEL77_OFF (13)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL78 */
#define IFX_BMU_PSET2_FPI_SEL78_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL78 */
#define IFX_BMU_PSET2_FPI_SEL78_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL78 */
#define IFX_BMU_PSET2_FPI_SEL78_OFF (14)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL79 */
#define IFX_BMU_PSET2_FPI_SEL79_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL79 */
#define IFX_BMU_PSET2_FPI_SEL79_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL79 */
#define IFX_BMU_PSET2_FPI_SEL79_OFF (15)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL80 */
#define IFX_BMU_PSET2_FPI_SEL80_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL80 */
#define IFX_BMU_PSET2_FPI_SEL80_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL80 */
#define IFX_BMU_PSET2_FPI_SEL80_OFF (16)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL81 */
#define IFX_BMU_PSET2_FPI_SEL81_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL81 */
#define IFX_BMU_PSET2_FPI_SEL81_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL81 */
#define IFX_BMU_PSET2_FPI_SEL81_OFF (17)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL82 */
#define IFX_BMU_PSET2_FPI_SEL82_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL82 */
#define IFX_BMU_PSET2_FPI_SEL82_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL82 */
#define IFX_BMU_PSET2_FPI_SEL82_OFF (18)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL83 */
#define IFX_BMU_PSET2_FPI_SEL83_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL83 */
#define IFX_BMU_PSET2_FPI_SEL83_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL83 */
#define IFX_BMU_PSET2_FPI_SEL83_OFF (19)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL84 */
#define IFX_BMU_PSET2_FPI_SEL84_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL84 */
#define IFX_BMU_PSET2_FPI_SEL84_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL84 */
#define IFX_BMU_PSET2_FPI_SEL84_OFF (20)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL85 */
#define IFX_BMU_PSET2_FPI_SEL85_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL85 */
#define IFX_BMU_PSET2_FPI_SEL85_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL85 */
#define IFX_BMU_PSET2_FPI_SEL85_OFF (21)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL86 */
#define IFX_BMU_PSET2_FPI_SEL86_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL86 */
#define IFX_BMU_PSET2_FPI_SEL86_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL86 */
#define IFX_BMU_PSET2_FPI_SEL86_OFF (22)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL87 */
#define IFX_BMU_PSET2_FPI_SEL87_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL87 */
#define IFX_BMU_PSET2_FPI_SEL87_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL87 */
#define IFX_BMU_PSET2_FPI_SEL87_OFF (23)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL88 */
#define IFX_BMU_PSET2_FPI_SEL88_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL88 */
#define IFX_BMU_PSET2_FPI_SEL88_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL88 */
#define IFX_BMU_PSET2_FPI_SEL88_OFF (24)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL89 */
#define IFX_BMU_PSET2_FPI_SEL89_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL89 */
#define IFX_BMU_PSET2_FPI_SEL89_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL89 */
#define IFX_BMU_PSET2_FPI_SEL89_OFF (25)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL90 */
#define IFX_BMU_PSET2_FPI_SEL90_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL90 */
#define IFX_BMU_PSET2_FPI_SEL90_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL90 */
#define IFX_BMU_PSET2_FPI_SEL90_OFF (26)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL91 */
#define IFX_BMU_PSET2_FPI_SEL91_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL91 */
#define IFX_BMU_PSET2_FPI_SEL91_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL91 */
#define IFX_BMU_PSET2_FPI_SEL91_OFF (27)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL92 */
#define IFX_BMU_PSET2_FPI_SEL92_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL92 */
#define IFX_BMU_PSET2_FPI_SEL92_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL92 */
#define IFX_BMU_PSET2_FPI_SEL92_OFF (28)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL93 */
#define IFX_BMU_PSET2_FPI_SEL93_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL93 */
#define IFX_BMU_PSET2_FPI_SEL93_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL93 */
#define IFX_BMU_PSET2_FPI_SEL93_OFF (29)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL94 */
#define IFX_BMU_PSET2_FPI_SEL94_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL94 */
#define IFX_BMU_PSET2_FPI_SEL94_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL94 */
#define IFX_BMU_PSET2_FPI_SEL94_OFF (30)

/** \\brief  Length for Ifx_BMU_PSET2_Bits.FPI_SEL95 */
#define IFX_BMU_PSET2_FPI_SEL95_LEN (1)

/** \\brief  Mask for Ifx_BMU_PSET2_Bits.FPI_SEL95 */
#define IFX_BMU_PSET2_FPI_SEL95_MSK (0x1)

/** \\brief  Offset for Ifx_BMU_PSET2_Bits.FPI_SEL95 */
#define IFX_BMU_PSET2_FPI_SEL95_OFF (31)

/** \\brief  Length for Ifx_BMU_PTR_Bits.RPTR */
#define IFX_BMU_PTR_RPTR_LEN (8)

/** \\brief  Mask for Ifx_BMU_PTR_Bits.RPTR */
#define IFX_BMU_PTR_RPTR_MSK (0xff)

/** \\brief  Offset for Ifx_BMU_PTR_Bits.RPTR */
#define IFX_BMU_PTR_RPTR_OFF (0)

/** \\brief  Length for Ifx_BMU_PTR_Bits.WPTR */
#define IFX_BMU_PTR_WPTR_LEN (8)

/** \\brief  Mask for Ifx_BMU_PTR_Bits.WPTR */
#define IFX_BMU_PTR_WPTR_MSK (0xff)

/** \\brief  Offset for Ifx_BMU_PTR_Bits.WPTR */
#define IFX_BMU_PTR_WPTR_OFF (16)

/** \\brief  Length for Ifx_BMU_TID_Bits.TID0 */
#define IFX_BMU_TID_TID0_LEN (4)

/** \\brief  Mask for Ifx_BMU_TID_Bits.TID0 */
#define IFX_BMU_TID_TID0_MSK (0xf)

/** \\brief  Offset for Ifx_BMU_TID_Bits.TID0 */
#define IFX_BMU_TID_TID0_OFF (0)
/** \}  */
/******************************************************************************/
/******************************************************************************/
#endif /* IFXBMU_BF_H */
