

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_158_12'
================================================================
* Date:           Fri Jun  2 02:54:32 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  8.695 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.390 us|  0.390 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_158_12  |       11|       11|         3|          1|          1|    10|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     146|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     146|    211|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln158_fu_105_p2     |         +|   0|  0|  13|           4|           1|
    |and_ln159_1_fu_204_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln159_fu_198_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln158_fu_99_p2     |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln159_1_fu_168_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln159_2_fu_180_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln159_3_fu_186_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln159_fu_162_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln159_1_fu_192_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln159_fu_174_p2      |        or|   0|  0|   2|           1|           1|
    |max_idx_4_fu_219_p3     |    select|   0|  0|  32|           1|          32|
    |max_val_2_fu_210_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 148|          77|          81|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i             |   9|          2|    4|          8|
    |ap_sig_allocacmp_max_val_load  |   9|          2|   32|         64|
    |max_idx_1_fu_52                |   9|          2|    4|          8|
    |max_idx_fu_48                  |   9|          2|   32|         64|
    |max_val_fu_44                  |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         14|  106|        212|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_reg_263                         |   4|   0|    4|          0|
    |i_reg_263_pp0_iter1_reg           |   4|   0|    4|          0|
    |icmp_ln158_reg_268                |   1|   0|    1|          0|
    |max_idx_1_fu_52                   |   4|   0|    4|          0|
    |max_idx_fu_48                     |  32|   0|   32|          0|
    |max_val_1_reg_284                 |  32|   0|   32|          0|
    |max_val_fu_44                     |  32|   0|   32|          0|
    |max_val_load_reg_277              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 146|   0|  146|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_opcode  |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_dout0   |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|output_r_address0     |  out|    4|   ap_memory|                        output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|                        output_r|         array|
|output_r_q0           |   in|   32|   ap_memory|                        output_r|         array|
|max_idx_out           |  out|   32|      ap_vld|                     max_idx_out|       pointer|
|max_idx_out_ap_vld    |  out|    1|      ap_vld|                     max_idx_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------+--------------+

