# Compile the tests
PATH=/home/zarif/ara/install/riscv-gcc/bin:/home/zarif/ara/install/riscv-llvm/bin:/home/zarif/.poetry/bin:/home/zarif/.local/bin:/home/zarif/tvm_env/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/riscv/bin:/home/zarif/.poetry/bin:/opt/riscv/riscv64-unknown-elf/bin:/home/zarif/renode_portable ARA_DEFINES=" -DNR_LANES=4 -DVLEN=4096" make -j4 -C riscv-tests/isa
make[1]: Entering directory '/home/zarif/ara/apps/riscv-tests/isa'
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/simple.S -o rv32ui-p-simple
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/add.S -o rv32ui-p-add
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/addi.S -o rv32ui-p-addi
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/and.S -o rv32ui-p-and
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/andi.S -o rv32ui-p-andi
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/auipc.S -o rv32ui-p-auipc
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/beq.S -o rv32ui-p-beq
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/bge.S -o rv32ui-p-bge
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/bgeu.S -o rv32ui-p-bgeu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/blt.S -o rv32ui-p-blt
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/bltu.S -o rv32ui-p-bltu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/bne.S -o rv32ui-p-bne
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/fence_i.S -o rv32ui-p-fence_i
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/jal.S -o rv32ui-p-jal
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/jalr.S -o rv32ui-p-jalr
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/lb.S -o rv32ui-p-lb
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/lbu.S -o rv32ui-p-lbu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/lh.S -o rv32ui-p-lh
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/lhu.S -o rv32ui-p-lhu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/lw.S -o rv32ui-p-lw
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/lui.S -o rv32ui-p-lui
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/or.S -o rv32ui-p-or
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/ori.S -o rv32ui-p-ori
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/sb.S -o rv32ui-p-sb
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/sh.S -o rv32ui-p-sh
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/sw.S -o rv32ui-p-sw
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/sll.S -o rv32ui-p-sll
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/slli.S -o rv32ui-p-slli
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/slt.S -o rv32ui-p-slt
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/slti.S -o rv32ui-p-slti
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/sltiu.S -o rv32ui-p-sltiu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/sltu.S -o rv32ui-p-sltu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/sra.S -o rv32ui-p-sra
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/srai.S -o rv32ui-p-srai
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/srl.S -o rv32ui-p-srl
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/srli.S -o rv32ui-p-srli
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/sub.S -o rv32ui-p-sub
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/xor.S -o rv32ui-p-xor
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ui/xori.S -o rv32ui-p-xori
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf7930f7 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/simple.S -o rv32ui-v-simple
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xdb0b652 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/add.S -o rv32ui-v-add
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd249c36 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/addi.S -o rv32ui-v-addi
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x7c6735c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/and.S -o rv32ui-v-and
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x6b07a88 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/andi.S -o rv32ui-v-andi
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe9a947c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/auipc.S -o rv32ui-v-auipc
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x4e8f268 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/beq.S -o rv32ui-v-beq
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x635e3e8 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/bge.S -o rv32ui-v-bge
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe569d95 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/bgeu.S -o rv32ui-v-bgeu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x21aad68 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/blt.S -o rv32ui-v-blt
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x96512bc -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/bltu.S -o rv32ui-v-bltu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x3932ade -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/bne.S -o rv32ui-v-bne
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x8d6ce9e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/fence_i.S -o rv32ui-v-fence_i
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xb08a85f -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/jal.S -o rv32ui-v-jal
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xb7f0a36 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/jalr.S -o rv32ui-v-jalr
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x74aca5a -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/lb.S -o rv32ui-v-lb
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xbbae7e4 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/lbu.S -o rv32ui-v-lbu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa0d0224 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/lh.S -o rv32ui-v-lh
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xfdfcee9 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/lhu.S -o rv32ui-v-lhu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa902478 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/lw.S -o rv32ui-v-lw
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf81c76c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/lui.S -o rv32ui-v-lui
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x09d937e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/or.S -o rv32ui-v-or
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x3ce59ea -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/ori.S -o rv32ui-v-ori
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x925a0fe -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/sb.S -o rv32ui-v-sb
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe9af36f -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/sh.S -o rv32ui-v-sh
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x1adafaf -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/sw.S -o rv32ui-v-sw
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x2a24e47 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/sll.S -o rv32ui-v-sll
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xfdfb478 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/slli.S -o rv32ui-v-slli
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe44a294 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/slt.S -o rv32ui-v-slt
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xff6cd57 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/slti.S -o rv32ui-v-slti
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x603e730 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/sltiu.S -o rv32ui-v-sltiu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x16d5098 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/sltu.S -o rv32ui-v-sltu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x01565b4 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/sra.S -o rv32ui-v-sra
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x390be31 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/srai.S -o rv32ui-v-srai
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xfc20892 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/srl.S -o rv32ui-v-srl
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x8babe33 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/srli.S -o rv32ui-v-srli
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x59d4070 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/sub.S -o rv32ui-v-sub
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x09f72e7 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/xor.S -o rv32ui-v-xor
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd585220 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ui/xori.S -o rv32ui-v-xori
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uc/rvc.S -o rv32uc-p-rvc
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x7730047 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uc/rvc.S -o rv32uc-v-rvc
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32um/div.S -o rv32um-p-div
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32um/divu.S -o rv32um-p-divu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32um/mul.S -o rv32um-p-mul
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32um/mulh.S -o rv32um-p-mulh
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32um/mulhsu.S -o rv32um-p-mulhsu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32um/mulhu.S -o rv32um-p-mulhu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32um/rem.S -o rv32um-p-rem
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32um/remu.S -o rv32um-p-remu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x77a9324 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32um/div.S -o rv32um-v-div
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf7ea96e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32um/divu.S -o rv32um-v-divu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x00ea97e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32um/mul.S -o rv32um-v-mul
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe98299d -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32um/mulh.S -o rv32um-v-mulh
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x0fb1f0c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32um/mulhsu.S -o rv32um-v-mulhsu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xee8b5cf -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32um/mulhu.S -o rv32um-v-mulhu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x5b91b50 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32um/rem.S -o rv32um-v-rem
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x81b7a6f -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32um/remu.S -o rv32um-v-remu
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amoadd_w.S -o rv32ua-p-amoadd_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amoand_w.S -o rv32ua-p-amoand_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amomax_w.S -o rv32ua-p-amomax_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amomaxu_w.S -o rv32ua-p-amomaxu_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amomin_w.S -o rv32ua-p-amomin_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amominu_w.S -o rv32ua-p-amominu_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amoor_w.S -o rv32ua-p-amoor_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amoxor_w.S -o rv32ua-p-amoxor_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/amoswap_w.S -o rv32ua-p-amoswap_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ua/lrsc.S -o rv32ua-p-lrsc
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x74aaaa6 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amoadd_w.S -o rv32ua-v-amoadd_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa54c2ea -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amoand_w.S -o rv32ua-v-amoand_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa3d59e2 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amomax_w.S -o rv32ua-v-amomax_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xff5ad26 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amomaxu_w.S -o rv32ua-v-amomaxu_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x0476fb6 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amomin_w.S -o rv32ua-v-amomin_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x3fa0220 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amominu_w.S -o rv32ua-v-amominu_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x5ac2c29 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amoor_w.S -o rv32ua-v-amoor_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x146a037 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amoxor_w.S -o rv32ua-v-amoxor_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x422fbbf -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/amoswap_w.S -o rv32ua-v-amoswap_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x1a28cbe -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ua/lrsc.S -o rv32ua-v-lrsc
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/fadd.S -o rv32uf-p-fadd
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/fdiv.S -o rv32uf-p-fdiv
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/fclass.S -o rv32uf-p-fclass
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/fcmp.S -o rv32uf-p-fcmp
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/fcvt.S -o rv32uf-p-fcvt
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/fcvt_w.S -o rv32uf-p-fcvt_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/fmadd.S -o rv32uf-p-fmadd
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/fmin.S -o rv32uf-p-fmin
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/ldst.S -o rv32uf-p-ldst
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/move.S -o rv32uf-p-move
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32uf/recoding.S -o rv32uf-p-recoding
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x2965308 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/fadd.S -o rv32uf-v-fadd
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x36c9f2a -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/fdiv.S -o rv32uf-v-fdiv
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x6cb5328 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/fclass.S -o rv32uf-v-fclass
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x760b68c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/fcmp.S -o rv32uf-v-fcmp
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x7211209 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/fcvt.S -o rv32uf-v-fcvt
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x20b526e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/fcvt_w.S -o rv32uf-v-fcvt_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xeae7512 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/fmadd.S -o rv32uf-v-fmadd
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x25e6a09 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/fmin.S -o rv32uf-v-fmin
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x6824cd5 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/ldst.S -o rv32uf-v-ldst
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x062ac99 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/move.S -o rv32uf-v-move
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x8d37e46 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32uf/recoding.S -o rv32uf-v-recoding
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/fadd.S -o rv32ud-p-fadd
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/fdiv.S -o rv32ud-p-fdiv
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/fclass.S -o rv32ud-p-fclass
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/fcmp.S -o rv32ud-p-fcmp
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/fcvt.S -o rv32ud-p-fcvt
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/fcvt_w.S -o rv32ud-p-fcvt_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/fmadd.S -o rv32ud-p-fmadd
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/fmin.S -o rv32ud-p-fmin
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/ldst.S -o rv32ud-p-ldst
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32ud/recoding.S -o rv32ud-p-recoding
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe7036e9 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/fadd.S -o rv32ud-v-fadd
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x0819086 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/fdiv.S -o rv32ud-v-fdiv
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x5d8767d -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/fclass.S -o rv32ud-v-fclass
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd127c7f -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/fcmp.S -o rv32ud-v-fcmp
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xc98a681 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/fcvt.S -o rv32ud-v-fcvt
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xddcfebd -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/fcvt_w.S -o rv32ud-v-fcvt_w
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd9687c0 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/fmadd.S -o rv32ud-v-fmadd
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf1700b8 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/fmin.S -o rv32ud-v-fmin
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd0942be -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/ldst.S -o rv32ud-v-ldst
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf5658a2 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv32ud/recoding.S -o rv32ud-v-recoding
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32si/csr.S -o rv32si-p-csr
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32si/dirty.S -o rv32si-p-dirty
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32si/ma_fetch.S -o rv32si-p-ma_fetch
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32si/scall.S -o rv32si-p-scall
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32si/sbreak.S -o rv32si-p-sbreak
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32si/wfi.S -o rv32si-p-wfi
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/breakpoint.S -o rv32mi-p-breakpoint
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/csr.S -o rv32mi-p-csr
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/mcsr.S -o rv32mi-p-mcsr
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/illegal.S -o rv32mi-p-illegal
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/ma_fetch.S -o rv32mi-p-ma_fetch
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/ma_addr.S -o rv32mi-p-ma_addr
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/scall.S -o rv32mi-p-scall
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/sbreak.S -o rv32mi-p-sbreak
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv32mi/shamt.S -o rv32mi-p-shamt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/add.S -o rv64ui-p-add
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/addi.S -o rv64ui-p-addi
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/addiw.S -o rv64ui-p-addiw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/addw.S -o rv64ui-p-addw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/and.S -o rv64ui-p-and
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/andi.S -o rv64ui-p-andi
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/auipc.S -o rv64ui-p-auipc
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/beq.S -o rv64ui-p-beq
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/bge.S -o rv64ui-p-bge
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/bgeu.S -o rv64ui-p-bgeu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/blt.S -o rv64ui-p-blt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/bltu.S -o rv64ui-p-bltu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/bne.S -o rv64ui-p-bne
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/simple.S -o rv64ui-p-simple
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/fence_i.S -o rv64ui-p-fence_i
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/jal.S -o rv64ui-p-jal
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/jalr.S -o rv64ui-p-jalr
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/lb.S -o rv64ui-p-lb
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/lbu.S -o rv64ui-p-lbu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/lh.S -o rv64ui-p-lh
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/lhu.S -o rv64ui-p-lhu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/lw.S -o rv64ui-p-lw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/lwu.S -o rv64ui-p-lwu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/ld.S -o rv64ui-p-ld
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/lui.S -o rv64ui-p-lui
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/or.S -o rv64ui-p-or
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/ori.S -o rv64ui-p-ori
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sb.S -o rv64ui-p-sb
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sh.S -o rv64ui-p-sh
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sw.S -o rv64ui-p-sw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sd.S -o rv64ui-p-sd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sll.S -o rv64ui-p-sll
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/slli.S -o rv64ui-p-slli
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/slliw.S -o rv64ui-p-slliw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sllw.S -o rv64ui-p-sllw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/slt.S -o rv64ui-p-slt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/slti.S -o rv64ui-p-slti
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sltiu.S -o rv64ui-p-sltiu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sltu.S -o rv64ui-p-sltu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sra.S -o rv64ui-p-sra
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/srai.S -o rv64ui-p-srai
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sraiw.S -o rv64ui-p-sraiw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sraw.S -o rv64ui-p-sraw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/srl.S -o rv64ui-p-srl
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/srli.S -o rv64ui-p-srli
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/srliw.S -o rv64ui-p-srliw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/srlw.S -o rv64ui-p-srlw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/sub.S -o rv64ui-p-sub
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/subw.S -o rv64ui-p-subw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/xor.S -o rv64ui-p-xor
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ui/xori.S -o rv64ui-p-xori
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf1551b0 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/add.S -o rv64ui-v-add
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x4f555a1 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/addi.S -o rv64ui-v-addi
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x4c6e456 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/addiw.S -o rv64ui-v-addiw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x4c36291 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/addw.S -o rv64ui-v-addw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa1784b6 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/and.S -o rv64ui-v-and
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x6989689 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/andi.S -o rv64ui-v-andi
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x9629af2 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/auipc.S -o rv64ui-v-auipc
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x2973933 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/beq.S -o rv64ui-v-beq
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x5e174f5 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/bge.S -o rv64ui-v-bge
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x2e55eb0 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/bgeu.S -o rv64ui-v-bgeu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x1a39b41 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/blt.S -o rv64ui-v-blt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x9c3a9db -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/bltu.S -o rv64ui-v-bltu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x802dd79 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/bne.S -o rv64ui-v-bne
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x7a64bab -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/simple.S -o rv64ui-v-simple
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x32fe19f -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/fence_i.S -o rv64ui-v-fence_i
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe1d8ad3 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/jal.S -o rv64ui-v-jal
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x44259b4 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/jalr.S -o rv64ui-v-jalr
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xc106322 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/lb.S -o rv64ui-v-lb
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x4c8e8a4 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/lbu.S -o rv64ui-v-lbu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x3967c83 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/lh.S -o rv64ui-v-lh
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x0765efb -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/lhu.S -o rv64ui-v-lhu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x3dd3ebd -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/lw.S -o rv64ui-v-lw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x46efb83 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/lwu.S -o rv64ui-v-lwu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x5540b25 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/ld.S -o rv64ui-v-ld
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xcaa8519 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/lui.S -o rv64ui-v-lui
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x3934f5d -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/or.S -o rv64ui-v-or
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa627a58 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/ori.S -o rv64ui-v-ori
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x61a97fc -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sb.S -o rv64ui-v-sb
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xadbc910 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sh.S -o rv64ui-v-sh
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x6fb0a0a -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sw.S -o rv64ui-v-sw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x36b3c85 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sd.S -o rv64ui-v-sd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x63c19ad -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sll.S -o rv64ui-v-sll
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf9950d2 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/slli.S -o rv64ui-v-slli
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa293def -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/slliw.S -o rv64ui-v-slliw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x9afd1b5 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sllw.S -o rv64ui-v-sllw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xc8c1a28 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/slt.S -o rv64ui-v-slt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x1e144e5 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/slti.S -o rv64ui-v-slti
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x4ec3b30 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sltiu.S -o rv64ui-v-sltiu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x69e48d5 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sltu.S -o rv64ui-v-sltu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa2f709e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sra.S -o rv64ui-v-sra
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x0a53f87 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/srai.S -o rv64ui-v-srai
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe8fdca4 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sraiw.S -o rv64ui-v-sraiw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x771307b -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sraw.S -o rv64ui-v-sraw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x1e89840 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/srl.S -o rv64ui-v-srl
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd37250c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/srli.S -o rv64ui-v-srli
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x2963151 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/srliw.S -o rv64ui-v-srliw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x6986d1f -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/srlw.S -o rv64ui-v-srlw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x913aa72 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/sub.S -o rv64ui-v-sub
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xaccac30 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/subw.S -o rv64ui-v-subw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xc2b79f2 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/xor.S -o rv64ui-v-xor
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x8da7ffc -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ui/xori.S -o rv64ui-v-xori
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uc/rvc.S -o rv64uc-p-rvc
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xdb1550c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uc/rvc.S -o rv64uc-v-rvc
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/div.S -o rv64um-p-div
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/divu.S -o rv64um-p-divu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/divuw.S -o rv64um-p-divuw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/divw.S -o rv64um-p-divw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/mul.S -o rv64um-p-mul
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/mulh.S -o rv64um-p-mulh
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/mulhsu.S -o rv64um-p-mulhsu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/mulhu.S -o rv64um-p-mulhu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/mulw.S -o rv64um-p-mulw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/rem.S -o rv64um-p-rem
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/remu.S -o rv64um-p-remu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/remuw.S -o rv64um-p-remuw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64um/remw.S -o rv64um-p-remw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x7a15cc3 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/div.S -o rv64um-v-div
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x472bf12 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/divu.S -o rv64um-v-divu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa3e449e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/divuw.S -o rv64um-v-divuw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x26ebf8e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/divw.S -o rv64um-v-divw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x54deb02 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/mul.S -o rv64um-v-mul
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xcb6d322 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/mulh.S -o rv64um-v-mulh
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x9a66d40 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/mulhsu.S -o rv64um-v-mulhsu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xc091249 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/mulhu.S -o rv64um-v-mulhu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe99b1b9 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/mulw.S -o rv64um-v-mulw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x3a26ea3 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/rem.S -o rv64um-v-rem
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x5d332c5 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/remu.S -o rv64um-v-remu
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x1bd87ed -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/remuw.S -o rv64um-v-remuw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xffa3575 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64um/remw.S -o rv64um-v-remw
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoadd_d.S -o rv64ua-p-amoadd_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoand_d.S -o rv64ua-p-amoand_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amomax_d.S -o rv64ua-p-amomax_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amomaxu_d.S -o rv64ua-p-amomaxu_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amomin_d.S -o rv64ua-p-amomin_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amominu_d.S -o rv64ua-p-amominu_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoor_d.S -o rv64ua-p-amoor_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoxor_d.S -o rv64ua-p-amoxor_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoswap_d.S -o rv64ua-p-amoswap_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoadd_w.S -o rv64ua-p-amoadd_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoand_w.S -o rv64ua-p-amoand_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amomax_w.S -o rv64ua-p-amomax_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amomaxu_w.S -o rv64ua-p-amomaxu_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amomin_w.S -o rv64ua-p-amomin_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amominu_w.S -o rv64ua-p-amominu_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoor_w.S -o rv64ua-p-amoor_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoxor_w.S -o rv64ua-p-amoxor_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/amoswap_w.S -o rv64ua-p-amoswap_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ua/lrsc.S -o rv64ua-p-lrsc
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf626791 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoadd_d.S -o rv64ua-v-amoadd_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x2f8b4c8 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoand_d.S -o rv64ua-v-amoand_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x9d2d6b5 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amomax_d.S -o rv64ua-v-amomax_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x0b10cc6 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amomaxu_d.S -o rv64ua-v-amomaxu_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x353ca07 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amomin_d.S -o rv64ua-v-amomin_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x8b4f5cb -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amominu_d.S -o rv64ua-v-amominu_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x0692b13 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoor_d.S -o rv64ua-v-amoor_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa9e6111 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoxor_d.S -o rv64ua-v-amoxor_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x39c7e8a -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoswap_d.S -o rv64ua-v-amoswap_d
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x806d4f5 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoadd_w.S -o rv64ua-v-amoadd_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x68a1d48 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoand_w.S -o rv64ua-v-amoand_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x6a22873 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amomax_w.S -o rv64ua-v-amomax_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd847c5e -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amomaxu_w.S -o rv64ua-v-amomaxu_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xccca0ea -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amomin_w.S -o rv64ua-v-amomin_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x83c036f -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amominu_w.S -o rv64ua-v-amominu_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x92c6f36 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoor_w.S -o rv64ua-v-amoor_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x78752db -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoxor_w.S -o rv64ua-v-amoxor_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x788dc24 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/amoswap_w.S -o rv64ua-v-amoswap_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xb4d759f -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ua/lrsc.S -o rv64ua-v-lrsc
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/fadd.S -o rv64uf-p-fadd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/fdiv.S -o rv64uf-p-fdiv
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/fclass.S -o rv64uf-p-fclass
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/fcmp.S -o rv64uf-p-fcmp
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/fcvt.S -o rv64uf-p-fcvt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/fcvt_w.S -o rv64uf-p-fcvt_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/fmadd.S -o rv64uf-p-fmadd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/fmin.S -o rv64uf-p-fmin
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/ldst.S -o rv64uf-p-ldst
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/move.S -o rv64uf-p-move
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64uf/recoding.S -o rv64uf-p-recoding
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x86e7a80 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/fadd.S -o rv64uf-v-fadd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xfd52058 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/fdiv.S -o rv64uf-v-fdiv
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x3220332 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/fclass.S -o rv64uf-v-fclass
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x293746c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/fcmp.S -o rv64uf-v-fcmp
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x4678348 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/fcvt.S -o rv64uf-v-fcvt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x4804f96 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/fcvt_w.S -o rv64uf-v-fcvt_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x9463ca8 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/fmadd.S -o rv64uf-v-fmadd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa65a96c -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/fmin.S -o rv64uf-v-fmin
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa65b123 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/ldst.S -o rv64uf-v-ldst
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe7eb057 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/move.S -o rv64uf-v-move
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xa1d4902 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64uf/recoding.S -o rv64uf-v-recoding
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/fadd.S -o rv64ud-p-fadd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/fdiv.S -o rv64ud-p-fdiv
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/fclass.S -o rv64ud-p-fclass
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/fcmp.S -o rv64ud-p-fcmp
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/fcvt.S -o rv64ud-p-fcvt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/fcvt_w.S -o rv64ud-p-fcvt_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/fmadd.S -o rv64ud-p-fmadd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/fmin.S -o rv64ud-p-fmin
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/ldst.S -o rv64ud-p-ldst
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/move.S -o rv64ud-p-move
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/structural.S -o rv64ud-p-structural
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64ud/recoding.S -o rv64ud-p-recoding
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd28d476 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/fadd.S -o rv64ud-v-fadd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf831e21 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/fdiv.S -o rv64ud-v-fdiv
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x0cd4eaa -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/fclass.S -o rv64ud-v-fclass
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xe615112 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/fcmp.S -o rv64ud-v-fcmp
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xd390b86 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/fcvt.S -o rv64ud-v-fcvt
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xc1626ba -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/fcvt_w.S -o rv64ud-v-fcvt_w
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x8dc42d6 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/fmadd.S -o rv64ud-v-fmadd
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xdf71c6d -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/fmin.S -o rv64ud-v-fmin
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x12f3428 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/ldst.S -o rv64ud-v-ldst
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x163984d -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/move.S -o rv64ud-v-move
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x8164d72 -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/structural.S -o rv64ud-v-structural
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0x74a5ebf -std=gnu99 -O2 -I./../env/v -I./macros/scalar -I./macros/vector -T./../env/v/link.ld ./../env/v/entry.S ./../env/v/*.c rv64ud/recoding.S -o rv64ud-v-recoding
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vadd rv64uv/vadd.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vsub rv64uv/vsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vrsub rv64uv/vrsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwaddu rv64uv/vwaddu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwsubu rv64uv/vwsubu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwadd rv64uv/vwadd.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwsub rv64uv/vwsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vsext rv64uv/vsext.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vzext rv64uv/vzext.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vadc rv64uv/vadc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmadc rv64uv/vmadc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vsbc rv64uv/vsbc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmsbc rv64uv/vmsbc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vand rv64uv/vand.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vor rv64uv/vor.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vxor rv64uv/vxor.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vsll rv64uv/vsll.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vsrl rv64uv/vsrl.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vsra rv64uv/vsra.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vnsrl rv64uv/vnsrl.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vnsra rv64uv/vnsra.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmseq rv64uv/vmseq.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmsne rv64uv/vmsne.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmsltu rv64uv/vmsltu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmslt rv64uv/vmslt.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmsleu rv64uv/vmsleu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmsle rv64uv/vmsle.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmsgtu rv64uv/vmsgtu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmsgt rv64uv/vmsgt.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vminu rv64uv/vminu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmin rv64uv/vmin.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmaxu rv64uv/vmaxu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmax rv64uv/vmax.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmul rv64uv/vmul.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmulh rv64uv/vmulh.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmulhu rv64uv/vmulhu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmulhsu rv64uv/vmulhsu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vdivu rv64uv/vdivu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vdiv rv64uv/vdiv.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vremu rv64uv/vremu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vrem rv64uv/vrem.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwmul rv64uv/vwmul.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwmulu rv64uv/vwmulu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwmulsu rv64uv/vwmulsu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmacc rv64uv/vmacc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vnmsac rv64uv/vnmsac.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmadd rv64uv/vmadd.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vnmsub rv64uv/vnmsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwmaccu rv64uv/vwmaccu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwmacc rv64uv/vwmacc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwmaccsu rv64uv/vwmaccsu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwmaccus rv64uv/vwmaccus.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmerge rv64uv/vmerge.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmv rv64uv/vmv.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmvnrr rv64uv/vmvnrr.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vredsum rv64uv/vredsum.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vredmaxu rv64uv/vredmaxu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vredmax rv64uv/vredmax.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vredminu rv64uv/vredminu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vredmin rv64uv/vredmin.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vredand rv64uv/vredand.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vredor rv64uv/vredor.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vredxor rv64uv/vredxor.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwredsumu rv64uv/vwredsumu.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vwredsum rv64uv/vwredsum.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfadd rv64uv/vfadd.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfsub rv64uv/vfsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfrsub rv64uv/vfrsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfwadd rv64uv/vfwadd.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfwsub rv64uv/vfwsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmul rv64uv/vfmul.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfwmul rv64uv/vfwmul.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmacc rv64uv/vfmacc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfnmacc rv64uv/vfnmacc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmsac rv64uv/vfmsac.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfnmsac rv64uv/vfnmsac.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmadd rv64uv/vfmadd.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfnmadd rv64uv/vfnmadd.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmsub rv64uv/vfmsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfnmsub rv64uv/vfnmsub.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfwmacc rv64uv/vfwmacc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfwnmacc rv64uv/vfwnmacc.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfwmsac rv64uv/vfwmsac.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfwnmsac rv64uv/vfwnmsac.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmin rv64uv/vfmin.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmax rv64uv/vfmax.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfsgnj rv64uv/vfsgnj.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfsgnjn rv64uv/vfsgnjn.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfsgnjx rv64uv/vfsgnjx.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmerge rv64uv/vfmerge.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfmv rv64uv/vfmv.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmfeq rv64uv/vmfeq.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmfne rv64uv/vmfne.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmflt rv64uv/vmflt.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmfle rv64uv/vmfle.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmfgt rv64uv/vmfgt.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmfge rv64uv/vmfge.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfcvt rv64uv/vfcvt.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfwcvt rv64uv/vfwcvt.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfncvt rv64uv/vfncvt.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmand rv64uv/vmand.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmnand rv64uv/vmnand.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmandnot rv64uv/vmandnot.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmor rv64uv/vmor.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmnor rv64uv/vmnor.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmornot rv64uv/vmornot.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmxor rv64uv/vmxor.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vmxnor rv64uv/vmxnor.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vslideup rv64uv/vslideup.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vslidedown rv64uv/vslidedown.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vslide1up rv64uv/vslide1up.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfslide1up rv64uv/vfslide1up.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vslide1down rv64uv/vslide1down.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vfslide1down rv64uv/vfslide1down.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vl rv64uv/vl.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vl1r rv64uv/vl1r.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vle1 rv64uv/vle1.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vls rv64uv/vls.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vluxei rv64uv/vluxei.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vs rv64uv/vs.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vs1r rv64uv/vs1r.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vse1 rv64uv/vse1.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vss rv64uv/vss.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vsuxei rv64uv/vsuxei.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
clang -fuse-ld=lld -O2 -menable-experimental-extensions -mno-relax -nostdlib -nostartfiles  -DNR_LANES=4 -DVLEN=4096 -march=rv64gv0p10  -mabi=lp64 -mcmodel=medany -std=gnu99 -O2 -ffast-math -fno-common -fno-builtin-printf -I../benchmarks/../env -I../benchmarks/common -I./macros/scalar -I./macros/vector -DPREALLOCATE=1 -D__FLOAT_SUPPORT__ -D__SPIKE__=1  -static -O2 -nostdlib -T../benchmarks/common/test.ld -o rv64uv-p-vsetivli rv64uv/vsetivli.c ../benchmarks/common/crt.S ../benchmarks/common/syscalls.c
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64si/csr.S -o rv64si-p-csr
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64si/dirty.S -o rv64si-p-dirty
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64si/icache-alias.S -o rv64si-p-icache-alias
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64si/ma_fetch.S -o rv64si-p-ma_fetch
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64si/scall.S -o rv64si-p-scall
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64si/wfi.S -o rv64si-p-wfi
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64si/sbreak.S -o rv64si-p-sbreak
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/access.S -o rv64mi-p-access
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/breakpoint.S -o rv64mi-p-breakpoint
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/csr.S -o rv64mi-p-csr
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/mcsr.S -o rv64mi-p-mcsr
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/illegal.S -o rv64mi-p-illegal
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/ma_fetch.S -o rv64mi-p-ma_fetch
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/ma_addr.S -o rv64mi-p-ma_addr
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/scall.S -o rv64mi-p-scall
riscv64-unknown-elf-gcc -march=rv64g -mabi=lp64 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -I./../env/p -I./macros/scalar -I./macros/vector -T./../env/p/link.ld rv64mi/sbreak.S -o rv64mi-p-sbreak
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-simple > rv32ui-p-simple.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-add > rv32ui-p-add.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-addi > rv32ui-p-addi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-and > rv32ui-p-and.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-andi > rv32ui-p-andi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-auipc > rv32ui-p-auipc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-beq > rv32ui-p-beq.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-bge > rv32ui-p-bge.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-bgeu > rv32ui-p-bgeu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-blt > rv32ui-p-blt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-bltu > rv32ui-p-bltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-bne > rv32ui-p-bne.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-fence_i > rv32ui-p-fence_i.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-jal > rv32ui-p-jal.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-jalr > rv32ui-p-jalr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-lb > rv32ui-p-lb.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-lbu > rv32ui-p-lbu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-lh > rv32ui-p-lh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-lhu > rv32ui-p-lhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-lw > rv32ui-p-lw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-lui > rv32ui-p-lui.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-or > rv32ui-p-or.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-ori > rv32ui-p-ori.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-sb > rv32ui-p-sb.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-sh > rv32ui-p-sh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-sw > rv32ui-p-sw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-sll > rv32ui-p-sll.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-slli > rv32ui-p-slli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-slt > rv32ui-p-slt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-slti > rv32ui-p-slti.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-sltiu > rv32ui-p-sltiu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-sltu > rv32ui-p-sltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-sra > rv32ui-p-sra.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-srai > rv32ui-p-srai.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-srl > rv32ui-p-srl.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-srli > rv32ui-p-srli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-sub > rv32ui-p-sub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-xor > rv32ui-p-xor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-p-xori > rv32ui-p-xori.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-simple > rv32ui-v-simple.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-add > rv32ui-v-add.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-addi > rv32ui-v-addi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-and > rv32ui-v-and.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-andi > rv32ui-v-andi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-auipc > rv32ui-v-auipc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-beq > rv32ui-v-beq.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-bge > rv32ui-v-bge.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-bgeu > rv32ui-v-bgeu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-blt > rv32ui-v-blt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-bltu > rv32ui-v-bltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-bne > rv32ui-v-bne.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-fence_i > rv32ui-v-fence_i.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-jal > rv32ui-v-jal.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-jalr > rv32ui-v-jalr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-lb > rv32ui-v-lb.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-lbu > rv32ui-v-lbu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-lh > rv32ui-v-lh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-lhu > rv32ui-v-lhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-lw > rv32ui-v-lw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-lui > rv32ui-v-lui.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-or > rv32ui-v-or.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-ori > rv32ui-v-ori.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-sb > rv32ui-v-sb.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-sh > rv32ui-v-sh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-sw > rv32ui-v-sw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-sll > rv32ui-v-sll.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-slli > rv32ui-v-slli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-slt > rv32ui-v-slt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-slti > rv32ui-v-slti.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-sltiu > rv32ui-v-sltiu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-sltu > rv32ui-v-sltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-sra > rv32ui-v-sra.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-srai > rv32ui-v-srai.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-srl > rv32ui-v-srl.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-srli > rv32ui-v-srli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-sub > rv32ui-v-sub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-xor > rv32ui-v-xor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ui-v-xori > rv32ui-v-xori.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uc-p-rvc > rv32uc-p-rvc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uc-v-rvc > rv32uc-v-rvc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-p-div > rv32um-p-div.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-p-divu > rv32um-p-divu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-p-mul > rv32um-p-mul.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-p-mulh > rv32um-p-mulh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-p-mulhsu > rv32um-p-mulhsu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-p-mulhu > rv32um-p-mulhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-p-rem > rv32um-p-rem.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-p-remu > rv32um-p-remu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-v-div > rv32um-v-div.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-v-divu > rv32um-v-divu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-v-mul > rv32um-v-mul.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-v-mulh > rv32um-v-mulh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-v-mulhsu > rv32um-v-mulhsu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-v-mulhu > rv32um-v-mulhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-v-rem > rv32um-v-rem.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32um-v-remu > rv32um-v-remu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amoadd_w > rv32ua-p-amoadd_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amoand_w > rv32ua-p-amoand_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amomax_w > rv32ua-p-amomax_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amomaxu_w > rv32ua-p-amomaxu_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amomin_w > rv32ua-p-amomin_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amominu_w > rv32ua-p-amominu_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amoor_w > rv32ua-p-amoor_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amoxor_w > rv32ua-p-amoxor_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-amoswap_w > rv32ua-p-amoswap_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-p-lrsc > rv32ua-p-lrsc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amoadd_w > rv32ua-v-amoadd_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amoand_w > rv32ua-v-amoand_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amomax_w > rv32ua-v-amomax_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amomaxu_w > rv32ua-v-amomaxu_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amomin_w > rv32ua-v-amomin_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amominu_w > rv32ua-v-amominu_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amoor_w > rv32ua-v-amoor_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amoxor_w > rv32ua-v-amoxor_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-amoswap_w > rv32ua-v-amoswap_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ua-v-lrsc > rv32ua-v-lrsc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-fadd > rv32uf-p-fadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-fdiv > rv32uf-p-fdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-fclass > rv32uf-p-fclass.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-fcmp > rv32uf-p-fcmp.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-fcvt > rv32uf-p-fcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-fcvt_w > rv32uf-p-fcvt_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-fmadd > rv32uf-p-fmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-fmin > rv32uf-p-fmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-ldst > rv32uf-p-ldst.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-move > rv32uf-p-move.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-p-recoding > rv32uf-p-recoding.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-fadd > rv32uf-v-fadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-fdiv > rv32uf-v-fdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-fclass > rv32uf-v-fclass.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-fcmp > rv32uf-v-fcmp.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-fcvt > rv32uf-v-fcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-fcvt_w > rv32uf-v-fcvt_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-fmadd > rv32uf-v-fmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-fmin > rv32uf-v-fmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-ldst > rv32uf-v-ldst.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-move > rv32uf-v-move.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32uf-v-recoding > rv32uf-v-recoding.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-fadd > rv32ud-p-fadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-fdiv > rv32ud-p-fdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-fclass > rv32ud-p-fclass.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-fcmp > rv32ud-p-fcmp.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-fcvt > rv32ud-p-fcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-fcvt_w > rv32ud-p-fcvt_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-fmadd > rv32ud-p-fmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-fmin > rv32ud-p-fmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-ldst > rv32ud-p-ldst.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-p-recoding > rv32ud-p-recoding.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-fadd > rv32ud-v-fadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-fdiv > rv32ud-v-fdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-fclass > rv32ud-v-fclass.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-fcmp > rv32ud-v-fcmp.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-fcvt > rv32ud-v-fcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-fcvt_w > rv32ud-v-fcvt_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-fmadd > rv32ud-v-fmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-fmin > rv32ud-v-fmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-ldst > rv32ud-v-ldst.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32ud-v-recoding > rv32ud-v-recoding.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32si-p-csr > rv32si-p-csr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32si-p-dirty > rv32si-p-dirty.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32si-p-ma_fetch > rv32si-p-ma_fetch.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32si-p-scall > rv32si-p-scall.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32si-p-sbreak > rv32si-p-sbreak.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32si-p-wfi > rv32si-p-wfi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-breakpoint > rv32mi-p-breakpoint.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-csr > rv32mi-p-csr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-mcsr > rv32mi-p-mcsr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-illegal > rv32mi-p-illegal.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-ma_fetch > rv32mi-p-ma_fetch.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-ma_addr > rv32mi-p-ma_addr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-scall > rv32mi-p-scall.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-sbreak > rv32mi-p-sbreak.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv32mi-p-shamt > rv32mi-p-shamt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-add > rv64ui-p-add.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-addi > rv64ui-p-addi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-addiw > rv64ui-p-addiw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-addw > rv64ui-p-addw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-and > rv64ui-p-and.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-andi > rv64ui-p-andi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-auipc > rv64ui-p-auipc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-beq > rv64ui-p-beq.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-bge > rv64ui-p-bge.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-bgeu > rv64ui-p-bgeu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-blt > rv64ui-p-blt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-bltu > rv64ui-p-bltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-bne > rv64ui-p-bne.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-simple > rv64ui-p-simple.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-fence_i > rv64ui-p-fence_i.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-jal > rv64ui-p-jal.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-jalr > rv64ui-p-jalr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-lb > rv64ui-p-lb.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-lbu > rv64ui-p-lbu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-lh > rv64ui-p-lh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-lhu > rv64ui-p-lhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-lw > rv64ui-p-lw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-lwu > rv64ui-p-lwu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-ld > rv64ui-p-ld.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-lui > rv64ui-p-lui.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-or > rv64ui-p-or.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-ori > rv64ui-p-ori.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sb > rv64ui-p-sb.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sh > rv64ui-p-sh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sw > rv64ui-p-sw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sd > rv64ui-p-sd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sll > rv64ui-p-sll.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-slli > rv64ui-p-slli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-slliw > rv64ui-p-slliw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sllw > rv64ui-p-sllw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-slt > rv64ui-p-slt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-slti > rv64ui-p-slti.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sltiu > rv64ui-p-sltiu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sltu > rv64ui-p-sltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sra > rv64ui-p-sra.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-srai > rv64ui-p-srai.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sraiw > rv64ui-p-sraiw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sraw > rv64ui-p-sraw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-srl > rv64ui-p-srl.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-srli > rv64ui-p-srli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-srliw > rv64ui-p-srliw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-srlw > rv64ui-p-srlw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-sub > rv64ui-p-sub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-subw > rv64ui-p-subw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-xor > rv64ui-p-xor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-p-xori > rv64ui-p-xori.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-add > rv64ui-v-add.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-addi > rv64ui-v-addi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-addiw > rv64ui-v-addiw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-addw > rv64ui-v-addw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-and > rv64ui-v-and.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-andi > rv64ui-v-andi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-auipc > rv64ui-v-auipc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-beq > rv64ui-v-beq.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-bge > rv64ui-v-bge.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-bgeu > rv64ui-v-bgeu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-blt > rv64ui-v-blt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-bltu > rv64ui-v-bltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-bne > rv64ui-v-bne.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-simple > rv64ui-v-simple.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-fence_i > rv64ui-v-fence_i.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-jal > rv64ui-v-jal.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-jalr > rv64ui-v-jalr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-lb > rv64ui-v-lb.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-lbu > rv64ui-v-lbu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-lh > rv64ui-v-lh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-lhu > rv64ui-v-lhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-lw > rv64ui-v-lw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-lwu > rv64ui-v-lwu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-ld > rv64ui-v-ld.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-lui > rv64ui-v-lui.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-or > rv64ui-v-or.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-ori > rv64ui-v-ori.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sb > rv64ui-v-sb.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sh > rv64ui-v-sh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sw > rv64ui-v-sw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sd > rv64ui-v-sd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sll > rv64ui-v-sll.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-slli > rv64ui-v-slli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-slliw > rv64ui-v-slliw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sllw > rv64ui-v-sllw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-slt > rv64ui-v-slt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-slti > rv64ui-v-slti.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sltiu > rv64ui-v-sltiu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sltu > rv64ui-v-sltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sra > rv64ui-v-sra.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-srai > rv64ui-v-srai.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sraiw > rv64ui-v-sraiw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sraw > rv64ui-v-sraw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-srl > rv64ui-v-srl.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-srli > rv64ui-v-srli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-srliw > rv64ui-v-srliw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-srlw > rv64ui-v-srlw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-sub > rv64ui-v-sub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-subw > rv64ui-v-subw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-xor > rv64ui-v-xor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ui-v-xori > rv64ui-v-xori.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uc-p-rvc > rv64uc-p-rvc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uc-v-rvc > rv64uc-v-rvc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-div > rv64um-p-div.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-divu > rv64um-p-divu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-divuw > rv64um-p-divuw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-divw > rv64um-p-divw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-mul > rv64um-p-mul.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-mulh > rv64um-p-mulh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-mulhsu > rv64um-p-mulhsu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-mulhu > rv64um-p-mulhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-mulw > rv64um-p-mulw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-rem > rv64um-p-rem.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-remu > rv64um-p-remu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-remuw > rv64um-p-remuw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-p-remw > rv64um-p-remw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-div > rv64um-v-div.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-divu > rv64um-v-divu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-divuw > rv64um-v-divuw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-divw > rv64um-v-divw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-mul > rv64um-v-mul.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-mulh > rv64um-v-mulh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-mulhsu > rv64um-v-mulhsu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-mulhu > rv64um-v-mulhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-mulw > rv64um-v-mulw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-rem > rv64um-v-rem.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-remu > rv64um-v-remu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-remuw > rv64um-v-remuw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64um-v-remw > rv64um-v-remw.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoadd_d > rv64ua-p-amoadd_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoand_d > rv64ua-p-amoand_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amomax_d > rv64ua-p-amomax_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amomaxu_d > rv64ua-p-amomaxu_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amomin_d > rv64ua-p-amomin_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amominu_d > rv64ua-p-amominu_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoor_d > rv64ua-p-amoor_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoxor_d > rv64ua-p-amoxor_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoswap_d > rv64ua-p-amoswap_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoadd_w > rv64ua-p-amoadd_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoand_w > rv64ua-p-amoand_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amomax_w > rv64ua-p-amomax_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amomaxu_w > rv64ua-p-amomaxu_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amomin_w > rv64ua-p-amomin_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amominu_w > rv64ua-p-amominu_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoor_w > rv64ua-p-amoor_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoxor_w > rv64ua-p-amoxor_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-amoswap_w > rv64ua-p-amoswap_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-p-lrsc > rv64ua-p-lrsc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoadd_d > rv64ua-v-amoadd_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoand_d > rv64ua-v-amoand_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amomax_d > rv64ua-v-amomax_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amomaxu_d > rv64ua-v-amomaxu_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amomin_d > rv64ua-v-amomin_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amominu_d > rv64ua-v-amominu_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoor_d > rv64ua-v-amoor_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoxor_d > rv64ua-v-amoxor_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoswap_d > rv64ua-v-amoswap_d.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoadd_w > rv64ua-v-amoadd_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoand_w > rv64ua-v-amoand_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amomax_w > rv64ua-v-amomax_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amomaxu_w > rv64ua-v-amomaxu_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amomin_w > rv64ua-v-amomin_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amominu_w > rv64ua-v-amominu_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoor_w > rv64ua-v-amoor_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoxor_w > rv64ua-v-amoxor_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-amoswap_w > rv64ua-v-amoswap_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ua-v-lrsc > rv64ua-v-lrsc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-fadd > rv64uf-p-fadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-fdiv > rv64uf-p-fdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-fclass > rv64uf-p-fclass.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-fcmp > rv64uf-p-fcmp.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-fcvt > rv64uf-p-fcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-fcvt_w > rv64uf-p-fcvt_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-fmadd > rv64uf-p-fmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-fmin > rv64uf-p-fmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-ldst > rv64uf-p-ldst.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-move > rv64uf-p-move.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-p-recoding > rv64uf-p-recoding.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-fadd > rv64uf-v-fadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-fdiv > rv64uf-v-fdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-fclass > rv64uf-v-fclass.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-fcmp > rv64uf-v-fcmp.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-fcvt > rv64uf-v-fcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-fcvt_w > rv64uf-v-fcvt_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-fmadd > rv64uf-v-fmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-fmin > rv64uf-v-fmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-ldst > rv64uf-v-ldst.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-move > rv64uf-v-move.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uf-v-recoding > rv64uf-v-recoding.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-fadd > rv64ud-p-fadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-fdiv > rv64ud-p-fdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-fclass > rv64ud-p-fclass.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-fcmp > rv64ud-p-fcmp.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-fcvt > rv64ud-p-fcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-fcvt_w > rv64ud-p-fcvt_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-fmadd > rv64ud-p-fmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-fmin > rv64ud-p-fmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-ldst > rv64ud-p-ldst.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-move > rv64ud-p-move.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-structural > rv64ud-p-structural.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-p-recoding > rv64ud-p-recoding.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-fadd > rv64ud-v-fadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-fdiv > rv64ud-v-fdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-fclass > rv64ud-v-fclass.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-fcmp > rv64ud-v-fcmp.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-fcvt > rv64ud-v-fcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-fcvt_w > rv64ud-v-fcvt_w.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-fmadd > rv64ud-v-fmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-fmin > rv64ud-v-fmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-ldst > rv64ud-v-ldst.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-move > rv64ud-v-move.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-structural > rv64ud-v-structural.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64ud-v-recoding > rv64ud-v-recoding.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vadd > rv64uv-p-vadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vsub > rv64uv-p-vsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vrsub > rv64uv-p-vrsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwaddu > rv64uv-p-vwaddu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwsubu > rv64uv-p-vwsubu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwadd > rv64uv-p-vwadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwsub > rv64uv-p-vwsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vsext > rv64uv-p-vsext.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vzext > rv64uv-p-vzext.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vadc > rv64uv-p-vadc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmadc > rv64uv-p-vmadc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vsbc > rv64uv-p-vsbc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmsbc > rv64uv-p-vmsbc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vand > rv64uv-p-vand.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vor > rv64uv-p-vor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vxor > rv64uv-p-vxor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vsll > rv64uv-p-vsll.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vsrl > rv64uv-p-vsrl.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vsra > rv64uv-p-vsra.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vnsrl > rv64uv-p-vnsrl.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vnsra > rv64uv-p-vnsra.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmseq > rv64uv-p-vmseq.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmsne > rv64uv-p-vmsne.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmsltu > rv64uv-p-vmsltu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmslt > rv64uv-p-vmslt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmsleu > rv64uv-p-vmsleu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmsle > rv64uv-p-vmsle.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmsgtu > rv64uv-p-vmsgtu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmsgt > rv64uv-p-vmsgt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vminu > rv64uv-p-vminu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmin > rv64uv-p-vmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmaxu > rv64uv-p-vmaxu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmax > rv64uv-p-vmax.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmul > rv64uv-p-vmul.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmulh > rv64uv-p-vmulh.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmulhu > rv64uv-p-vmulhu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmulhsu > rv64uv-p-vmulhsu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vdivu > rv64uv-p-vdivu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vdiv > rv64uv-p-vdiv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vremu > rv64uv-p-vremu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vrem > rv64uv-p-vrem.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwmul > rv64uv-p-vwmul.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwmulu > rv64uv-p-vwmulu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwmulsu > rv64uv-p-vwmulsu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmacc > rv64uv-p-vmacc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vnmsac > rv64uv-p-vnmsac.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmadd > rv64uv-p-vmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vnmsub > rv64uv-p-vnmsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwmaccu > rv64uv-p-vwmaccu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwmacc > rv64uv-p-vwmacc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwmaccsu > rv64uv-p-vwmaccsu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwmaccus > rv64uv-p-vwmaccus.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmerge > rv64uv-p-vmerge.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmv > rv64uv-p-vmv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmvnrr > rv64uv-p-vmvnrr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vredsum > rv64uv-p-vredsum.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vredmaxu > rv64uv-p-vredmaxu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vredmax > rv64uv-p-vredmax.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vredminu > rv64uv-p-vredminu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vredmin > rv64uv-p-vredmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vredand > rv64uv-p-vredand.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vredor > rv64uv-p-vredor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vredxor > rv64uv-p-vredxor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwredsumu > rv64uv-p-vwredsumu.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vwredsum > rv64uv-p-vwredsum.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfadd > rv64uv-p-vfadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfsub > rv64uv-p-vfsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfrsub > rv64uv-p-vfrsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfwadd > rv64uv-p-vfwadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfwsub > rv64uv-p-vfwsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmul > rv64uv-p-vfmul.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfwmul > rv64uv-p-vfwmul.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmacc > rv64uv-p-vfmacc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfnmacc > rv64uv-p-vfnmacc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmsac > rv64uv-p-vfmsac.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfnmsac > rv64uv-p-vfnmsac.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmadd > rv64uv-p-vfmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfnmadd > rv64uv-p-vfnmadd.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmsub > rv64uv-p-vfmsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfnmsub > rv64uv-p-vfnmsub.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfwmacc > rv64uv-p-vfwmacc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfwnmacc > rv64uv-p-vfwnmacc.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfwmsac > rv64uv-p-vfwmsac.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfwnmsac > rv64uv-p-vfwnmsac.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmin > rv64uv-p-vfmin.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmax > rv64uv-p-vfmax.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfsgnj > rv64uv-p-vfsgnj.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfsgnjn > rv64uv-p-vfsgnjn.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfsgnjx > rv64uv-p-vfsgnjx.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmerge > rv64uv-p-vfmerge.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfmv > rv64uv-p-vfmv.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmfeq > rv64uv-p-vmfeq.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmfne > rv64uv-p-vmfne.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmflt > rv64uv-p-vmflt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmfle > rv64uv-p-vmfle.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmfgt > rv64uv-p-vmfgt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmfge > rv64uv-p-vmfge.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfcvt > rv64uv-p-vfcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfwcvt > rv64uv-p-vfwcvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfncvt > rv64uv-p-vfncvt.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmand > rv64uv-p-vmand.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmnand > rv64uv-p-vmnand.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmandnot > rv64uv-p-vmandnot.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmor > rv64uv-p-vmor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmnor > rv64uv-p-vmnor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmornot > rv64uv-p-vmornot.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmxor > rv64uv-p-vmxor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vmxnor > rv64uv-p-vmxnor.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vslideup > rv64uv-p-vslideup.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vslidedown > rv64uv-p-vslidedown.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vslide1up > rv64uv-p-vslide1up.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfslide1up > rv64uv-p-vfslide1up.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vslide1down > rv64uv-p-vslide1down.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vfslide1down > rv64uv-p-vfslide1down.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vl > rv64uv-p-vl.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vl1r > rv64uv-p-vl1r.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vle1 > rv64uv-p-vle1.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vls > rv64uv-p-vls.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vluxei > rv64uv-p-vluxei.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vs > rv64uv-p-vs.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vs1r > rv64uv-p-vs1r.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vse1 > rv64uv-p-vse1.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vss > rv64uv-p-vss.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vsuxei > rv64uv-p-vsuxei.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64uv-p-vsetivli > rv64uv-p-vsetivli.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64si-p-csr > rv64si-p-csr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64si-p-dirty > rv64si-p-dirty.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64si-p-icache-alias > rv64si-p-icache-alias.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64si-p-ma_fetch > rv64si-p-ma_fetch.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64si-p-scall > rv64si-p-scall.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64si-p-wfi > rv64si-p-wfi.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64si-p-sbreak > rv64si-p-sbreak.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-access > rv64mi-p-access.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-breakpoint > rv64mi-p-breakpoint.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-csr > rv64mi-p-csr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-mcsr > rv64mi-p-mcsr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-illegal > rv64mi-p-illegal.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-ma_fetch > rv64mi-p-ma_fetch.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-ma_addr > rv64mi-p-ma_addr.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-scall > rv64mi-p-scall.dump
llvm-objdump --disassemble-all --disassemble-zeroes --section=.text --section=.text.startup --section=.text.init --section=.data rv64mi-p-sbreak > rv64mi-p-sbreak.dump
make[1]: Leaving directory '/home/zarif/ara/apps/riscv-tests/isa'
# Run the tests
PATH=/home/zarif/ara/install/riscv-isa-sim/bin:/home/zarif/.poetry/bin:/home/zarif/.local/bin:/home/zarif/tvm_env/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/riscv/bin:/home/zarif/.poetry/bin:/opt/riscv/riscv64-unknown-elf/bin:/home/zarif/renode_portable make -C riscv-tests/isa run
make[1]: Entering directory '/home/zarif/ara/apps/riscv-tests/isa'
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-add 2> rv64ui-p-add.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-addi 2> rv64ui-p-addi.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-addiw 2> rv64ui-p-addiw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-addw 2> rv64ui-p-addw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-and 2> rv64ui-p-and.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-andi 2> rv64ui-p-andi.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-auipc 2> rv64ui-p-auipc.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-beq 2> rv64ui-p-beq.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-bge 2> rv64ui-p-bge.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-bgeu 2> rv64ui-p-bgeu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-blt 2> rv64ui-p-blt.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-bltu 2> rv64ui-p-bltu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-bne 2> rv64ui-p-bne.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-simple 2> rv64ui-p-simple.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-fence_i 2> rv64ui-p-fence_i.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-jal 2> rv64ui-p-jal.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-jalr 2> rv64ui-p-jalr.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-lb 2> rv64ui-p-lb.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-lbu 2> rv64ui-p-lbu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-lh 2> rv64ui-p-lh.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-lhu 2> rv64ui-p-lhu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-lw 2> rv64ui-p-lw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-lwu 2> rv64ui-p-lwu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-ld 2> rv64ui-p-ld.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-lui 2> rv64ui-p-lui.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-or 2> rv64ui-p-or.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-ori 2> rv64ui-p-ori.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sb 2> rv64ui-p-sb.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sh 2> rv64ui-p-sh.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sw 2> rv64ui-p-sw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sd 2> rv64ui-p-sd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sll 2> rv64ui-p-sll.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-slli 2> rv64ui-p-slli.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-slliw 2> rv64ui-p-slliw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sllw 2> rv64ui-p-sllw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-slt 2> rv64ui-p-slt.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-slti 2> rv64ui-p-slti.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sltiu 2> rv64ui-p-sltiu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sltu 2> rv64ui-p-sltu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sra 2> rv64ui-p-sra.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-srai 2> rv64ui-p-srai.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sraiw 2> rv64ui-p-sraiw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sraw 2> rv64ui-p-sraw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-srl 2> rv64ui-p-srl.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-srli 2> rv64ui-p-srli.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-srliw 2> rv64ui-p-srliw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-srlw 2> rv64ui-p-srlw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-sub 2> rv64ui-p-sub.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-subw 2> rv64ui-p-subw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-xor 2> rv64ui-p-xor.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-p-xori 2> rv64ui-p-xori.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-add 2> rv64ui-v-add.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-addi 2> rv64ui-v-addi.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-addiw 2> rv64ui-v-addiw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-addw 2> rv64ui-v-addw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-and 2> rv64ui-v-and.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-andi 2> rv64ui-v-andi.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-auipc 2> rv64ui-v-auipc.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-beq 2> rv64ui-v-beq.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-bge 2> rv64ui-v-bge.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-bgeu 2> rv64ui-v-bgeu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-blt 2> rv64ui-v-blt.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-bltu 2> rv64ui-v-bltu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-bne 2> rv64ui-v-bne.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-simple 2> rv64ui-v-simple.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-fence_i 2> rv64ui-v-fence_i.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-jal 2> rv64ui-v-jal.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-jalr 2> rv64ui-v-jalr.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-lb 2> rv64ui-v-lb.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-lbu 2> rv64ui-v-lbu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-lh 2> rv64ui-v-lh.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-lhu 2> rv64ui-v-lhu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-lw 2> rv64ui-v-lw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-lwu 2> rv64ui-v-lwu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-ld 2> rv64ui-v-ld.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-lui 2> rv64ui-v-lui.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-or 2> rv64ui-v-or.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-ori 2> rv64ui-v-ori.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sb 2> rv64ui-v-sb.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sh 2> rv64ui-v-sh.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sw 2> rv64ui-v-sw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sd 2> rv64ui-v-sd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sll 2> rv64ui-v-sll.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-slli 2> rv64ui-v-slli.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-slliw 2> rv64ui-v-slliw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sllw 2> rv64ui-v-sllw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-slt 2> rv64ui-v-slt.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-slti 2> rv64ui-v-slti.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sltiu 2> rv64ui-v-sltiu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sltu 2> rv64ui-v-sltu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sra 2> rv64ui-v-sra.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-srai 2> rv64ui-v-srai.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sraiw 2> rv64ui-v-sraiw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sraw 2> rv64ui-v-sraw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-srl 2> rv64ui-v-srl.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-srli 2> rv64ui-v-srli.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-srliw 2> rv64ui-v-srliw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-srlw 2> rv64ui-v-srlw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-sub 2> rv64ui-v-sub.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-subw 2> rv64ui-v-subw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-xor 2> rv64ui-v-xor.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ui-v-xori 2> rv64ui-v-xori.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uc-p-rvc 2> rv64uc-p-rvc.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uc-v-rvc 2> rv64uc-v-rvc.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-div 2> rv64um-p-div.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-divu 2> rv64um-p-divu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-divuw 2> rv64um-p-divuw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-divw 2> rv64um-p-divw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-mul 2> rv64um-p-mul.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-mulh 2> rv64um-p-mulh.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-mulhsu 2> rv64um-p-mulhsu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-mulhu 2> rv64um-p-mulhu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-mulw 2> rv64um-p-mulw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-rem 2> rv64um-p-rem.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-remu 2> rv64um-p-remu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-remuw 2> rv64um-p-remuw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-p-remw 2> rv64um-p-remw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-div 2> rv64um-v-div.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-divu 2> rv64um-v-divu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-divuw 2> rv64um-v-divuw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-divw 2> rv64um-v-divw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-mul 2> rv64um-v-mul.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-mulh 2> rv64um-v-mulh.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-mulhsu 2> rv64um-v-mulhsu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-mulhu 2> rv64um-v-mulhu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-mulw 2> rv64um-v-mulw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-rem 2> rv64um-v-rem.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-remu 2> rv64um-v-remu.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-remuw 2> rv64um-v-remuw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64um-v-remw 2> rv64um-v-remw.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoadd_d 2> rv64ua-p-amoadd_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoand_d 2> rv64ua-p-amoand_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amomax_d 2> rv64ua-p-amomax_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amomaxu_d 2> rv64ua-p-amomaxu_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amomin_d 2> rv64ua-p-amomin_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amominu_d 2> rv64ua-p-amominu_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoor_d 2> rv64ua-p-amoor_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoxor_d 2> rv64ua-p-amoxor_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoswap_d 2> rv64ua-p-amoswap_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoadd_w 2> rv64ua-p-amoadd_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoand_w 2> rv64ua-p-amoand_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amomax_w 2> rv64ua-p-amomax_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amomaxu_w 2> rv64ua-p-amomaxu_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amomin_w 2> rv64ua-p-amomin_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amominu_w 2> rv64ua-p-amominu_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoor_w 2> rv64ua-p-amoor_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoxor_w 2> rv64ua-p-amoxor_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-amoswap_w 2> rv64ua-p-amoswap_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-p-lrsc 2> rv64ua-p-lrsc.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoadd_d 2> rv64ua-v-amoadd_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoand_d 2> rv64ua-v-amoand_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amomax_d 2> rv64ua-v-amomax_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amomaxu_d 2> rv64ua-v-amomaxu_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amomin_d 2> rv64ua-v-amomin_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amominu_d 2> rv64ua-v-amominu_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoor_d 2> rv64ua-v-amoor_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoxor_d 2> rv64ua-v-amoxor_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoswap_d 2> rv64ua-v-amoswap_d.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoadd_w 2> rv64ua-v-amoadd_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoand_w 2> rv64ua-v-amoand_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amomax_w 2> rv64ua-v-amomax_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amomaxu_w 2> rv64ua-v-amomaxu_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amomin_w 2> rv64ua-v-amomin_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amominu_w 2> rv64ua-v-amominu_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoor_w 2> rv64ua-v-amoor_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoxor_w 2> rv64ua-v-amoxor_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-amoswap_w 2> rv64ua-v-amoswap_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ua-v-lrsc 2> rv64ua-v-lrsc.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-fadd 2> rv64uf-p-fadd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-fdiv 2> rv64uf-p-fdiv.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-fclass 2> rv64uf-p-fclass.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-fcmp 2> rv64uf-p-fcmp.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-fcvt 2> rv64uf-p-fcvt.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-fcvt_w 2> rv64uf-p-fcvt_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-fmadd 2> rv64uf-p-fmadd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-fmin 2> rv64uf-p-fmin.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-ldst 2> rv64uf-p-ldst.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-move 2> rv64uf-p-move.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-p-recoding 2> rv64uf-p-recoding.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-fadd 2> rv64uf-v-fadd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-fdiv 2> rv64uf-v-fdiv.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-fclass 2> rv64uf-v-fclass.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-fcmp 2> rv64uf-v-fcmp.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-fcvt 2> rv64uf-v-fcvt.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-fcvt_w 2> rv64uf-v-fcvt_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-fmadd 2> rv64uf-v-fmadd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-fmin 2> rv64uf-v-fmin.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-ldst 2> rv64uf-v-ldst.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-move 2> rv64uf-v-move.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64uf-v-recoding 2> rv64uf-v-recoding.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-fadd 2> rv64ud-p-fadd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-fdiv 2> rv64ud-p-fdiv.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-fclass 2> rv64ud-p-fclass.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-fcmp 2> rv64ud-p-fcmp.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-fcvt 2> rv64ud-p-fcvt.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-fcvt_w 2> rv64ud-p-fcvt_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-fmadd 2> rv64ud-p-fmadd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-fmin 2> rv64ud-p-fmin.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-ldst 2> rv64ud-p-ldst.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-move 2> rv64ud-p-move.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-structural 2> rv64ud-p-structural.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-p-recoding 2> rv64ud-p-recoding.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-fadd 2> rv64ud-v-fadd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-fdiv 2> rv64ud-v-fdiv.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-fclass 2> rv64ud-v-fclass.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-fcmp 2> rv64ud-v-fcmp.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-fcvt 2> rv64ud-v-fcvt.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-fcvt_w 2> rv64ud-v-fcvt_w.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-fmadd 2> rv64ud-v-fmadd.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-fmin 2> rv64ud-v-fmin.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-ldst 2> rv64ud-v-ldst.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-move 2> rv64ud-v-move.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-structural 2> rv64ud-v-structural.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64ud-v-recoding 2> rv64ud-v-recoding.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64si-p-csr 2> rv64si-p-csr.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64si-p-dirty 2> rv64si-p-dirty.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64si-p-icache-alias 2> rv64si-p-icache-alias.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64si-p-ma_fetch 2> rv64si-p-ma_fetch.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64si-p-scall 2> rv64si-p-scall.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64si-p-wfi 2> rv64si-p-wfi.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64si-p-sbreak 2> rv64si-p-sbreak.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-access 2> rv64mi-p-access.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-breakpoint 2> rv64mi-p-breakpoint.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-csr 2> rv64mi-p-csr.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-mcsr 2> rv64mi-p-mcsr.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-illegal 2> rv64mi-p-illegal.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-ma_fetch 2> rv64mi-p-ma_fetch.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-ma_addr 2> rv64mi-p-ma_addr.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-scall 2> rv64mi-p-scall.out
spike --isa=rv64gcv --varch="vlen:4096,elen:64,slen:4096" rv64mi-p-sbreak 2> rv64mi-p-sbreak.out
spike --isa=rv32gcv rv32ui-p-simple 2> rv32ui-p-simple.out32
spike --isa=rv32gcv rv32ui-p-add 2> rv32ui-p-add.out32
spike --isa=rv32gcv rv32ui-p-addi 2> rv32ui-p-addi.out32
spike --isa=rv32gcv rv32ui-p-and 2> rv32ui-p-and.out32
spike --isa=rv32gcv rv32ui-p-andi 2> rv32ui-p-andi.out32
spike --isa=rv32gcv rv32ui-p-auipc 2> rv32ui-p-auipc.out32
spike --isa=rv32gcv rv32ui-p-beq 2> rv32ui-p-beq.out32
spike --isa=rv32gcv rv32ui-p-bge 2> rv32ui-p-bge.out32
spike --isa=rv32gcv rv32ui-p-bgeu 2> rv32ui-p-bgeu.out32
spike --isa=rv32gcv rv32ui-p-blt 2> rv32ui-p-blt.out32
spike --isa=rv32gcv rv32ui-p-bltu 2> rv32ui-p-bltu.out32
spike --isa=rv32gcv rv32ui-p-bne 2> rv32ui-p-bne.out32
spike --isa=rv32gcv rv32ui-p-fence_i 2> rv32ui-p-fence_i.out32
spike --isa=rv32gcv rv32ui-p-jal 2> rv32ui-p-jal.out32
spike --isa=rv32gcv rv32ui-p-jalr 2> rv32ui-p-jalr.out32
spike --isa=rv32gcv rv32ui-p-lb 2> rv32ui-p-lb.out32
spike --isa=rv32gcv rv32ui-p-lbu 2> rv32ui-p-lbu.out32
spike --isa=rv32gcv rv32ui-p-lh 2> rv32ui-p-lh.out32
spike --isa=rv32gcv rv32ui-p-lhu 2> rv32ui-p-lhu.out32
spike --isa=rv32gcv rv32ui-p-lw 2> rv32ui-p-lw.out32
spike --isa=rv32gcv rv32ui-p-lui 2> rv32ui-p-lui.out32
spike --isa=rv32gcv rv32ui-p-or 2> rv32ui-p-or.out32
spike --isa=rv32gcv rv32ui-p-ori 2> rv32ui-p-ori.out32
spike --isa=rv32gcv rv32ui-p-sb 2> rv32ui-p-sb.out32
spike --isa=rv32gcv rv32ui-p-sh 2> rv32ui-p-sh.out32
spike --isa=rv32gcv rv32ui-p-sw 2> rv32ui-p-sw.out32
spike --isa=rv32gcv rv32ui-p-sll 2> rv32ui-p-sll.out32
spike --isa=rv32gcv rv32ui-p-slli 2> rv32ui-p-slli.out32
spike --isa=rv32gcv rv32ui-p-slt 2> rv32ui-p-slt.out32
spike --isa=rv32gcv rv32ui-p-slti 2> rv32ui-p-slti.out32
spike --isa=rv32gcv rv32ui-p-sltiu 2> rv32ui-p-sltiu.out32
spike --isa=rv32gcv rv32ui-p-sltu 2> rv32ui-p-sltu.out32
spike --isa=rv32gcv rv32ui-p-sra 2> rv32ui-p-sra.out32
spike --isa=rv32gcv rv32ui-p-srai 2> rv32ui-p-srai.out32
spike --isa=rv32gcv rv32ui-p-srl 2> rv32ui-p-srl.out32
spike --isa=rv32gcv rv32ui-p-srli 2> rv32ui-p-srli.out32
spike --isa=rv32gcv rv32ui-p-sub 2> rv32ui-p-sub.out32
spike --isa=rv32gcv rv32ui-p-xor 2> rv32ui-p-xor.out32
spike --isa=rv32gcv rv32ui-p-xori 2> rv32ui-p-xori.out32
spike --isa=rv32gcv rv32ui-v-simple 2> rv32ui-v-simple.out32
spike --isa=rv32gcv rv32ui-v-add 2> rv32ui-v-add.out32
spike --isa=rv32gcv rv32ui-v-addi 2> rv32ui-v-addi.out32
spike --isa=rv32gcv rv32ui-v-and 2> rv32ui-v-and.out32
spike --isa=rv32gcv rv32ui-v-andi 2> rv32ui-v-andi.out32
spike --isa=rv32gcv rv32ui-v-auipc 2> rv32ui-v-auipc.out32
spike --isa=rv32gcv rv32ui-v-beq 2> rv32ui-v-beq.out32
spike --isa=rv32gcv rv32ui-v-bge 2> rv32ui-v-bge.out32
spike --isa=rv32gcv rv32ui-v-bgeu 2> rv32ui-v-bgeu.out32
spike --isa=rv32gcv rv32ui-v-blt 2> rv32ui-v-blt.out32
spike --isa=rv32gcv rv32ui-v-bltu 2> rv32ui-v-bltu.out32
spike --isa=rv32gcv rv32ui-v-bne 2> rv32ui-v-bne.out32
spike --isa=rv32gcv rv32ui-v-fence_i 2> rv32ui-v-fence_i.out32
spike --isa=rv32gcv rv32ui-v-jal 2> rv32ui-v-jal.out32
spike --isa=rv32gcv rv32ui-v-jalr 2> rv32ui-v-jalr.out32
spike --isa=rv32gcv rv32ui-v-lb 2> rv32ui-v-lb.out32
spike --isa=rv32gcv rv32ui-v-lbu 2> rv32ui-v-lbu.out32
spike --isa=rv32gcv rv32ui-v-lh 2> rv32ui-v-lh.out32
spike --isa=rv32gcv rv32ui-v-lhu 2> rv32ui-v-lhu.out32
spike --isa=rv32gcv rv32ui-v-lw 2> rv32ui-v-lw.out32
spike --isa=rv32gcv rv32ui-v-lui 2> rv32ui-v-lui.out32
spike --isa=rv32gcv rv32ui-v-or 2> rv32ui-v-or.out32
spike --isa=rv32gcv rv32ui-v-ori 2> rv32ui-v-ori.out32
spike --isa=rv32gcv rv32ui-v-sb 2> rv32ui-v-sb.out32
spike --isa=rv32gcv rv32ui-v-sh 2> rv32ui-v-sh.out32
spike --isa=rv32gcv rv32ui-v-sw 2> rv32ui-v-sw.out32
spike --isa=rv32gcv rv32ui-v-sll 2> rv32ui-v-sll.out32
spike --isa=rv32gcv rv32ui-v-slli 2> rv32ui-v-slli.out32
spike --isa=rv32gcv rv32ui-v-slt 2> rv32ui-v-slt.out32
spike --isa=rv32gcv rv32ui-v-slti 2> rv32ui-v-slti.out32
spike --isa=rv32gcv rv32ui-v-sltiu 2> rv32ui-v-sltiu.out32
spike --isa=rv32gcv rv32ui-v-sltu 2> rv32ui-v-sltu.out32
spike --isa=rv32gcv rv32ui-v-sra 2> rv32ui-v-sra.out32
spike --isa=rv32gcv rv32ui-v-srai 2> rv32ui-v-srai.out32
spike --isa=rv32gcv rv32ui-v-srl 2> rv32ui-v-srl.out32
spike --isa=rv32gcv rv32ui-v-srli 2> rv32ui-v-srli.out32
spike --isa=rv32gcv rv32ui-v-sub 2> rv32ui-v-sub.out32
spike --isa=rv32gcv rv32ui-v-xor 2> rv32ui-v-xor.out32
spike --isa=rv32gcv rv32ui-v-xori 2> rv32ui-v-xori.out32
spike --isa=rv32gcv rv32uc-p-rvc 2> rv32uc-p-rvc.out32
spike --isa=rv32gcv rv32uc-v-rvc 2> rv32uc-v-rvc.out32
spike --isa=rv32gcv rv32um-p-div 2> rv32um-p-div.out32
spike --isa=rv32gcv rv32um-p-divu 2> rv32um-p-divu.out32
spike --isa=rv32gcv rv32um-p-mul 2> rv32um-p-mul.out32
spike --isa=rv32gcv rv32um-p-mulh 2> rv32um-p-mulh.out32
spike --isa=rv32gcv rv32um-p-mulhsu 2> rv32um-p-mulhsu.out32
spike --isa=rv32gcv rv32um-p-mulhu 2> rv32um-p-mulhu.out32
spike --isa=rv32gcv rv32um-p-rem 2> rv32um-p-rem.out32
spike --isa=rv32gcv rv32um-p-remu 2> rv32um-p-remu.out32
spike --isa=rv32gcv rv32um-v-div 2> rv32um-v-div.out32
spike --isa=rv32gcv rv32um-v-divu 2> rv32um-v-divu.out32
spike --isa=rv32gcv rv32um-v-mul 2> rv32um-v-mul.out32
spike --isa=rv32gcv rv32um-v-mulh 2> rv32um-v-mulh.out32
spike --isa=rv32gcv rv32um-v-mulhsu 2> rv32um-v-mulhsu.out32
spike --isa=rv32gcv rv32um-v-mulhu 2> rv32um-v-mulhu.out32
spike --isa=rv32gcv rv32um-v-rem 2> rv32um-v-rem.out32
spike --isa=rv32gcv rv32um-v-remu 2> rv32um-v-remu.out32
spike --isa=rv32gcv rv32ua-p-amoadd_w 2> rv32ua-p-amoadd_w.out32
spike --isa=rv32gcv rv32ua-p-amoand_w 2> rv32ua-p-amoand_w.out32
spike --isa=rv32gcv rv32ua-p-amomax_w 2> rv32ua-p-amomax_w.out32
spike --isa=rv32gcv rv32ua-p-amomaxu_w 2> rv32ua-p-amomaxu_w.out32
spike --isa=rv32gcv rv32ua-p-amomin_w 2> rv32ua-p-amomin_w.out32
spike --isa=rv32gcv rv32ua-p-amominu_w 2> rv32ua-p-amominu_w.out32
spike --isa=rv32gcv rv32ua-p-amoor_w 2> rv32ua-p-amoor_w.out32
spike --isa=rv32gcv rv32ua-p-amoxor_w 2> rv32ua-p-amoxor_w.out32
spike --isa=rv32gcv rv32ua-p-amoswap_w 2> rv32ua-p-amoswap_w.out32
spike --isa=rv32gcv rv32ua-p-lrsc 2> rv32ua-p-lrsc.out32
spike --isa=rv32gcv rv32ua-v-amoadd_w 2> rv32ua-v-amoadd_w.out32
spike --isa=rv32gcv rv32ua-v-amoand_w 2> rv32ua-v-amoand_w.out32
spike --isa=rv32gcv rv32ua-v-amomax_w 2> rv32ua-v-amomax_w.out32
spike --isa=rv32gcv rv32ua-v-amomaxu_w 2> rv32ua-v-amomaxu_w.out32
spike --isa=rv32gcv rv32ua-v-amomin_w 2> rv32ua-v-amomin_w.out32
spike --isa=rv32gcv rv32ua-v-amominu_w 2> rv32ua-v-amominu_w.out32
spike --isa=rv32gcv rv32ua-v-amoor_w 2> rv32ua-v-amoor_w.out32
spike --isa=rv32gcv rv32ua-v-amoxor_w 2> rv32ua-v-amoxor_w.out32
spike --isa=rv32gcv rv32ua-v-amoswap_w 2> rv32ua-v-amoswap_w.out32
spike --isa=rv32gcv rv32ua-v-lrsc 2> rv32ua-v-lrsc.out32
spike --isa=rv32gcv rv32uf-p-fadd 2> rv32uf-p-fadd.out32
spike --isa=rv32gcv rv32uf-p-fdiv 2> rv32uf-p-fdiv.out32
spike --isa=rv32gcv rv32uf-p-fclass 2> rv32uf-p-fclass.out32
spike --isa=rv32gcv rv32uf-p-fcmp 2> rv32uf-p-fcmp.out32
spike --isa=rv32gcv rv32uf-p-fcvt 2> rv32uf-p-fcvt.out32
spike --isa=rv32gcv rv32uf-p-fcvt_w 2> rv32uf-p-fcvt_w.out32
spike --isa=rv32gcv rv32uf-p-fmadd 2> rv32uf-p-fmadd.out32
spike --isa=rv32gcv rv32uf-p-fmin 2> rv32uf-p-fmin.out32
spike --isa=rv32gcv rv32uf-p-ldst 2> rv32uf-p-ldst.out32
spike --isa=rv32gcv rv32uf-p-move 2> rv32uf-p-move.out32
spike --isa=rv32gcv rv32uf-p-recoding 2> rv32uf-p-recoding.out32
spike --isa=rv32gcv rv32uf-v-fadd 2> rv32uf-v-fadd.out32
spike --isa=rv32gcv rv32uf-v-fdiv 2> rv32uf-v-fdiv.out32
spike --isa=rv32gcv rv32uf-v-fclass 2> rv32uf-v-fclass.out32
spike --isa=rv32gcv rv32uf-v-fcmp 2> rv32uf-v-fcmp.out32
spike --isa=rv32gcv rv32uf-v-fcvt 2> rv32uf-v-fcvt.out32
spike --isa=rv32gcv rv32uf-v-fcvt_w 2> rv32uf-v-fcvt_w.out32
spike --isa=rv32gcv rv32uf-v-fmadd 2> rv32uf-v-fmadd.out32
spike --isa=rv32gcv rv32uf-v-fmin 2> rv32uf-v-fmin.out32
spike --isa=rv32gcv rv32uf-v-ldst 2> rv32uf-v-ldst.out32
spike --isa=rv32gcv rv32uf-v-move 2> rv32uf-v-move.out32
spike --isa=rv32gcv rv32uf-v-recoding 2> rv32uf-v-recoding.out32
spike --isa=rv32gcv rv32ud-p-fadd 2> rv32ud-p-fadd.out32
spike --isa=rv32gcv rv32ud-p-fdiv 2> rv32ud-p-fdiv.out32
spike --isa=rv32gcv rv32ud-p-fclass 2> rv32ud-p-fclass.out32
spike --isa=rv32gcv rv32ud-p-fcmp 2> rv32ud-p-fcmp.out32
spike --isa=rv32gcv rv32ud-p-fcvt 2> rv32ud-p-fcvt.out32
spike --isa=rv32gcv rv32ud-p-fcvt_w 2> rv32ud-p-fcvt_w.out32
spike --isa=rv32gcv rv32ud-p-fmadd 2> rv32ud-p-fmadd.out32
spike --isa=rv32gcv rv32ud-p-fmin 2> rv32ud-p-fmin.out32
spike --isa=rv32gcv rv32ud-p-ldst 2> rv32ud-p-ldst.out32
spike --isa=rv32gcv rv32ud-p-recoding 2> rv32ud-p-recoding.out32
spike --isa=rv32gcv rv32ud-v-fadd 2> rv32ud-v-fadd.out32
spike --isa=rv32gcv rv32ud-v-fdiv 2> rv32ud-v-fdiv.out32
spike --isa=rv32gcv rv32ud-v-fclass 2> rv32ud-v-fclass.out32
spike --isa=rv32gcv rv32ud-v-fcmp 2> rv32ud-v-fcmp.out32
spike --isa=rv32gcv rv32ud-v-fcvt 2> rv32ud-v-fcvt.out32
spike --isa=rv32gcv rv32ud-v-fcvt_w 2> rv32ud-v-fcvt_w.out32
spike --isa=rv32gcv rv32ud-v-fmadd 2> rv32ud-v-fmadd.out32
spike --isa=rv32gcv rv32ud-v-fmin 2> rv32ud-v-fmin.out32
spike --isa=rv32gcv rv32ud-v-ldst 2> rv32ud-v-ldst.out32
spike --isa=rv32gcv rv32ud-v-recoding 2> rv32ud-v-recoding.out32
spike --isa=rv32gcv rv32si-p-csr 2> rv32si-p-csr.out32
spike --isa=rv32gcv rv32si-p-dirty 2> rv32si-p-dirty.out32
spike --isa=rv32gcv rv32si-p-ma_fetch 2> rv32si-p-ma_fetch.out32
spike --isa=rv32gcv rv32si-p-scall 2> rv32si-p-scall.out32
spike --isa=rv32gcv rv32si-p-sbreak 2> rv32si-p-sbreak.out32
spike --isa=rv32gcv rv32si-p-wfi 2> rv32si-p-wfi.out32
spike --isa=rv32gcv rv32mi-p-breakpoint 2> rv32mi-p-breakpoint.out32
spike --isa=rv32gcv rv32mi-p-csr 2> rv32mi-p-csr.out32
spike --isa=rv32gcv rv32mi-p-mcsr 2> rv32mi-p-mcsr.out32
spike --isa=rv32gcv rv32mi-p-illegal 2> rv32mi-p-illegal.out32
spike --isa=rv32gcv rv32mi-p-ma_fetch 2> rv32mi-p-ma_fetch.out32
spike --isa=rv32gcv rv32mi-p-ma_addr 2> rv32mi-p-ma_addr.out32
spike --isa=rv32gcv rv32mi-p-scall 2> rv32mi-p-scall.out32
spike --isa=rv32gcv rv32mi-p-sbreak 2> rv32mi-p-sbreak.out32
spike --isa=rv32gcv rv32mi-p-shamt 2> rv32mi-p-shamt.out32
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vadd 2> rv64uv-p-vadd.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vadd.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vsub 2> rv64uv-p-vsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vrsub 2> rv64uv-p-vrsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vrsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwaddu 2> rv64uv-p-vwaddu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vwaddu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwsubu 2> rv64uv-p-vwsubu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vwsubu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwadd 2> rv64uv-p-vwadd.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vwadd.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwsub 2> rv64uv-p-vwsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vwsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vsext 2> rv64uv-p-vsext.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vsext.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vzext 2> rv64uv-p-vzext.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vzext.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vadc 2> rv64uv-p-vadc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vadc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmadc 2> rv64uv-p-vmadc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vmadc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vsbc 2> rv64uv-p-vsbc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vsbc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmsbc 2> rv64uv-p-vmsbc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmsbc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vand 2> rv64uv-p-vand.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vand.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vor 2> rv64uv-p-vor.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vor.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vxor 2> rv64uv-p-vxor.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 40:
PASSED.
PASSED: rv64uv/vxor.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vsll 2> rv64uv-p-vsll.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vsll.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vsrl 2> rv64uv-p-vsrl.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vsrl.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vsra 2> rv64uv-p-vsra.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vsra.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vnsrl 2> rv64uv-p-vnsrl.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
PASSED: rv64uv/vnsrl.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vnsra 2> rv64uv-p-vnsra.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
PASSED: rv64uv/vnsra.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmseq 2> rv64uv-p-vmseq.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vmseq.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmsne 2> rv64uv-p-vmsne.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
PASSED: rv64uv/vmsne.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmsltu 2> rv64uv-p-vmsltu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
PASSED: rv64uv/vmsltu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmslt 2> rv64uv-p-vmslt.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
PASSED: rv64uv/vmslt.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmsleu 2> rv64uv-p-vmsleu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
PASSED: rv64uv/vmsleu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmsle 2> rv64uv-p-vmsle.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
PASSED: rv64uv/vmsle.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmsgtu 2> rv64uv-p-vmsgtu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmsgtu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmsgt 2> rv64uv-p-vmsgt.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmsgt.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vminu 2> rv64uv-p-vminu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
PASSED: rv64uv/vminu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmin 2> rv64uv-p-vmin.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
PASSED: rv64uv/vmin.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmaxu 2> rv64uv-p-vmaxu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
PASSED: rv64uv/vmaxu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmax 2> rv64uv-p-vmax.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
PASSED: rv64uv/vmax.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmul 2> rv64uv-p-vmul.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmul.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmulh 2> rv64uv-p-vmulh.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmulh.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmulhu 2> rv64uv-p-vmulhu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmulhu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmulhsu 2> rv64uv-p-vmulhsu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmulhsu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vdivu 2> rv64uv-p-vdivu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vdivu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vdiv 2> rv64uv-p-vdiv.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vdiv.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vremu 2> rv64uv-p-vremu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vremu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vrem 2> rv64uv-p-vrem.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vrem.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwmul 2> rv64uv-p-vwmul.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vwmul.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwmulu 2> rv64uv-p-vwmulu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vwmulu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwmulsu 2> rv64uv-p-vwmulsu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vwmulsu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmacc 2> rv64uv-p-vmacc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmacc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vnmsac 2> rv64uv-p-vnmsac.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vnmsac.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmadd 2> rv64uv-p-vmadd.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vmadd.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vnmsub 2> rv64uv-p-vnmsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vnmsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwmaccu 2> rv64uv-p-vwmaccu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vwmaccu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwmacc 2> rv64uv-p-vwmacc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vwmacc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwmaccsu 2> rv64uv-p-vwmaccsu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vwmaccsu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwmaccus 2> rv64uv-p-vwmaccus.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
PASSED: rv64uv/vwmaccus.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmerge 2> rv64uv-p-vmerge.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vmerge.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmv 2> rv64uv-p-vmv.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vmv.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmvnrr 2> rv64uv-p-vmvnrr.cout
Checking the results of the test case 0:
PASSED.
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
PASSED: rv64uv/vmvnrr.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vredsum 2> rv64uv-p-vredsum.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
PASSED: rv64uv/vredsum.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vredmaxu 2> rv64uv-p-vredmaxu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vredmaxu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vredmax 2> rv64uv-p-vredmax.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vredmax.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vredminu 2> rv64uv-p-vredminu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vredminu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vredmin 2> rv64uv-p-vredmin.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vredmin.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vredand 2> rv64uv-p-vredand.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vredand.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vredor 2> rv64uv-p-vredor.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vredor.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vredxor 2> rv64uv-p-vredxor.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
PASSED: rv64uv/vredxor.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwredsumu 2> rv64uv-p-vwredsumu.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vwredsumu.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vwredsum 2> rv64uv-p-vwredsum.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vwredsum.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfadd 2> rv64uv-p-vfadd.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
PASSED: rv64uv/vfadd.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfsub 2> rv64uv-p-vfsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfrsub 2> rv64uv-p-vfrsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
PASSED: rv64uv/vfrsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfwadd 2> rv64uv-p-vfwadd.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vfwadd.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfwsub 2> rv64uv-p-vfwsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vfwsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmul 2> rv64uv-p-vfmul.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfmul.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfwmul 2> rv64uv-p-vfwmul.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vfwmul.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmacc 2> rv64uv-p-vfmacc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfmacc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfnmacc 2> rv64uv-p-vfnmacc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfnmacc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmsac 2> rv64uv-p-vfmsac.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfmsac.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfnmsac 2> rv64uv-p-vfnmsac.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfnmsac.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmadd 2> rv64uv-p-vfmadd.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfmadd.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfnmadd 2> rv64uv-p-vfnmadd.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfnmadd.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmsub 2> rv64uv-p-vfmsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfmsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfnmsub 2> rv64uv-p-vfnmsub.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfnmsub.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfwmacc 2> rv64uv-p-vfwmacc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vfwmacc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfwnmacc 2> rv64uv-p-vfwnmacc.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vfwnmacc.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfwmsac 2> rv64uv-p-vfwmsac.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vfwmsac.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfwnmsac 2> rv64uv-p-vfwnmsac.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vfwnmsac.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmin 2> rv64uv-p-vfmin.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfmin.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmax 2> rv64uv-p-vfmax.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfmax.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfsgnj 2> rv64uv-p-vfsgnj.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
PASSED: rv64uv/vfsgnj.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfsgnjn 2> rv64uv-p-vfsgnjn.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfsgnjn.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfsgnjx 2> rv64uv-p-vfsgnjx.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vfsgnjx.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmerge 2> rv64uv-p-vfmerge.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
PASSED: rv64uv/vfmerge.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfmv 2> rv64uv-p-vfmv.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
PASSED: rv64uv/vfmv.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmfeq 2> rv64uv-p-vmfeq.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
PASSED: rv64uv/vmfeq.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmfne 2> rv64uv-p-vmfne.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
PASSED: rv64uv/vmfne.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmflt 2> rv64uv-p-vmflt.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vmflt.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmfle 2> rv64uv-p-vmfle.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
PASSED: rv64uv/vmfle.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmfgt 2> rv64uv-p-vmfgt.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
PASSED: rv64uv/vmfgt.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmfge 2> rv64uv-p-vmfge.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
PASSED: rv64uv/vmfge.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfcvt 2> rv64uv-p-vfcvt.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
Checking the results of the test case 25:
PASSED.
Checking the results of the test case 26:
PASSED.
Checking the results of the test case 27:
PASSED.
Checking the results of the test case 28:
PASSED.
Checking the results of the test case 29:
PASSED.
Checking the results of the test case 30:
PASSED.
Checking the results of the test case 31:
PASSED.
Checking the results of the test case 32:
PASSED.
Checking the results of the test case 33:
PASSED.
Checking the results of the test case 34:
PASSED.
Checking the results of the test case 35:
PASSED.
Checking the results of the test case 36:
PASSED.
PASSED: rv64uv/vfcvt.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfwcvt 2> rv64uv-p-vfwcvt.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
Checking the results of the test case 25:
PASSED.
Checking the results of the test case 26:
PASSED.
Checking the results of the test case 27:
PASSED.
Checking the results of the test case 28:
PASSED.
PASSED: rv64uv/vfwcvt.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfncvt 2> rv64uv-p-vfncvt.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
Checking the results of the test case 19:
PASSED.
Checking the results of the test case 20:
PASSED.
Checking the results of the test case 21:
PASSED.
Checking the results of the test case 22:
PASSED.
Checking the results of the test case 23:
PASSED.
Checking the results of the test case 24:
PASSED.
Checking the results of the test case 25:
PASSED.
Checking the results of the test case 26:
PASSED.
Checking the results of the test case 27:
PASSED.
Checking the results of the test case 28:
PASSED.
PASSED: rv64uv/vfncvt.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmand 2> rv64uv-p-vmand.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vmand.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmnand 2> rv64uv-p-vmnand.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vmnand.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmandnot 2> rv64uv-p-vmandnot.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vmandnot.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmor 2> rv64uv-p-vmor.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vmor.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmnor 2> rv64uv-p-vmnor.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vmnor.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmornot 2> rv64uv-p-vmornot.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vmornot.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmxor 2> rv64uv-p-vmxor.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vmxor.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vmxnor 2> rv64uv-p-vmxnor.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vmxnor.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vslideup 2> rv64uv-p-vslideup.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vslideup.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vslidedown 2> rv64uv-p-vslidedown.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
PASSED: rv64uv/vslidedown.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vslide1up 2> rv64uv-p-vslide1up.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vslide1up.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfslide1up 2> rv64uv-p-vfslide1up.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
PASSED: rv64uv/vfslide1up.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vslide1down 2> rv64uv-p-vslide1down.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vslide1down.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vfslide1down 2> rv64uv-p-vfslide1down.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vfslide1down.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vl 2> rv64uv-p-vl.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
PASSED: rv64uv/vl.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vl1r 2> rv64uv-p-vl1r.cout
Checking the results of the test case 0:
PASSED.
Checking the results of the test case 0:
PASSED.
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 16:
PASSED.
PASSED: rv64uv/vl1r.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vle1 2> rv64uv-p-vle1.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
PASSED: rv64uv/vle1.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vls 2> rv64uv-p-vls.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
PASSED: rv64uv/vls.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vluxei 2> rv64uv-p-vluxei.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
Checking the results of the test case 9:
PASSED.
Checking the results of the test case 10:
PASSED.
Checking the results of the test case 11:
PASSED.
Checking the results of the test case 12:
PASSED.
Checking the results of the test case 13:
PASSED.
Checking the results of the test case 14:
PASSED.
Checking the results of the test case 15:
PASSED.
Checking the results of the test case 16:
PASSED.
Checking the results of the test case 17:
PASSED.
Checking the results of the test case 18:
PASSED.
PASSED: rv64uv/vluxei.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vs 2> rv64uv-p-vs.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
PASSED: rv64uv/vs.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vs1r 2> rv64uv-p-vs1r.cout
Checking the results of the test case 0:
PASSED.
Checking the results of the test case 0:
PASSED.
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 4:
PASSED.
PASSED: rv64uv/vs1r.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vse1 2> rv64uv-p-vse1.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
PASSED: rv64uv/vse1.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vss 2> rv64uv-p-vss.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
PASSED: rv64uv/vss.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vsuxei 2> rv64uv-p-vsuxei.cout
Checking the results of the test case 1:
PASSED.
Checking the results of the test case 2:
PASSED.
Checking the results of the test case 3:
PASSED.
Checking the results of the test case 4:
PASSED.
Checking the results of the test case 5:
PASSED.
Checking the results of the test case 6:
PASSED.
Checking the results of the test case 7:
PASSED.
Checking the results of the test case 8:
PASSED.
PASSED: rv64uv/vsuxei.c!
spike --isa=rv64gcv_zfh --varch="vlen:4096,elen:64,slen:4096" rv64uv-p-vsetivli 2> rv64uv-p-vsetivli.cout
Checking vtype and vl #1...
PASSED.
Checking vtype and vl #2...
PASSED.
Checking vtype and vl #3...
PASSED.
PASSED: rv64uv/vsetivli.c!
make[1]: Leaving directory '/home/zarif/ara/apps/riscv-tests/isa'
