<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ecore_iro.h source code [linux-4.18.y/drivers/net/qede/base/ecore_iro.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/qede/base/ecore_iro.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='ecore_iro.h.html'>ecore_iro.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/__IRO_H__">__IRO_H__</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/__IRO_H__" data-ref="_M/__IRO_H__">__IRO_H__</dfn></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i>/* Ystorm flow control mode. Use enum fw_flow_ctrl_mode */</i></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/YSTORM_FLOW_CONTROL_MODE_OFFSET" data-ref="_M/YSTORM_FLOW_CONTROL_MODE_OFFSET">YSTORM_FLOW_CONTROL_MODE_OFFSET</dfn> (IRO[0].base)</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/YSTORM_FLOW_CONTROL_MODE_SIZE" data-ref="_M/YSTORM_FLOW_CONTROL_MODE_SIZE">YSTORM_FLOW_CONTROL_MODE_SIZE</dfn> (IRO[0].size)</u></td></tr>
<tr><th id="13">13</th><td><i>/* Tstorm port statistics */</i></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/TSTORM_PORT_STAT_OFFSET" data-ref="_M/TSTORM_PORT_STAT_OFFSET">TSTORM_PORT_STAT_OFFSET</dfn>(port_id) (IRO[1].base + ((port_id) * IRO[1].m1))</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/TSTORM_PORT_STAT_SIZE" data-ref="_M/TSTORM_PORT_STAT_SIZE">TSTORM_PORT_STAT_SIZE</dfn> (IRO[1].size)</u></td></tr>
<tr><th id="16">16</th><td><i>/* Tstorm ll2 port statistics */</i></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/TSTORM_LL2_PORT_STAT_OFFSET" data-ref="_M/TSTORM_LL2_PORT_STAT_OFFSET">TSTORM_LL2_PORT_STAT_OFFSET</dfn>(port_id) (IRO[2].base + \</u></td></tr>
<tr><th id="18">18</th><td><u>	((port_id) * IRO[2].m1))</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/TSTORM_LL2_PORT_STAT_SIZE" data-ref="_M/TSTORM_LL2_PORT_STAT_SIZE">TSTORM_LL2_PORT_STAT_SIZE</dfn> (IRO[2].size)</u></td></tr>
<tr><th id="20">20</th><td><i>/* Ustorm VF-PF Channel ready flag */</i></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/USTORM_VF_PF_CHANNEL_READY_OFFSET" data-ref="_M/USTORM_VF_PF_CHANNEL_READY_OFFSET">USTORM_VF_PF_CHANNEL_READY_OFFSET</dfn>(vf_id) (IRO[3].base + \</u></td></tr>
<tr><th id="22">22</th><td><u>	((vf_id) * IRO[3].m1))</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/USTORM_VF_PF_CHANNEL_READY_SIZE" data-ref="_M/USTORM_VF_PF_CHANNEL_READY_SIZE">USTORM_VF_PF_CHANNEL_READY_SIZE</dfn> (IRO[3].size)</u></td></tr>
<tr><th id="24">24</th><td><i>/* Ustorm Final flr cleanup ack */</i></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/USTORM_FLR_FINAL_ACK_OFFSET" data-ref="_M/USTORM_FLR_FINAL_ACK_OFFSET">USTORM_FLR_FINAL_ACK_OFFSET</dfn>(pf_id) (IRO[4].base + ((pf_id) * IRO[4].m1))</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/USTORM_FLR_FINAL_ACK_SIZE" data-ref="_M/USTORM_FLR_FINAL_ACK_SIZE">USTORM_FLR_FINAL_ACK_SIZE</dfn> (IRO[4].size)</u></td></tr>
<tr><th id="27">27</th><td><i>/* Ustorm Event ring consumer */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/USTORM_EQE_CONS_OFFSET" data-ref="_M/USTORM_EQE_CONS_OFFSET">USTORM_EQE_CONS_OFFSET</dfn>(pf_id) (IRO[5].base + ((pf_id) * IRO[5].m1))</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/USTORM_EQE_CONS_SIZE" data-ref="_M/USTORM_EQE_CONS_SIZE">USTORM_EQE_CONS_SIZE</dfn> (IRO[5].size)</u></td></tr>
<tr><th id="30">30</th><td><i>/* Ustorm eth queue zone */</i></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/USTORM_ETH_QUEUE_ZONE_OFFSET" data-ref="_M/USTORM_ETH_QUEUE_ZONE_OFFSET">USTORM_ETH_QUEUE_ZONE_OFFSET</dfn>(queue_zone_id) (IRO[6].base + \</u></td></tr>
<tr><th id="32">32</th><td><u>	((queue_zone_id) * IRO[6].m1))</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/USTORM_ETH_QUEUE_ZONE_SIZE" data-ref="_M/USTORM_ETH_QUEUE_ZONE_SIZE">USTORM_ETH_QUEUE_ZONE_SIZE</dfn> (IRO[6].size)</u></td></tr>
<tr><th id="34">34</th><td><i>/* Ustorm Common Queue ring consumer */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/USTORM_COMMON_QUEUE_CONS_OFFSET" data-ref="_M/USTORM_COMMON_QUEUE_CONS_OFFSET">USTORM_COMMON_QUEUE_CONS_OFFSET</dfn>(queue_zone_id) (IRO[7].base + \</u></td></tr>
<tr><th id="36">36</th><td><u>	((queue_zone_id) * IRO[7].m1))</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/USTORM_COMMON_QUEUE_CONS_SIZE" data-ref="_M/USTORM_COMMON_QUEUE_CONS_SIZE">USTORM_COMMON_QUEUE_CONS_SIZE</dfn> (IRO[7].size)</u></td></tr>
<tr><th id="38">38</th><td><i>/* Xstorm Integration Test Data */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/XSTORM_INTEG_TEST_DATA_OFFSET" data-ref="_M/XSTORM_INTEG_TEST_DATA_OFFSET">XSTORM_INTEG_TEST_DATA_OFFSET</dfn> (IRO[8].base)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/XSTORM_INTEG_TEST_DATA_SIZE" data-ref="_M/XSTORM_INTEG_TEST_DATA_SIZE">XSTORM_INTEG_TEST_DATA_SIZE</dfn> (IRO[8].size)</u></td></tr>
<tr><th id="41">41</th><td><i>/* Ystorm Integration Test Data */</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/YSTORM_INTEG_TEST_DATA_OFFSET" data-ref="_M/YSTORM_INTEG_TEST_DATA_OFFSET">YSTORM_INTEG_TEST_DATA_OFFSET</dfn> (IRO[9].base)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/YSTORM_INTEG_TEST_DATA_SIZE" data-ref="_M/YSTORM_INTEG_TEST_DATA_SIZE">YSTORM_INTEG_TEST_DATA_SIZE</dfn> (IRO[9].size)</u></td></tr>
<tr><th id="44">44</th><td><i>/* Pstorm Integration Test Data */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/PSTORM_INTEG_TEST_DATA_OFFSET" data-ref="_M/PSTORM_INTEG_TEST_DATA_OFFSET">PSTORM_INTEG_TEST_DATA_OFFSET</dfn> (IRO[10].base)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PSTORM_INTEG_TEST_DATA_SIZE" data-ref="_M/PSTORM_INTEG_TEST_DATA_SIZE">PSTORM_INTEG_TEST_DATA_SIZE</dfn> (IRO[10].size)</u></td></tr>
<tr><th id="47">47</th><td><i>/* Tstorm Integration Test Data */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/TSTORM_INTEG_TEST_DATA_OFFSET" data-ref="_M/TSTORM_INTEG_TEST_DATA_OFFSET">TSTORM_INTEG_TEST_DATA_OFFSET</dfn> (IRO[11].base)</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/TSTORM_INTEG_TEST_DATA_SIZE" data-ref="_M/TSTORM_INTEG_TEST_DATA_SIZE">TSTORM_INTEG_TEST_DATA_SIZE</dfn> (IRO[11].size)</u></td></tr>
<tr><th id="50">50</th><td><i>/* Mstorm Integration Test Data */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MSTORM_INTEG_TEST_DATA_OFFSET" data-ref="_M/MSTORM_INTEG_TEST_DATA_OFFSET">MSTORM_INTEG_TEST_DATA_OFFSET</dfn> (IRO[12].base)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MSTORM_INTEG_TEST_DATA_SIZE" data-ref="_M/MSTORM_INTEG_TEST_DATA_SIZE">MSTORM_INTEG_TEST_DATA_SIZE</dfn> (IRO[12].size)</u></td></tr>
<tr><th id="53">53</th><td><i>/* Ustorm Integration Test Data */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/USTORM_INTEG_TEST_DATA_OFFSET" data-ref="_M/USTORM_INTEG_TEST_DATA_OFFSET">USTORM_INTEG_TEST_DATA_OFFSET</dfn> (IRO[13].base)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/USTORM_INTEG_TEST_DATA_SIZE" data-ref="_M/USTORM_INTEG_TEST_DATA_SIZE">USTORM_INTEG_TEST_DATA_SIZE</dfn> (IRO[13].size)</u></td></tr>
<tr><th id="56">56</th><td><i>/* Tstorm producers */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/TSTORM_LL2_RX_PRODS_OFFSET" data-ref="_M/TSTORM_LL2_RX_PRODS_OFFSET">TSTORM_LL2_RX_PRODS_OFFSET</dfn>(core_rx_queue_id) (IRO[14].base + \</u></td></tr>
<tr><th id="58">58</th><td><u>	((core_rx_queue_id) * IRO[14].m1))</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/TSTORM_LL2_RX_PRODS_SIZE" data-ref="_M/TSTORM_LL2_RX_PRODS_SIZE">TSTORM_LL2_RX_PRODS_SIZE</dfn> (IRO[14].size)</u></td></tr>
<tr><th id="60">60</th><td><i>/* Tstorm LightL2 queue statistics */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_TSTORM_PER_QUEUE_STAT_OFFSET" data-ref="_M/CORE_LL2_TSTORM_PER_QUEUE_STAT_OFFSET">CORE_LL2_TSTORM_PER_QUEUE_STAT_OFFSET</dfn>(core_rx_queue_id) \</u></td></tr>
<tr><th id="62">62</th><td><u>	(IRO[15].base + ((core_rx_queue_id) * IRO[15].m1))</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_TSTORM_PER_QUEUE_STAT_SIZE" data-ref="_M/CORE_LL2_TSTORM_PER_QUEUE_STAT_SIZE">CORE_LL2_TSTORM_PER_QUEUE_STAT_SIZE</dfn> (IRO[15].size)</u></td></tr>
<tr><th id="64">64</th><td><i>/* Ustorm LiteL2 queue statistics */</i></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_USTORM_PER_QUEUE_STAT_OFFSET" data-ref="_M/CORE_LL2_USTORM_PER_QUEUE_STAT_OFFSET">CORE_LL2_USTORM_PER_QUEUE_STAT_OFFSET</dfn>(core_rx_queue_id) \</u></td></tr>
<tr><th id="66">66</th><td><u>	(IRO[16].base + ((core_rx_queue_id) * IRO[16].m1))</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_USTORM_PER_QUEUE_STAT_SIZE" data-ref="_M/CORE_LL2_USTORM_PER_QUEUE_STAT_SIZE">CORE_LL2_USTORM_PER_QUEUE_STAT_SIZE</dfn> (IRO[16].size)</u></td></tr>
<tr><th id="68">68</th><td><i>/* Pstorm LiteL2 queue statistics */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_PSTORM_PER_QUEUE_STAT_OFFSET" data-ref="_M/CORE_LL2_PSTORM_PER_QUEUE_STAT_OFFSET">CORE_LL2_PSTORM_PER_QUEUE_STAT_OFFSET</dfn>(core_tx_stats_id) \</u></td></tr>
<tr><th id="70">70</th><td><u>	(IRO[17].base + ((core_tx_stats_id) * IRO[17].m1))</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_PSTORM_PER_QUEUE_STAT_SIZE" data-ref="_M/CORE_LL2_PSTORM_PER_QUEUE_STAT_SIZE">CORE_LL2_PSTORM_PER_QUEUE_STAT_SIZE</dfn> (IRO[17].size)</u></td></tr>
<tr><th id="72">72</th><td><i>/* Mstorm queue statistics */</i></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MSTORM_QUEUE_STAT_OFFSET" data-ref="_M/MSTORM_QUEUE_STAT_OFFSET">MSTORM_QUEUE_STAT_OFFSET</dfn>(stat_counter_id) (IRO[18].base + \</u></td></tr>
<tr><th id="74">74</th><td><u>	((stat_counter_id) * IRO[18].m1))</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MSTORM_QUEUE_STAT_SIZE" data-ref="_M/MSTORM_QUEUE_STAT_SIZE">MSTORM_QUEUE_STAT_SIZE</dfn> (IRO[18].size)</u></td></tr>
<tr><th id="76">76</th><td><i>/* Mstorm ETH PF queues producers */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MSTORM_ETH_PF_PRODS_OFFSET" data-ref="_M/MSTORM_ETH_PF_PRODS_OFFSET">MSTORM_ETH_PF_PRODS_OFFSET</dfn>(queue_id) (IRO[19].base + \</u></td></tr>
<tr><th id="78">78</th><td><u>	((queue_id) * IRO[19].m1))</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MSTORM_ETH_PF_PRODS_SIZE" data-ref="_M/MSTORM_ETH_PF_PRODS_SIZE">MSTORM_ETH_PF_PRODS_SIZE</dfn> (IRO[19].size)</u></td></tr>
<tr><th id="80">80</th><td><i>/* Mstorm ETH VF queues producers offset in RAM. Used in default VF zone size</i></td></tr>
<tr><th id="81">81</th><td><i> * mode.</i></td></tr>
<tr><th id="82">82</th><td><i> */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MSTORM_ETH_VF_PRODS_OFFSET" data-ref="_M/MSTORM_ETH_VF_PRODS_OFFSET">MSTORM_ETH_VF_PRODS_OFFSET</dfn>(vf_id, vf_queue_id) (IRO[20].base + \</u></td></tr>
<tr><th id="84">84</th><td><u>	((vf_id) * IRO[20].m1) + ((vf_queue_id) * IRO[20].m2))</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/MSTORM_ETH_VF_PRODS_SIZE" data-ref="_M/MSTORM_ETH_VF_PRODS_SIZE">MSTORM_ETH_VF_PRODS_SIZE</dfn> (IRO[20].size)</u></td></tr>
<tr><th id="86">86</th><td><i>/* TPA agregation timeout in us resolution (on ASIC) */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MSTORM_TPA_TIMEOUT_US_OFFSET" data-ref="_M/MSTORM_TPA_TIMEOUT_US_OFFSET">MSTORM_TPA_TIMEOUT_US_OFFSET</dfn> (IRO[21].base)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MSTORM_TPA_TIMEOUT_US_SIZE" data-ref="_M/MSTORM_TPA_TIMEOUT_US_SIZE">MSTORM_TPA_TIMEOUT_US_SIZE</dfn> (IRO[21].size)</u></td></tr>
<tr><th id="89">89</th><td><i>/* Mstorm pf statistics */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MSTORM_ETH_PF_STAT_OFFSET" data-ref="_M/MSTORM_ETH_PF_STAT_OFFSET">MSTORM_ETH_PF_STAT_OFFSET</dfn>(pf_id) (IRO[22].base + ((pf_id) * IRO[22].m1))</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MSTORM_ETH_PF_STAT_SIZE" data-ref="_M/MSTORM_ETH_PF_STAT_SIZE">MSTORM_ETH_PF_STAT_SIZE</dfn> (IRO[22].size)</u></td></tr>
<tr><th id="92">92</th><td><i>/* Ustorm queue statistics */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/USTORM_QUEUE_STAT_OFFSET" data-ref="_M/USTORM_QUEUE_STAT_OFFSET">USTORM_QUEUE_STAT_OFFSET</dfn>(stat_counter_id) (IRO[23].base + \</u></td></tr>
<tr><th id="94">94</th><td><u>	((stat_counter_id) * IRO[23].m1))</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/USTORM_QUEUE_STAT_SIZE" data-ref="_M/USTORM_QUEUE_STAT_SIZE">USTORM_QUEUE_STAT_SIZE</dfn> (IRO[23].size)</u></td></tr>
<tr><th id="96">96</th><td><i>/* Ustorm pf statistics */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/USTORM_ETH_PF_STAT_OFFSET" data-ref="_M/USTORM_ETH_PF_STAT_OFFSET">USTORM_ETH_PF_STAT_OFFSET</dfn>(pf_id) (IRO[24].base + ((pf_id) * IRO[24].m1))</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/USTORM_ETH_PF_STAT_SIZE" data-ref="_M/USTORM_ETH_PF_STAT_SIZE">USTORM_ETH_PF_STAT_SIZE</dfn> (IRO[24].size)</u></td></tr>
<tr><th id="99">99</th><td><i>/* Pstorm queue statistics */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PSTORM_QUEUE_STAT_OFFSET" data-ref="_M/PSTORM_QUEUE_STAT_OFFSET">PSTORM_QUEUE_STAT_OFFSET</dfn>(stat_counter_id) (IRO[25].base + \</u></td></tr>
<tr><th id="101">101</th><td><u>	((stat_counter_id) * IRO[25].m1))</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/PSTORM_QUEUE_STAT_SIZE" data-ref="_M/PSTORM_QUEUE_STAT_SIZE">PSTORM_QUEUE_STAT_SIZE</dfn> (IRO[25].size)</u></td></tr>
<tr><th id="103">103</th><td><i>/* Pstorm pf statistics */</i></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/PSTORM_ETH_PF_STAT_OFFSET" data-ref="_M/PSTORM_ETH_PF_STAT_OFFSET">PSTORM_ETH_PF_STAT_OFFSET</dfn>(pf_id) (IRO[26].base + ((pf_id) * IRO[26].m1))</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/PSTORM_ETH_PF_STAT_SIZE" data-ref="_M/PSTORM_ETH_PF_STAT_SIZE">PSTORM_ETH_PF_STAT_SIZE</dfn> (IRO[26].size)</u></td></tr>
<tr><th id="106">106</th><td><i>/* Control frame's EthType configuration for TX control frame security */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/PSTORM_CTL_FRAME_ETHTYPE_OFFSET" data-ref="_M/PSTORM_CTL_FRAME_ETHTYPE_OFFSET">PSTORM_CTL_FRAME_ETHTYPE_OFFSET</dfn>(ethType_id) (IRO[27].base + \</u></td></tr>
<tr><th id="108">108</th><td><u>	((ethType_id) * IRO[27].m1))</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/PSTORM_CTL_FRAME_ETHTYPE_SIZE" data-ref="_M/PSTORM_CTL_FRAME_ETHTYPE_SIZE">PSTORM_CTL_FRAME_ETHTYPE_SIZE</dfn> (IRO[27].size)</u></td></tr>
<tr><th id="110">110</th><td><i>/* Tstorm last parser message */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/TSTORM_ETH_PRS_INPUT_OFFSET" data-ref="_M/TSTORM_ETH_PRS_INPUT_OFFSET">TSTORM_ETH_PRS_INPUT_OFFSET</dfn> (IRO[28].base)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/TSTORM_ETH_PRS_INPUT_SIZE" data-ref="_M/TSTORM_ETH_PRS_INPUT_SIZE">TSTORM_ETH_PRS_INPUT_SIZE</dfn> (IRO[28].size)</u></td></tr>
<tr><th id="113">113</th><td><i>/* Tstorm Eth limit Rx rate */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ETH_RX_RATE_LIMIT_OFFSET" data-ref="_M/ETH_RX_RATE_LIMIT_OFFSET">ETH_RX_RATE_LIMIT_OFFSET</dfn>(pf_id) (IRO[29].base + ((pf_id) * IRO[29].m1))</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ETH_RX_RATE_LIMIT_SIZE" data-ref="_M/ETH_RX_RATE_LIMIT_SIZE">ETH_RX_RATE_LIMIT_SIZE</dfn> (IRO[29].size)</u></td></tr>
<tr><th id="116">116</th><td><i>/* Xstorm queue zone */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/XSTORM_ETH_QUEUE_ZONE_OFFSET" data-ref="_M/XSTORM_ETH_QUEUE_ZONE_OFFSET">XSTORM_ETH_QUEUE_ZONE_OFFSET</dfn>(queue_id) (IRO[30].base + \</u></td></tr>
<tr><th id="118">118</th><td><u>	((queue_id) * IRO[30].m1))</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/XSTORM_ETH_QUEUE_ZONE_SIZE" data-ref="_M/XSTORM_ETH_QUEUE_ZONE_SIZE">XSTORM_ETH_QUEUE_ZONE_SIZE</dfn> (IRO[30].size)</u></td></tr>
<tr><th id="120">120</th><td><i>/* Ystorm cqe producer */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/YSTORM_TOE_CQ_PROD_OFFSET" data-ref="_M/YSTORM_TOE_CQ_PROD_OFFSET">YSTORM_TOE_CQ_PROD_OFFSET</dfn>(rss_id) (IRO[31].base + \</u></td></tr>
<tr><th id="122">122</th><td><u>	((rss_id) * IRO[31].m1))</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/YSTORM_TOE_CQ_PROD_SIZE" data-ref="_M/YSTORM_TOE_CQ_PROD_SIZE">YSTORM_TOE_CQ_PROD_SIZE</dfn> (IRO[31].size)</u></td></tr>
<tr><th id="124">124</th><td><i>/* Ustorm cqe producer */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/USTORM_TOE_CQ_PROD_OFFSET" data-ref="_M/USTORM_TOE_CQ_PROD_OFFSET">USTORM_TOE_CQ_PROD_OFFSET</dfn>(rss_id) (IRO[32].base + \</u></td></tr>
<tr><th id="126">126</th><td><u>	((rss_id) * IRO[32].m1))</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/USTORM_TOE_CQ_PROD_SIZE" data-ref="_M/USTORM_TOE_CQ_PROD_SIZE">USTORM_TOE_CQ_PROD_SIZE</dfn> (IRO[32].size)</u></td></tr>
<tr><th id="128">128</th><td><i>/* Ustorm grq producer */</i></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/USTORM_TOE_GRQ_PROD_OFFSET" data-ref="_M/USTORM_TOE_GRQ_PROD_OFFSET">USTORM_TOE_GRQ_PROD_OFFSET</dfn>(pf_id) (IRO[33].base + \</u></td></tr>
<tr><th id="130">130</th><td><u>	((pf_id) * IRO[33].m1))</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/USTORM_TOE_GRQ_PROD_SIZE" data-ref="_M/USTORM_TOE_GRQ_PROD_SIZE">USTORM_TOE_GRQ_PROD_SIZE</dfn> (IRO[33].size)</u></td></tr>
<tr><th id="132">132</th><td><i>/* Tstorm cmdq-cons of given command queue-id */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/TSTORM_SCSI_CMDQ_CONS_OFFSET" data-ref="_M/TSTORM_SCSI_CMDQ_CONS_OFFSET">TSTORM_SCSI_CMDQ_CONS_OFFSET</dfn>(cmdq_queue_id) (IRO[34].base + \</u></td></tr>
<tr><th id="134">134</th><td><u>	((cmdq_queue_id) * IRO[34].m1))</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/TSTORM_SCSI_CMDQ_CONS_SIZE" data-ref="_M/TSTORM_SCSI_CMDQ_CONS_SIZE">TSTORM_SCSI_CMDQ_CONS_SIZE</dfn> (IRO[34].size)</u></td></tr>
<tr><th id="136">136</th><td><i>/* Tstorm (reflects M-Storm) bdq-external-producer of given function ID,</i></td></tr>
<tr><th id="137">137</th><td><i> * BDqueue-id</i></td></tr>
<tr><th id="138">138</th><td><i> */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/TSTORM_SCSI_BDQ_EXT_PROD_OFFSET" data-ref="_M/TSTORM_SCSI_BDQ_EXT_PROD_OFFSET">TSTORM_SCSI_BDQ_EXT_PROD_OFFSET</dfn>(func_id, bdq_id) (IRO[35].base + \</u></td></tr>
<tr><th id="140">140</th><td><u>	((func_id) * IRO[35].m1) + ((bdq_id) * IRO[35].m2))</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/TSTORM_SCSI_BDQ_EXT_PROD_SIZE" data-ref="_M/TSTORM_SCSI_BDQ_EXT_PROD_SIZE">TSTORM_SCSI_BDQ_EXT_PROD_SIZE</dfn> (IRO[35].size)</u></td></tr>
<tr><th id="142">142</th><td><i>/* Mstorm bdq-external-producer of given BDQ resource ID, BDqueue-id */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/MSTORM_SCSI_BDQ_EXT_PROD_OFFSET" data-ref="_M/MSTORM_SCSI_BDQ_EXT_PROD_OFFSET">MSTORM_SCSI_BDQ_EXT_PROD_OFFSET</dfn>(func_id, bdq_id) (IRO[36].base + \</u></td></tr>
<tr><th id="144">144</th><td><u>	((func_id) * IRO[36].m1) + ((bdq_id) * IRO[36].m2))</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/MSTORM_SCSI_BDQ_EXT_PROD_SIZE" data-ref="_M/MSTORM_SCSI_BDQ_EXT_PROD_SIZE">MSTORM_SCSI_BDQ_EXT_PROD_SIZE</dfn> (IRO[36].size)</u></td></tr>
<tr><th id="146">146</th><td><i>/* Tstorm iSCSI RX stats */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/TSTORM_ISCSI_RX_STATS_OFFSET" data-ref="_M/TSTORM_ISCSI_RX_STATS_OFFSET">TSTORM_ISCSI_RX_STATS_OFFSET</dfn>(pf_id) (IRO[37].base + \</u></td></tr>
<tr><th id="148">148</th><td><u>	((pf_id) * IRO[37].m1))</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/TSTORM_ISCSI_RX_STATS_SIZE" data-ref="_M/TSTORM_ISCSI_RX_STATS_SIZE">TSTORM_ISCSI_RX_STATS_SIZE</dfn> (IRO[37].size)</u></td></tr>
<tr><th id="150">150</th><td><i>/* Mstorm iSCSI RX stats */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/MSTORM_ISCSI_RX_STATS_OFFSET" data-ref="_M/MSTORM_ISCSI_RX_STATS_OFFSET">MSTORM_ISCSI_RX_STATS_OFFSET</dfn>(pf_id) (IRO[38].base + \</u></td></tr>
<tr><th id="152">152</th><td><u>	((pf_id) * IRO[38].m1))</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/MSTORM_ISCSI_RX_STATS_SIZE" data-ref="_M/MSTORM_ISCSI_RX_STATS_SIZE">MSTORM_ISCSI_RX_STATS_SIZE</dfn> (IRO[38].size)</u></td></tr>
<tr><th id="154">154</th><td><i>/* Ustorm iSCSI RX stats */</i></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/USTORM_ISCSI_RX_STATS_OFFSET" data-ref="_M/USTORM_ISCSI_RX_STATS_OFFSET">USTORM_ISCSI_RX_STATS_OFFSET</dfn>(pf_id) (IRO[39].base + \</u></td></tr>
<tr><th id="156">156</th><td><u>	((pf_id) * IRO[39].m1))</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/USTORM_ISCSI_RX_STATS_SIZE" data-ref="_M/USTORM_ISCSI_RX_STATS_SIZE">USTORM_ISCSI_RX_STATS_SIZE</dfn> (IRO[39].size)</u></td></tr>
<tr><th id="158">158</th><td><i>/* Xstorm iSCSI TX stats */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/XSTORM_ISCSI_TX_STATS_OFFSET" data-ref="_M/XSTORM_ISCSI_TX_STATS_OFFSET">XSTORM_ISCSI_TX_STATS_OFFSET</dfn>(pf_id) (IRO[40].base + \</u></td></tr>
<tr><th id="160">160</th><td><u>	((pf_id) * IRO[40].m1))</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/XSTORM_ISCSI_TX_STATS_SIZE" data-ref="_M/XSTORM_ISCSI_TX_STATS_SIZE">XSTORM_ISCSI_TX_STATS_SIZE</dfn> (IRO[40].size)</u></td></tr>
<tr><th id="162">162</th><td><i>/* Ystorm iSCSI TX stats */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/YSTORM_ISCSI_TX_STATS_OFFSET" data-ref="_M/YSTORM_ISCSI_TX_STATS_OFFSET">YSTORM_ISCSI_TX_STATS_OFFSET</dfn>(pf_id) (IRO[41].base + \</u></td></tr>
<tr><th id="164">164</th><td><u>	((pf_id) * IRO[41].m1))</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/YSTORM_ISCSI_TX_STATS_SIZE" data-ref="_M/YSTORM_ISCSI_TX_STATS_SIZE">YSTORM_ISCSI_TX_STATS_SIZE</dfn> (IRO[41].size)</u></td></tr>
<tr><th id="166">166</th><td><i>/* Pstorm iSCSI TX stats */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/PSTORM_ISCSI_TX_STATS_OFFSET" data-ref="_M/PSTORM_ISCSI_TX_STATS_OFFSET">PSTORM_ISCSI_TX_STATS_OFFSET</dfn>(pf_id) (IRO[42].base + \</u></td></tr>
<tr><th id="168">168</th><td><u>	((pf_id) * IRO[42].m1))</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/PSTORM_ISCSI_TX_STATS_SIZE" data-ref="_M/PSTORM_ISCSI_TX_STATS_SIZE">PSTORM_ISCSI_TX_STATS_SIZE</dfn> (IRO[42].size)</u></td></tr>
<tr><th id="170">170</th><td><i>/* Tstorm FCoE RX stats */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/TSTORM_FCOE_RX_STATS_OFFSET" data-ref="_M/TSTORM_FCOE_RX_STATS_OFFSET">TSTORM_FCOE_RX_STATS_OFFSET</dfn>(pf_id) (IRO[43].base + \</u></td></tr>
<tr><th id="172">172</th><td><u>	((pf_id) * IRO[43].m1))</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/TSTORM_FCOE_RX_STATS_SIZE" data-ref="_M/TSTORM_FCOE_RX_STATS_SIZE">TSTORM_FCOE_RX_STATS_SIZE</dfn> (IRO[43].size)</u></td></tr>
<tr><th id="174">174</th><td><i>/* Pstorm FCoE TX stats */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/PSTORM_FCOE_TX_STATS_OFFSET" data-ref="_M/PSTORM_FCOE_TX_STATS_OFFSET">PSTORM_FCOE_TX_STATS_OFFSET</dfn>(pf_id) (IRO[44].base + \</u></td></tr>
<tr><th id="176">176</th><td><u>	((pf_id) * IRO[44].m1))</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/PSTORM_FCOE_TX_STATS_SIZE" data-ref="_M/PSTORM_FCOE_TX_STATS_SIZE">PSTORM_FCOE_TX_STATS_SIZE</dfn> (IRO[44].size)</u></td></tr>
<tr><th id="178">178</th><td><i>/* Pstorm RDMA queue statistics */</i></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/PSTORM_RDMA_QUEUE_STAT_OFFSET" data-ref="_M/PSTORM_RDMA_QUEUE_STAT_OFFSET">PSTORM_RDMA_QUEUE_STAT_OFFSET</dfn>(rdma_stat_counter_id) \</u></td></tr>
<tr><th id="180">180</th><td><u>	(IRO[45].base + ((rdma_stat_counter_id) * IRO[45].m1))</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/PSTORM_RDMA_QUEUE_STAT_SIZE" data-ref="_M/PSTORM_RDMA_QUEUE_STAT_SIZE">PSTORM_RDMA_QUEUE_STAT_SIZE</dfn> (IRO[45].size)</u></td></tr>
<tr><th id="182">182</th><td><i>/* Tstorm RDMA queue statistics */</i></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/TSTORM_RDMA_QUEUE_STAT_OFFSET" data-ref="_M/TSTORM_RDMA_QUEUE_STAT_OFFSET">TSTORM_RDMA_QUEUE_STAT_OFFSET</dfn>(rdma_stat_counter_id) (IRO[46].base + \</u></td></tr>
<tr><th id="184">184</th><td><u>	((rdma_stat_counter_id) * IRO[46].m1))</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/TSTORM_RDMA_QUEUE_STAT_SIZE" data-ref="_M/TSTORM_RDMA_QUEUE_STAT_SIZE">TSTORM_RDMA_QUEUE_STAT_SIZE</dfn> (IRO[46].size)</u></td></tr>
<tr><th id="186">186</th><td><i>/* Xstorm iWARP rxmit stats */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/XSTORM_IWARP_RXMIT_STATS_OFFSET" data-ref="_M/XSTORM_IWARP_RXMIT_STATS_OFFSET">XSTORM_IWARP_RXMIT_STATS_OFFSET</dfn>(pf_id) (IRO[47].base + \</u></td></tr>
<tr><th id="188">188</th><td><u>	((pf_id) * IRO[47].m1))</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/XSTORM_IWARP_RXMIT_STATS_SIZE" data-ref="_M/XSTORM_IWARP_RXMIT_STATS_SIZE">XSTORM_IWARP_RXMIT_STATS_SIZE</dfn> (IRO[47].size)</u></td></tr>
<tr><th id="190">190</th><td><i>/* Tstorm RoCE Event Statistics */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/TSTORM_ROCE_EVENTS_STAT_OFFSET" data-ref="_M/TSTORM_ROCE_EVENTS_STAT_OFFSET">TSTORM_ROCE_EVENTS_STAT_OFFSET</dfn>(roce_pf_id) (IRO[48].base + \</u></td></tr>
<tr><th id="192">192</th><td><u>	((roce_pf_id) * IRO[48].m1))</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/TSTORM_ROCE_EVENTS_STAT_SIZE" data-ref="_M/TSTORM_ROCE_EVENTS_STAT_SIZE">TSTORM_ROCE_EVENTS_STAT_SIZE</dfn> (IRO[48].size)</u></td></tr>
<tr><th id="194">194</th><td><i>/* DCQCN Received Statistics */</i></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/YSTORM_ROCE_DCQCN_RECEIVED_STATS_OFFSET" data-ref="_M/YSTORM_ROCE_DCQCN_RECEIVED_STATS_OFFSET">YSTORM_ROCE_DCQCN_RECEIVED_STATS_OFFSET</dfn>(roce_pf_id) (IRO[49].base + \</u></td></tr>
<tr><th id="196">196</th><td><u>	((roce_pf_id) * IRO[49].m1))</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/YSTORM_ROCE_DCQCN_RECEIVED_STATS_SIZE" data-ref="_M/YSTORM_ROCE_DCQCN_RECEIVED_STATS_SIZE">YSTORM_ROCE_DCQCN_RECEIVED_STATS_SIZE</dfn> (IRO[49].size)</u></td></tr>
<tr><th id="198">198</th><td><i>/* DCQCN Sent Statistics */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/PSTORM_ROCE_DCQCN_SENT_STATS_OFFSET" data-ref="_M/PSTORM_ROCE_DCQCN_SENT_STATS_OFFSET">PSTORM_ROCE_DCQCN_SENT_STATS_OFFSET</dfn>(roce_pf_id) (IRO[50].base + \</u></td></tr>
<tr><th id="200">200</th><td><u>	((roce_pf_id) * IRO[50].m1))</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/PSTORM_ROCE_DCQCN_SENT_STATS_SIZE" data-ref="_M/PSTORM_ROCE_DCQCN_SENT_STATS_SIZE">PSTORM_ROCE_DCQCN_SENT_STATS_SIZE</dfn> (IRO[50].size)</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#<span data-ppcond="7">endif</span> /* __IRO_H__ */</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ecore_dcbx.c.html'>linux-4.18.y/drivers/net/qede/base/ecore_dcbx.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
