--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml psram_app.twx psram_app.ncd -o psram_app.twr psram_app.pcf
-ucf Nexys2_500General.ucf

Design file:              psram_app.ncd
Physical constraint file: psram_app.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock osc_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
mem_data<0> |    2.822(R)|   -1.197(R)|clk_100           |   0.000|
mem_data<1> |    3.037(R)|   -1.369(R)|clk_100           |   0.000|
mem_data<2> |    3.451(R)|   -1.698(R)|clk_100           |   0.000|
mem_data<3> |    3.505(R)|   -1.742(R)|clk_100           |   0.000|
mem_data<4> |    3.631(R)|   -1.860(R)|clk_100           |   0.000|
mem_data<5> |    3.629(R)|   -1.859(R)|clk_100           |   0.000|
mem_data<6> |    3.156(R)|   -1.466(R)|clk_100           |   0.000|
mem_data<7> |    3.449(R)|   -1.701(R)|clk_100           |   0.000|
mem_data<8> |    3.621(R)|   -1.849(R)|clk_100           |   0.000|
mem_data<9> |    3.867(R)|   -2.046(R)|clk_100           |   0.000|
mem_data<10>|    3.160(R)|   -1.466(R)|clk_100           |   0.000|
mem_data<11>|    3.683(R)|   -1.884(R)|clk_100           |   0.000|
mem_data<12>|    2.795(R)|   -1.174(R)|clk_100           |   0.000|
mem_data<13>|    3.614(R)|   -1.830(R)|clk_100           |   0.000|
mem_data<14>|    3.422(R)|   -1.679(R)|clk_100           |   0.000|
mem_data<15>|    3.951(R)|   -2.102(R)|clk_100           |   0.000|
reset       |    5.425(R)|   -3.207(R)|clk_100           |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ps2_kbrd_clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
ps2_kbrd_data|   -0.984(F)|    3.734(F)|ps2_kbrd_clk_BUFGP|   0.000|
-------------+------------+------------+------------------+--------+

Clock osc_clk to Pad
------------+------------+---------------------------+--------+
            | clk (edge) |                           | Clock  |
Destination |   to PAD   |Internal Clock(s)          | Phase  |
------------+------------+---------------------------+--------+
mem_addr<0> |    5.963(R)|clk_100                    |   0.000|
mem_addr<1> |    5.880(R)|clk_100                    |   0.000|
mem_addr<2> |    5.624(R)|clk_100                    |   0.000|
mem_addr<3> |    5.645(R)|clk_100                    |   0.000|
mem_addr<4> |    5.373(R)|clk_100                    |   0.000|
mem_addr<5> |    5.952(R)|clk_100                    |   0.000|
mem_addr<6> |    5.886(R)|clk_100                    |   0.000|
mem_addr<7> |    5.572(R)|clk_100                    |   0.000|
mem_addr<8> |    5.290(R)|clk_100                    |   0.000|
mem_addr<9> |    5.297(R)|clk_100                    |   0.000|
mem_addr<10>|    5.566(R)|clk_100                    |   0.000|
mem_addr<11>|    5.286(R)|clk_100                    |   0.000|
mem_addr<12>|    5.312(R)|clk_100                    |   0.000|
mem_addr<13>|    5.002(R)|clk_100                    |   0.000|
mem_addr<14>|    5.289(R)|clk_100                    |   0.000|
mem_addr<15>|    6.763(R)|clk_100                    |   0.000|
mem_addr<16>|    5.307(R)|clk_100                    |   0.000|
mem_addr<17>|    5.787(R)|clk_100                    |   0.000|
mem_addr<18>|    5.777(R)|clk_100                    |   0.000|
mem_addr<19>|    5.365(R)|clk_100                    |   0.000|
mem_addr<20>|    7.026(R)|clk_100                    |   0.000|
mem_addr<21>|    5.358(R)|clk_100                    |   0.000|
mem_addr<22>|    6.603(R)|clk_100                    |   0.000|
mem_adv_n   |    9.739(R)|clk_100                    |   0.000|
mem_ce_n    |    7.833(R)|clk_100                    |   0.000|
mem_clk     |    3.707(R)|psram_ctrlr_inst/clk_50    |   0.000|
            |    3.692(R)|psram_ctrlr_inst/clk_50_inv|   0.000|
mem_cre     |    8.019(R)|clk_100                    |   0.000|
mem_data<0> |    8.986(R)|clk_100                    |   0.000|
mem_data<1> |    8.736(R)|clk_100                    |   0.000|
mem_data<2> |    8.728(R)|clk_100                    |   0.000|
mem_data<3> |    9.065(R)|clk_100                    |   0.000|
mem_data<4> |    8.014(R)|clk_100                    |   0.000|
mem_data<5> |    8.203(R)|clk_100                    |   0.000|
mem_data<6> |    8.565(R)|clk_100                    |   0.000|
mem_data<7> |    8.466(R)|clk_100                    |   0.000|
mem_data<8> |    8.997(R)|clk_100                    |   0.000|
mem_data<9> |    8.475(R)|clk_100                    |   0.000|
mem_data<10>|    8.218(R)|clk_100                    |   0.000|
mem_data<11>|    7.957(R)|clk_100                    |   0.000|
mem_data<12>|    8.984(R)|clk_100                    |   0.000|
mem_data<13>|    8.567(R)|clk_100                    |   0.000|
mem_data<14>|    8.485(R)|clk_100                    |   0.000|
mem_data<15>|    8.719(R)|clk_100                    |   0.000|
mem_lb_n    |    5.232(R)|clk_100                    |   0.000|
mem_oe_n    |    8.723(R)|clk_100                    |   0.000|
mem_ub_n    |    5.555(R)|clk_100                    |   0.000|
mem_we_n    |    7.755(R)|clk_100                    |   0.000|
segm<1>     |   12.648(R)|clk_10                     |   0.000|
            |   12.004(R)|clk_100                    |   0.000|
segm<2>     |   13.804(R)|clk_10                     |   0.000|
            |   12.348(R)|clk_100                    |   0.000|
segm<3>     |   13.023(R)|clk_10                     |   0.000|
            |   11.567(R)|clk_100                    |   0.000|
segm<4>     |   13.047(R)|clk_10                     |   0.000|
            |   12.403(R)|clk_100                    |   0.000|
segm<5>     |   12.691(R)|clk_10                     |   0.000|
            |   11.362(R)|clk_100                    |   0.000|
segm<6>     |   12.524(R)|clk_10                     |   0.000|
            |   11.880(R)|clk_100                    |   0.000|
segm<7>     |   12.927(R)|clk_10                     |   0.000|
            |   11.598(R)|clk_100                    |   0.000|
segm_sel<0> |    6.810(R)|clk_10                     |   0.000|
segm_sel<1> |    6.486(R)|clk_10                     |   0.000|
segm_sel<2> |    7.005(R)|clk_10                     |   0.000|
segm_sel<3> |    6.809(R)|clk_10                     |   0.000|
------------+------------+---------------------------+--------+

Clock to Setup on destination clock osc_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc_clk        |   12.785|    6.365|         |         |
ps2_kbrd_clk   |         |   10.181|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2_kbrd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ps2_kbrd_clk   |         |         |         |    4.044|
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 09 20:35:27 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



