import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, RisingEdge


# helper function to inject bytes into the parser input (rx_bytes)
async def send_byte(dut, value):
    """inject 1 byte to the parser input (rx_bytes)"""

    # rx_fire = rx_bytes.valid && rx_bytes.ready
    # we wait for ready, raise valid with data for 1 clk edge, then lower valid
    
    while True:
        await RisingEdge(dut.clk)                   # wait until parser is ready to accept a byte

        if int(dut.dut_io.rx_bytes.ready.value) == 1:
            break


    # present the byte with valid high
    # fires on next clk edge if both valid and ready are high
    dut.dut_io.rx_bytes.data.value = value
    dut.dut_io.rx_bytes.valid.value = 1
    await RisingEdge(dut.clk)                       # hold valid for 1 clk edge

    # drop valid, clear data, let the parser settle before next byte
    dut.dut_io.rx_bytes.data.value = 0
    dut.dut_io.rx_bytes.valid.value = 0
    await ClockCycles(dut.clk, 1)                   # wait a few cycles for things to settle


async def send_bytes(dut, values):
    """inject a list of bytes to the parser input (rx_bytes)"""

    for value in values:
        await send_byte(dut, value)


@cocotb.test()
async def test_render(dut):
    """render test, sends render command to parser, waits for render pulse, and checks w / h values"""
    dut._log.info("start render test")

    # setup (clock + reset)
    clock = Clock(dut.clk, 40, units="ns")          # starts clock (25MHz)
    cocotb.start_soon(clock.start())

    dut.rst_n.value = 0
    dut.uart_rx.value = 1                           # we're not even using this, so keep idle at 1
    dut.clkdiv_ctl.value = 0                        # clkdiv not even used, so keep floating at 0
    dut.clkdiv_data.value = 0
    dut.dut_io.rx_bytes.valid.value = 0
    dut.dut_io.rx_bytes.data.value = 0
    await ClockCycles(dut.clk, 5)                   # hold reset low for 5 cycles
    dut.rst_n.value = 1                             # release reset
    await ClockCycles(dut.clk, 2)                   # wait 2 cycles for things to settle, then parser live

    dim = 0x123                                     # artbitrary test value
    dim_low = dim & 0xFF                            # grabs lower 8 bits -> 0x23
    dim_high = (dim >> 8) & 0xFF                    # shifts down, masks lower 8 bits -> 0x01


    # catches the one cycle render pulse (bgd monitoring)
    seen = {"pulsed": False, "w": None, "h": None}

    async def monitor_render():
        while True:                                 # infinite loop that checks if render_strobe is high on every clk edge 
            await RisingEdge(dut.clk)

            if int(dut.render_strobe.value) == 1:
                seen["pulsed"] = True
                seen["w"] = int(dut.render_img_w.value)                     # captures img_w value at moment of pulse
                seen["h"] = int(dut.render_img_h.value)                     # captures img_h value at moment of pulse

    cocotb.start_soon(monitor_render())

    await send_bytes(dut, [0x00, dim_low, dim_high, dim_low, dim_high])     # inject render msg, 4 payload bytes (RENDER_START, width low / high, height low / high)
    await ClockCycles(dut.clk, 5)                                           # wait a few cycles for things to settle

    # the check
    assert seen["pulsed"] == True, "render pulse not seen after render message"
    assert seen["w"] == dim, f"render width mismatch: expected {dim:#05x}, got {seen['w']:#05x}"    # #05x for formatting in output msg only, purely cosmetic
    assert seen["h"] == dim, f"render height mismatch: expected {dim:#05x}, got {seen['h']:#05x}"

    dut._log.info(f"render test passed: width=height={dim:#05x}")

@cocotb.test()
# basically same layout as render test, but for sram write command instead of render command
async def test_object(dut):
    """object test, sends 1 sram write command to parser with the right addr and data"""
    dut._log.info("start object test")

    # setup (clock + reset)
    clock = Clock(dut.clk, 40, units="ns")          # starts clock (25MHz)
    cocotb.start_soon(clock.start())

    dut.rst_n.value = 0
    dut.uart_rx.value = 1                           # we're not even using this, so keep idle at 1
    dut.clkdiv_ctl.value = 0                        # clkdiv not even used, so keep floating at 0
    dut.clkdiv_data.value = 0
    dut.dut_io.rx_bytes.valid.value = 0
    dut.dut_io.rx_bytes.data.value = 0
    await ClockCycles(dut.clk, 5)                   # hold reset low for 5 cycles
    dut.rst_n.value = 1                             # release reset
    await ClockCycles(dut.clk, 2)                   # wait 2 cycles for things to settle, then parser live

    data = 0xABCD                                   # arbitrary test value (16 bits)
    addr = 0x123                                    # arbitrary test value (9 bits)
    data_low = data & 0xFF                          # grabs lower 8 bits -> 0xCD
    data_high = (data >> 8) & 0xFF                  # shifts down, masks lower 8 bits -> 0xAB
    addr_low = addr & 0xFF                          # grabs lower 8 bits -> 0x23
    addr_high = (addr >> 8) & 0xFF                  # shifts down, masks lower 8 bits

    # catches the sram write (bgd monitoring)
    seen = {"wrote": False, "addr": None, "data": None, "wen": None}

    async def monitor_sram():
        while True:                                # infinite loop that checks if sram_req_valid is high on every clk edge
            await RisingEdge(dut.clk)

            if int(dut.sram_req_valid.value) == 1 and not seen["wrote"]:
                seen["wrote"] = True
                seen["addr"] = int(dut.sram_req_waddr.value)                     # captures addr value at moment of write
                seen["data"] = int(dut.sram_req_wdata.value)                     # captures data value at moment of write
                seen["wen"] = int(dut.sram_req_wen.value)                        # captures wen (write enable) value at moment of write

    cocotb.start_soon(monitor_sram())

    await send_bytes(dut, [0x01, data_low, data_high, addr_low, addr_high])     # inject sram write msg, 4 payload bytes (SRAM_WRITE, data low / high, addr low / high)
    await ClockCycles(dut.clk, 5)                                               # wait a few cycles for things to settle

    # the check
    assert seen["wrote"] == True, "sram write not seen after object message"
    assert seen["addr"] == addr, f"waddr mismatch: expected {addr:#05x}, got {seen['addr']:#05x}"
    assert seen["data"] == data, f"wdata mismatch: expected {data:#06x}, got {seen['data']:#06x}"
    assert seen["wen"] == 1, f"wen mismatch: expected 1 (write), got {seen['wen']}"

    dut._log.info(f"object test passed: addr={addr:#05x}, data={data:#06x}, wen={seen['wen']}")


@cocotb.test()
async def test_dle(dut):
    """DLE test, 0x03 makes the next byte literal, sends it as an escaped data byte"""
    dut._log.info("start DLE test")

    # setup (clock + reset)
    clock = Clock(dut.clk, 40, units="ns")          # starts clock (25MHz)
    cocotb.start_soon(clock.start())

    dut.rst_n.value = 0
    dut.uart_rx.value = 1                           # we're not even using this, so keep idle at 1
    dut.clkdiv_ctl.value = 0                        # clkdiv not even used, so keep floating at 0
    dut.clkdiv_data.value = 0
    dut.dut_io.rx_bytes.valid.value = 0
    dut.dut_io.rx_bytes.data.value = 0
    await ClockCycles(dut.clk, 5)                   # hold reset low for 5 cycles
    dut.rst_n.value = 1                             # release reset
    await ClockCycles(dut.clk, 2)                   # wait 2 cycles for things to settle, then parser live

    data = 0xAB03                                   # arbitrary test value with data low = 0x03 (DLE) to test escape
    addr = 0x055                                    # arbitrary test value (9 bits)
    data_low = data & 0xFF                          # grabs lower 8 bits -> 0x03
    data_high = (data >> 8) & 0xFF                  # shifts down, masks lower 8 bits -> 0xAB
    addr_low = addr & 0xFF                          # grabs lower 8 bits -> 0x55
    addr_high = (addr >> 8) & 0xFF                  # shifts down, masks lower 8 bits -> 0x00

    DLE = 0x03                                      # DLE byte, next byte is literal

    stream = [0x01, DLE, data_low, data_high, addr_low, addr_high]     # inject sram write msg, 4 payload bytes (SRAM_WRITE, data low / high, addr low / high), but addr low is escaped

    seen = {"wrote": False, "addr": None, "data": None, "wen": None}

    async def monitor_sram():
            while True:                                # infinite loop that checks if sram_req_valid is high on every clk edge
                await RisingEdge(dut.clk)
    
                if int(dut.sram_req_valid.value) == 1 and not seen["wrote"]:
                    seen["wrote"] = True
                    seen["addr"] = int(dut.sram_req_waddr.value)                     # captures addr value at moment of write
                    seen["data"] = int(dut.sram_req_wdata.value)                     # captures data value at moment of write
                    seen["wen"] = int(dut.sram_req_wen.value)                        # captures wen (write enable) value at moment of write
    
    cocotb.start_soon(monitor_sram())

    await send_bytes(dut, stream)                                               # inject the stream with the escaped byte
    await ClockCycles(dut.clk, 5)                                               # wait a few cycles for things to settle

    # the check
    assert seen["wrote"] == True, "sram write not seen after object message"
    assert seen["data"] == data, f"wdata mismatch: expected {data:#06x}, got {seen['data']:#06x}"
    assert seen["addr"] == addr, f"waddr mismatch: expected {addr:#05x}, got {seen['addr']:#05x}"
    assert seen["wen"] == 1, f"wen mismatch: expected 1 (write), got {seen['wen']}"

    dut._log.info(f"DLE escape ok: addr={addr:#05x}, data={data:#06x} delivered through escape, wen={seen['wen']}")


@cocotb.test()
async def test_invalid_start(dut):
    """invalid start byte test (not 0x00, 0x01, or 0x03), parser should ignore and recovers after"""
    dut._log.info("start invalid start byte test")

    # setup (clock + reset)
    clock = Clock(dut.clk, 40, units="ns")          # starts clock (25MHz)
    cocotb.start_soon(clock.start())

    dut.rst_n.value = 0
    dut.uart_rx.value = 1                           # we're not even using this, so keep idle at 1
    dut.clkdiv_ctl.value = 0                        # clkdiv not even used, so keep floating at 0
    dut.clkdiv_data.value = 0
    dut.dut_io.rx_bytes.valid.value = 0
    dut.dut_io.rx_bytes.data.value = 0
    await ClockCycles(dut.clk, 5)                   # hold reset low for 5 cycles
    dut.rst_n.value = 1                             # release reset
    await ClockCycles(dut.clk, 2)                   # wait 2 cycles for things to settle, then parser live

    # the monitor: see if anything fires, and what was written to if it did
    seen = {"render": False, "sram": False, "addr": None, "data": None}

    async def watch():
        while True:                                 # infinite loop, checks both outputs on every clk edge
            await RisingEdge(dut.clk)

            if int(dut.render_strobe.value) == 1:
                seen["render"] = True               # flags if render ever pulses

            if int(dut.sram_req_valid.value) == 1 and not seen["sram"]:
                seen["sram"] = True                 # flags + capture the first sram write
                seen["addr"] = int(dut.sram_req_waddr.value)
                seen["data"] = int(dut.sram_req_wdata.value)

    cocotb.start_soon(watch())

    # sending in junk bytes (NOT 0x00 0x01 0x03)
    for junk in (0x42, 0x7F, 0x10):                   # arbitrary meaningless bytes           
        await send_bytes(dut, [junk])                 # inject junk byte, parser should ignore
    await ClockCycles(dut.clk, 5)                     # wait a few cycles for things to settle

    # the junk shouldve done nothing, parser idle, no outputs
    assert int(dut.dut_io.rx_state.value) == 0, f"parser left idle on junk (rx_state={int(dut.dut_io.rx_state.value)})"     # rx_idle == 0
    assert not seen["render"], "render pulsed on a junk byte"
    assert not seen["sram"], "sram wrote on a junk byte"

    # the check, a valid object must still parse
    seen["sram"] = False                                # reset ts so it detects a new write
    seen["addr"] = None
    seen["data"] = None

    data = 0x1234                                       # arbitrary test value (16 bits)
    addr = 0x007                                        # arbitrary test value (9 bits)
    data_low = data & 0xFF                              # grabs lower 8 bits -> 0x34
    data_high = (data >> 8) & 0xFF                      # shifts down, masks lower 8 bits -> 0x12
    addr_low = addr & 0xFF                              # grabs lower 8 bits -> 0x07
    addr_high = (addr >> 8) & 0xFF                      # shifts down, masks lower 8 bits -> 0x00

    await send_bytes(dut, [0x01, data_low, data_high, addr_low, addr_high])
    await ClockCycles(dut.clk, 5)

    # valid msg still went thru correctly
    assert seen["sram"], "valid object after junk failed to produce a write"
    assert seen["addr"] == addr, f"waddr wrong after junk, expected {addr:#05x}, got {seen['addr']:#05x}"
    assert seen["data"] == data, f"wdata wrong after junk, expected {data:#06x}, got {seen['data']:#06x}"

    dut._log.info("invalid start byte test ok, junk ignored, parser recovered")


# async def test(dut):
#     """confirm cocotb can reach the signals we gonna use"""

#     clock = Clock(dut.clk, 40, units="ns")          # starts clock (25MHz)
#     cocotb.start_soon(clock.start())

#     # the reset sequence, active low (0 -> reset active)
#     dut.rst_n.value = 0

#     dut.uart_rx.value = 1                           # we're not even using this, so keep idle at 1
#     dut.clkdiv_ctl.value = 0                        # clkdiv not even used, so keep floating at 0
#     dut.clkdiv_data.value = 0

#     await ClockCycles(dut.clk, 5)                   # hold reset for 5 cycles
#     dut.rst_n.value = 1                             # release reset
#     await ClockCycles(dut.clk, 5)                   # wait a few cycles for things to settle


#     # the actual loop that checks if the signals we want are reachable
#     for path in [
#         "dut_io.rx_bytes.valid",
#         "dut_io.rx_bytes.ready",
#         "dut_io.rx_bytes.data",
#         "dut_io.rx_state",
#         "render_strobe",
#         "sram_req_valid",
#     ]:
#         obj = dut

#         try:                                        
#             for part in path.split("."):            # the hierarchy walk, splitting up the path with "."
#                 obj = getattr(obj, part)            # getattr() to get each part of the path

#             dut._log.info(f"REACHABLE: {path} = {obj.value}")

#         except Exception as e:
#             dut._log.error(f"UNREACHABLE: {path} ({type(e).__name__})")
