Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 23 19:15:23 2025
| Host         : DESKTOP-MFGGA9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sistema_timing_summary_routed.rpt -pb Sistema_timing_summary_routed.pb -rpx Sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : Sistema
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     13          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CU/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CU/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CU/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: C_D/clockfx_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/c_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/c_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/c_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont/c_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.116        0.000                      0                   52        0.263        0.000                      0                   52        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.116        0.000                      0                   52        0.263        0.000                      0                   52        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.704ns (20.727%)  route 2.693ns (79.273%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.887     8.723    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  C_D/count_for_divisione.counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    C_D/clock_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  C_D/count_for_divisione.counter_reg[25]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    C_D/count_for_divisione.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.704ns (20.771%)  route 2.685ns (79.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.880     8.716    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    C_D/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[13]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    C_D/count_for_divisione.counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.704ns (20.771%)  route 2.685ns (79.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.880     8.716    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    C_D/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[14]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    C_D/count_for_divisione.counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.704ns (20.771%)  route 2.685ns (79.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.880     8.716    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    C_D/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[15]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    C_D/count_for_divisione.counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.704ns (20.771%)  route 2.685ns (79.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.880     8.716    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    C_D/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    C_D/count_for_divisione.counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.704ns (21.335%)  route 2.596ns (78.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.790     8.626    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.862    C_D/count_for_divisione.counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.704ns (21.335%)  route 2.596ns (78.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.790     8.626    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[2]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.862    C_D/count_for_divisione.counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.704ns (21.335%)  route 2.596ns (78.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.790     8.626    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[3]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.862    C_D/count_for_divisione.counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.704ns (21.335%)  route 2.596ns (78.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.790     8.626    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[4]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.862    C_D/count_for_divisione.counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 C_D/count_for_divisione.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.704ns (21.607%)  route 2.554ns (78.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  C_D/count_for_divisione.counter_reg[1]/Q
                         net (fo=2, routed)           1.156     6.939    C_D/counter[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.063 f  C_D/count_for_divisione.counter[25]_i_7/O
                         net (fo=1, routed)           0.649     7.712    C_D/count_for_divisione.counter[25]_i_7_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  C_D/count_for_divisione.counter[25]_i_1/O
                         net (fo=26, routed)          0.749     8.585    C_D/count_for_divisione.counter[25]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  C_D/count_for_divisione.counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    C_D/clock_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  C_D/count_for_divisione.counter_reg[21]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    C_D/count_for_divisione.counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  C_D/count_for_divisione.counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.783    C_D/counter[4]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  C_D/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.891    C_D/data0[4]
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    C_D/clock_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  C_D/count_for_divisione.counter_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    C_D/count_for_divisione.counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    C_D/clock_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  C_D/count_for_divisione.counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C_D/count_for_divisione.counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.784    C_D/counter[12]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  C_D/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.892    C_D/data0[12]
    SLICE_X1Y94          FDRE                                         r  C_D/count_for_divisione.counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    C_D/clock_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  C_D/count_for_divisione.counter_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    C_D/count_for_divisione.counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    C_D/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C_D/count_for_divisione.counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.784    C_D/counter[16]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  C_D/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.892    C_D/data0[16]
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    C_D/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[16]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    C_D/count_for_divisione.counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    C_D/clock_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  C_D/count_for_divisione.counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C_D/count_for_divisione.counter_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    C_D/counter[20]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  C_D/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.892    C_D/data0[20]
    SLICE_X1Y96          FDRE                                         r  C_D/count_for_divisione.counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    C_D/clock_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  C_D/count_for_divisione.counter_reg[20]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    C_D/count_for_divisione.counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    C_D/clock_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  C_D/count_for_divisione.counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  C_D/count_for_divisione.counter_reg[24]/Q
                         net (fo=2, routed)           0.119     1.785    C_D/counter[24]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  C_D/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.893    C_D/data0[24]
    SLICE_X1Y97          FDRE                                         r  C_D/count_for_divisione.counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    C_D/clock_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  C_D/count_for_divisione.counter_reg[24]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    C_D/count_for_divisione.counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    C_D/clock_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  C_D/count_for_divisione.counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C_D/count_for_divisione.counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.784    C_D/counter[8]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  C_D/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.892    C_D/data0[8]
    SLICE_X1Y93          FDRE                                         r  C_D/count_for_divisione.counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    C_D/clock_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  C_D/count_for_divisione.counter_reg[8]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    C_D/count_for_divisione.counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    C_D/clock_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  C_D/count_for_divisione.counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C_D/count_for_divisione.counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.785    C_D/counter[11]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  C_D/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.896    C_D/data0[11]
    SLICE_X1Y94          FDRE                                         r  C_D/count_for_divisione.counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    C_D/clock_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  C_D/count_for_divisione.counter_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    C_D/count_for_divisione.counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    C_D/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C_D/count_for_divisione.counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.785    C_D/counter[15]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  C_D/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.896    C_D/data0[15]
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    C_D/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  C_D/count_for_divisione.counter_reg[15]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    C_D/count_for_divisione.counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    C_D/clock_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  C_D/count_for_divisione.counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C_D/count_for_divisione.counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.785    C_D/counter[7]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  C_D/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.896    C_D/data0[7]
    SLICE_X1Y93          FDRE                                         r  C_D/count_for_divisione.counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    C_D/clock_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  C_D/count_for_divisione.counter_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    C_D/count_for_divisione.counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 C_D/count_for_divisione.counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_D/count_for_divisione.counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    C_D/clock_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  C_D/count_for_divisione.counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C_D/count_for_divisione.counter_reg[19]/Q
                         net (fo=2, routed)           0.121     1.785    C_D/counter[19]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  C_D/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.896    C_D/data0[19]
    SLICE_X1Y96          FDRE                                         r  C_D/count_for_divisione.counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    C_D/clock_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  C_D/count_for_divisione.counter_reg[19]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    C_D/count_for_divisione.counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     C_D/clockfx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     C_D/count_for_divisione.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     C_D/count_for_divisione.counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     C_D/count_for_divisione.counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     C_D/count_for_divisione.counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     C_D/count_for_divisione.counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     C_D/clockfx_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     C_D/clockfx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     C_D/count_for_divisione.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     C_D/count_for_divisione.counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     C_D/clockfx_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     C_D/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     C_D/count_for_divisione.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     C_D/count_for_divisione.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     C_D/count_for_divisione.counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uscita[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.451ns  (logic 4.184ns (64.848%)  route 2.268ns (35.152%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  rom_0/data_reg[2]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  rom_0/data_reg[2]/Q
                         net (fo=1, routed)           2.268     2.899    uscita_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.451 r  uscita_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.451    uscita[2]
    J13                                                               r  uscita[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uscita[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 4.151ns (64.853%)  route 2.250ns (35.147%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  rom_0/data_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  rom_0/data_reg[0]/Q
                         net (fo=1, routed)           2.250     2.881    uscita_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.401 r  uscita_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.401    uscita[0]
    H17                                                               r  uscita[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_0/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uscita[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 4.182ns (68.967%)  route 1.882ns (31.033%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  rom_0/data_reg[3]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  rom_0/data_reg[3]/Q
                         net (fo=1, routed)           1.882     2.513    uscita_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.063 r  uscita_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.063    uscita[3]
    N14                                                               r  uscita[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uscita[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 4.166ns (70.690%)  route 1.727ns (29.310%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  rom_0/data_reg[1]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  rom_0/data_reg[1]/Q
                         net (fo=1, routed)           1.727     2.358    uscita_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.894 r  uscita_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.894    uscita[1]
    K15                                                               r  uscita[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cont/c_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 1.480ns (45.629%)  route 1.764ns (54.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.764     3.243    cont/SR[0]
    SLICE_X2Y95          FDRE                                         r  cont/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cont/c_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 1.480ns (45.629%)  route 1.764ns (54.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.764     3.243    cont/SR[0]
    SLICE_X2Y95          FDRE                                         r  cont/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cont/c_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 1.480ns (45.629%)  route 1.764ns (54.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.764     3.243    cont/SR[0]
    SLICE_X2Y95          FDRE                                         r  cont/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cont/c_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 1.480ns (45.629%)  route 1.764ns (54.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.764     3.243    cont/SR[0]
    SLICE_X2Y95          FDRE                                         r  cont/c_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU/FSM_onehot_current_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.057ns  (logic 1.480ns (48.413%)  route 1.577ns (51.587%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.577     3.057    CU/SS[0]
    SLICE_X0Y94          FDSE                                         r  CU/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU/FSM_onehot_current_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.057ns  (logic 1.480ns (48.413%)  route 1.577ns (51.587%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.577     3.057    CU/SS[0]
    SLICE_X0Y94          FDRE                                         r  CU/FSM_onehot_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            cont/c_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.158ns (59.944%)  route 0.106ns (40.056%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  CU/enable_reg/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CU/enable_reg/Q
                         net (fo=4, routed)           0.106     0.264    cont/E[0]
    SLICE_X2Y95          FDRE                                         r  cont/c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            cont/c_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.158ns (59.944%)  route 0.106ns (40.056%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  CU/enable_reg/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CU/enable_reg/Q
                         net (fo=4, routed)           0.106     0.264    cont/E[0]
    SLICE_X2Y95          FDRE                                         r  cont/c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            cont/c_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.158ns (59.944%)  route 0.106ns (40.056%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  CU/enable_reg/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CU/enable_reg/Q
                         net (fo=4, routed)           0.106     0.264    cont/E[0]
    SLICE_X2Y95          FDRE                                         r  cont/c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            cont/c_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.158ns (59.944%)  route 0.106ns (40.056%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  CU/enable_reg/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CU/enable_reg/Q
                         net (fo=4, routed)           0.106     0.264    cont/E[0]
    SLICE_X2Y95          FDRE                                         r  cont/c_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/read_reg/G
                            (positive level-sensitive latch)
  Destination:            rom_0/data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.158ns (54.871%)  route 0.130ns (45.129%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          LDCE                         0.000     0.000 r  CU/read_reg/G
    SLICE_X0Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CU/read_reg/Q
                         net (fo=4, routed)           0.130     0.288    rom_0/E[0]
    SLICE_X0Y92          FDRE                                         r  rom_0/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU/enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.182ns (46.407%)  route 0.210ns (53.593%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  CU/FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.182     0.182 r  CU/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.210     0.392    CU/Q[2]
    SLICE_X0Y95          LDCE                                         r  CU/enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.182ns (45.569%)  route 0.217ns (54.431%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  CU/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.182     0.182 r  CU/FSM_onehot_current_state_reg[2]/Q
                         net (fo=2, routed)           0.217     0.399    CU/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y94          FDRE                                         r  CU/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/c_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_0/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.202ns (50.548%)  route 0.198ns (49.452%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cont/c_reg[2]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.202     0.202 r  cont/c_reg[2]/Q
                         net (fo=6, routed)           0.198     0.400    rom_0/D[2]
    SLICE_X0Y97          FDRE                                         r  rom_0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU/read_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.195ns (47.704%)  route 0.214ns (52.296%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  CU/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  CU/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.214     0.409    CU/Q[1]
    SLICE_X0Y93          LDCE                                         r  CU/read_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CU/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.240ns (58.142%)  route 0.173ns (41.858%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDSE                         0.000     0.000 r  CU/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y94          FDSE (Prop_fdse_C_Q)         0.195     0.195 r  CU/FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.173     0.368    cont/FSM_onehot_current_state_reg[4][0]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  cont/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.413    CU/D[0]
    SLICE_X0Y94          FDRE                                         r  CU/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





