============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 23 2019  12:28:13 pm
  Module:                 FME_PIPE_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type          Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clock_name)            launch                                          0 R 
U_crtl
  estado_atual_reg[0]/CP                                        0             0 R 
  estado_atual_reg[0]/QN      HS65_LS_DFPRQNX18       1 13.0   36  +171     171 F 
  g300/A                                                             +0     171   
  g300/Z                      HS65_LS_CNIVX34         3 27.6   28   +32     203 R 
  g201/B                                                             +0     203   
  g201/Z                      HS65_LS_NAND2X43        1 27.4   31   +34     238 F 
  g200/A                                                             +0     238   
  g200/Z                      HS65_LS_CNIVX82        11 69.3   28   +30     268 R 
U_crtl/inp_source 
g1657/A                                                              +0     269   
g1657/Z                       HS65_LS_IVX142          4 86.1   20   +26     295 F 
g1645/A                                                              +0     295   
g1645/Z                       HS65_LS_IVX62           7 83.1   44   +36     331 R 
g1644/A                                                              +0     332   
g1644/Z                       HS65_LS_IVX53           7 46.3   28   +38     370 F 
g1449/B                                                              +0     370   
g1449/Z                       HS65_LS_NAND2X14        1 22.6   53   +41     411 R 
g1246/B                                                              +0     412   
g1246/Z                       HS65_LS_NAND2X57       10 59.0   46   +53     465 F 
U_inter/linha[4][0] 
  PUs[2].U_F8_U_5_U_S0_add_18_10/B[0] 
    g314/A                                                           +0     465   
    g314/Z                    HS65_LS_AND2X35         2 16.2   19   +62     527 F 
    g272/A                                                           +0     527   
    g272/Z                    HS65_LS_NAND2X29        1 17.5   25   +25     552 R 
    g270/B                                                           +0     552   
    g270/Z                    HS65_LS_NAND2X43        4 23.6   30   +31     583 F 
    fopt323/A                                                        +0     583   
    fopt323/Z                 HS65_LS_BFX27           2 15.9   23   +60     642 F 
    g255/B                                                           +0     642   
    g255/Z                    HS65_LS_AOI12X12        1 11.6   62   +45     687 R 
    g251/B                                                           +0     687   
    g251/Z                    HS65_LS_XOR2X35         8 45.8   44  +106     793 F 
  PUs[2].U_F8_U_5_U_S0_add_18_10/Z[6] 
  addinc_PUs[2].U_F8_U_5_U_S1_add_18_16/A[6] 
    g362/B                                                           +0     793   
    g362/Z                    HS65_LS_NOR2X50         5 35.2   45   +45     838 R 
    g339/A                                                           +0     838   
    g339/Z                    HS65_LS_NOR2X13         1  9.6   29   +41     879 F 
    g316/A                                                           +0     879   
    g316/Z                    HS65_LS_NAND2X21        1 22.4   36   +37     916 R 
    g309/B                                                           +0     916   
    g309/Z                    HS65_LS_NAND3X50        6 49.6   59   +60     976 F 
    g305/B                                                           +0     976   
    g305/Z                    HS65_LS_NAND2AX21       1 12.4   30   +37    1014 R 
    g299/B                                                           +0    1014   
    g299/Z                    HS65_LS_NAND2X29        1 11.6   25   +30    1043 F 
    g296/B                                                           +0    1044   
    g296/Z                    HS65_LS_XOR2X35         2 16.6   29   +73    1116 F 
  addinc_PUs[2].U_F8_U_5_U_S1_add_18_16/Z[9] 
  PUs[2].U_F8_U_S15_add_41_16/B[9] 
    g426/B                                                           +0    1116   
    g426/Z                    HS65_LS_NOR2X25         3 30.3   62   +51    1168 R 
    g394/B                                                           +0    1168   
    g394/Z                    HS65_LS_OAI12X37        3 22.0   37   +47    1214 F 
    g387/B                                                           +0    1215   
    g387/Z                    HS65_LS_NAND2X21        1 17.5   32   +35    1249 R 
    g386/B                                                           +0    1250   
    g386/Z                    HS65_LS_NAND2X43        3 25.5   30   +35    1285 F 
    g382/B                                                           +0    1285   
    g382/Z                    HS65_LS_NAND2AX21       1 12.1   26   +27    1312 R 
    g356/C                                                           +0    1312   
    g356/Z                    HS65_LS_NAND3X25        1 13.9   42   +39    1351 F 
    g346/S0                                                          +0    1351   
    g346/Z                    HS65_LS_MUXI21X15       1  3.8   26   +56    1407 F 
  PUs[2].U_F8_U_S15_add_41_16/Z[13] 
  PUs[2].U_F8_U_p12/input[13] 
    output_reg[13]/D     <<<  HS65_LS_DFPQX18                        +0    1407   
    output_reg[13]/CP         setup                             0   +88    1495 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)            capture                                      1595 R 
                              adjustments                          -100    1495   
----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : U_inter/PUs[2].U_F8_U_p12/output_reg[13]/D
