part=xa7z030fbg484-1Q

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
tb.file=/home/alex/Scratch/FPGA_FIR_Filter/src/main.cpp
syn.file=/home/alex/Scratch/FPGA_FIR_Filter/src/FIRFilter.cpp
syn.top=convolution