Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Nov 16 20:03:05 2019
| Host         : rew-desktop running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/mfp_ahb_sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8808 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.306        0.000                      0                19853        0.031        0.000                      0                19853        3.000        0.000                       0                  8816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.306        0.000                      0                18819        0.131        0.000                      0                18819        8.750        0.000                       0                  8571  
  clk_out2_clk_wiz_0          4.545        0.000                      0                  679        0.112        0.000                      0                  679        5.417        0.000                       0                   241  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.308        0.000                      0                18819        0.131        0.000                      0                18819        8.750        0.000                       0                  8571  
  clk_out2_clk_wiz_0_1        4.546        0.000                      0                  679        0.112        0.000                      0                  679        5.417        0.000                       0                   241  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          3.354        0.000                      0                   33        0.151        0.000                      0                   33  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.306        0.000                      0                18819        0.044        0.000                      0                18819  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          3.354        0.000                      0                   33        0.151        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.945        0.000                      0                   47        0.143        0.000                      0                   47  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.948        0.000                      0                   47        0.145        0.000                      0                   47  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.545        0.000                      0                  679        0.031        0.000                      0                  679  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.306        0.000                      0                18819        0.044        0.000                      0                18819  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        3.356        0.000                      0                   33        0.154        0.000                      0                   33  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.356        0.000                      0                   33        0.154        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.945        0.000                      0                   47        0.143        0.000                      0                   47  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.545        0.000                      0                  679        0.031        0.000                      0                  679  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.948        0.000                      0                   47        0.145        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         12.800        0.000                      0                  260        0.784        0.000                      0                  260  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.800        0.000                      0                  260        0.697        0.000                      0                  260  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.800        0.000                      0                  260        0.697        0.000                      0                  260  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       12.802        0.000                      0                  260        0.784        0.000                      0                  260  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.652        0.000                      0                   80        0.684        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.654        0.000                      0                   80        0.686        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.652        0.000                      0                   80        0.684        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.654        0.000                      0                   80        0.686        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 5.147ns (26.890%)  route 13.994ns (73.110%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.627    17.468    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X66Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.592 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.799    18.390    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.087    19.229    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.697    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 5.147ns (26.890%)  route 13.994ns (73.110%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.627    17.468    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X66Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.592 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.799    18.390    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.087    19.229    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.697    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 5.147ns (27.202%)  route 13.775ns (72.798%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.490    17.331    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.455 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.716    18.171    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.087    19.179    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.647    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.919ns  (logic 5.147ns (27.206%)  route 13.772ns (72.794%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.490    17.331    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.455 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.713    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.087    19.179    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.647    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 5.147ns (27.173%)  route 13.794ns (72.827%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.473    17.314    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X67Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.753    18.191    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.312    
                         clock uncertainty           -0.087    19.225    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 5.147ns (27.173%)  route 13.794ns (72.827%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.473    17.314    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X67Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.753    18.191    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.312    
                         clock uncertainty           -0.087    19.225    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.147ns (27.345%)  route 13.676ns (72.655%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.561    17.402    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.526 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.546    18.072    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.087    19.174    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.072    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.808ns  (logic 5.147ns (27.367%)  route 13.661ns (72.633%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.386    17.226    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.706    18.057    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.057    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.777ns  (logic 5.147ns (27.411%)  route 13.630ns (72.589%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.358    17.199    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_18__5/O
                         net (fo=2, routed)           0.703    18.026    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_0[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.759ns  (logic 5.147ns (27.438%)  route 13.612ns (72.562%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.386    17.226    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.658    18.008    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.624    -0.540    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.897    -0.776    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.237    -0.540    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.075    -0.465    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.639    -0.525    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X20Y9          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/Q
                         net (fo=1, routed)           0.053    -0.331    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[22]
    SLICE_X21Y9          LUT4 (Prop_lut4_I1_O)        0.045    -0.286 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[7]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.286    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[7]
    SLICE_X21Y9          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X21Y9          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.092    -0.420    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X4Y20          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.309    debounce/shift_pb4[3]
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.935    -0.738    debounce/clk_out1
    SLICE_X5Y20          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.248    -0.491    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.400    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.660    -0.504    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.276    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__268/O
                         net (fo=1, routed)           0.000    -0.231    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X2Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.934    -0.739    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.249    -0.491    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.371    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X63Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_1[6]
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[30]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[30]
    SLICE_X62Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X62Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.248    -0.517    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.120    -0.397    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X61Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.091    -0.302    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/utlbentry_pipe_out[52]
    SLICE_X60Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__199/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/d00_out
    SLICE_X60Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.905    -0.768    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X60Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.248    -0.521    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121    -0.400    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.897%)  route 0.218ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/Q
                         net (fo=17, routed)          0.218    -0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[3]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.628%)  route 0.221ns (57.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/Q
                         net (fo=17, routed)          0.221    -0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[4]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.429%)  route 0.223ns (57.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/Q
                         net (fo=17, routed)          0.223    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[7]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y26     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y27     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 4.212ns (48.666%)  route 4.443ns (51.334%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.777 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOPADOP[1]
                         net (fo=10, routed)          1.262     3.039    rojobot31_0/inst/BOTCPU/instruction[17]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.163 f  rojobot31_0/inst/BOTCPU/pc_move_is_valid_lut/O
                         net (fo=4, routed)           1.277     4.439    rojobot31_0/inst/BOTCPU/push_pop_lut/I3
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.153     4.592 f  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.052     5.645    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.327     5.972 r  rojobot31_0/inst/BOTCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.972    rojobot31_0/inst/BOTCPU/half_pointer_value_1
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.505 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.505    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.759 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.852     7.611    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X9Y0           LUT6 (Prop_lut6_I2_O)        0.367     7.978 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.978    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.693    12.006    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.584    12.590    
                         clock uncertainty           -0.081    12.508    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.029    12.537    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 4.238ns (48.820%)  route 4.443ns (51.180%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.777 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOPADOP[1]
                         net (fo=10, routed)          1.262     3.039    rojobot31_0/inst/BOTCPU/instruction[17]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.163 f  rojobot31_0/inst/BOTCPU/pc_move_is_valid_lut/O
                         net (fo=4, routed)           1.277     4.439    rojobot31_0/inst/BOTCPU/push_pop_lut/I3
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.153     4.592 f  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.052     5.645    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.327     5.972 r  rojobot31_0/inst/BOTCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.972    rojobot31_0/inst/BOTCPU/half_pointer_value_1
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.505 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.505    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.759 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.852     7.611    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X9Y0           LUT5 (Prop_lut5_I2_O)        0.393     8.004 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.004    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.693    12.006    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.584    12.590    
                         clock uncertainty           -0.081    12.508    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.075    12.583    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.430ns (39.823%)  route 5.183ns (60.177%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.509     6.295    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.348     6.643 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_2/O
                         net (fo=1, routed)           1.169     7.812    rojobot31_0/inst/BOTCPU/DataOut[0]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.936 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     7.936    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.077    12.568    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.430ns (40.052%)  route 5.134ns (59.948%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.628     6.414    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]_0[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.348     6.762 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           1.001     7.763    rojobot31_0/inst/BOTCPU/DataOut_reg[4]
    SLICE_X9Y7           LUT5 (Prop_lut5_I4_O)        0.124     7.887 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     7.887    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.691    12.004    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.584    12.588    
                         clock uncertainty           -0.081    12.506    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.031    12.537    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.833%)  route 0.213ns (60.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.213    -0.169    rojobot31_0/inst/BOTSIMPGM/address[6]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.281    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.310%)  route 0.218ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.218    -0.164    rojobot31_0/inst/BOTSIMPGM/address[9]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.281    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.363    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.383%)  route 0.226ns (61.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.226    -0.154    rojobot31_0/inst/BOTSIMPGM/address[1]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.281    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.140    -0.241    rojobot31_0/inst/BOTCPU/stack_ram_low/DIC1
    SLICE_X10Y2          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.917    -0.756    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X10Y2          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.272    -0.485    
    SLICE_X10Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.371    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.678%)  route 0.233ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.233    -0.147    rojobot31_0/inst/BOTSIMPGM/address[3]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.281    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y1      rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y4      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y4      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y7      world_map_i_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X2Y16      dtg/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y2       rojobot31_0/inst/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X10Y2      rojobot31_0/inst/BOTCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y4       rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y4      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y4      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y4      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y4      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 5.147ns (26.890%)  route 13.994ns (73.110%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.627    17.468    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X66Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.592 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.799    18.390    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.085    19.231    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.699    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 5.147ns (26.890%)  route 13.994ns (73.110%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.627    17.468    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X66Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.592 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.799    18.390    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.085    19.231    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.699    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 5.147ns (27.202%)  route 13.775ns (72.798%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.490    17.331    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.455 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.716    18.171    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.085    19.181    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.649    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.919ns  (logic 5.147ns (27.206%)  route 13.772ns (72.794%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.490    17.331    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.455 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.713    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.085    19.181    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.649    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 5.147ns (27.173%)  route 13.794ns (72.827%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.473    17.314    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X67Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.753    18.191    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.312    
                         clock uncertainty           -0.085    19.227    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 5.147ns (27.173%)  route 13.794ns (72.827%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.473    17.314    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X67Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.753    18.191    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.312    
                         clock uncertainty           -0.085    19.227    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.147ns (27.345%)  route 13.676ns (72.655%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.561    17.402    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.526 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.546    18.072    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.085    19.176    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.644    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -18.072    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.808ns  (logic 5.147ns (27.367%)  route 13.661ns (72.633%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.386    17.226    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.706    18.057    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.085    19.180    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.648    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -18.057    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.777ns  (logic 5.147ns (27.411%)  route 13.630ns (72.589%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.358    17.199    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_18__5/O
                         net (fo=2, routed)           0.703    18.026    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_0[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.085    19.180    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.648    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.759ns  (logic 5.147ns (27.438%)  route 13.612ns (72.562%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.386    17.226    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.658    18.008    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.085    19.180    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.648    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.624    -0.540    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.897    -0.776    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.237    -0.540    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.075    -0.465    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.639    -0.525    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X20Y9          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/Q
                         net (fo=1, routed)           0.053    -0.331    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[22]
    SLICE_X21Y9          LUT4 (Prop_lut4_I1_O)        0.045    -0.286 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[7]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.286    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[7]
    SLICE_X21Y9          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X21Y9          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.092    -0.420    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X4Y20          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.309    debounce/shift_pb4[3]
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.935    -0.738    debounce/clk_out1
    SLICE_X5Y20          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.248    -0.491    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.400    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.660    -0.504    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.276    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__268/O
                         net (fo=1, routed)           0.000    -0.231    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X2Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.934    -0.739    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.249    -0.491    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.371    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X63Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_1[6]
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[30]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[30]
    SLICE_X62Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X62Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.248    -0.517    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.120    -0.397    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X61Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.091    -0.302    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/utlbentry_pipe_out[52]
    SLICE_X60Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__199/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/d00_out
    SLICE_X60Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.905    -0.768    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X60Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.248    -0.521    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121    -0.400    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.897%)  route 0.218ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/Q
                         net (fo=17, routed)          0.218    -0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[3]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.628%)  route 0.221ns (57.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/Q
                         net (fo=17, routed)          0.221    -0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[4]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.429%)  route 0.223ns (57.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/Q
                         net (fo=17, routed)          0.223    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[7]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.290    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y26     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y27     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.080    12.493    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.120    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.080    12.493    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.120    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.080    12.493    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.120    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 4.212ns (48.666%)  route 4.443ns (51.334%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.777 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOPADOP[1]
                         net (fo=10, routed)          1.262     3.039    rojobot31_0/inst/BOTCPU/instruction[17]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.163 f  rojobot31_0/inst/BOTCPU/pc_move_is_valid_lut/O
                         net (fo=4, routed)           1.277     4.439    rojobot31_0/inst/BOTCPU/push_pop_lut/I3
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.153     4.592 f  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.052     5.645    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.327     5.972 r  rojobot31_0/inst/BOTCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.972    rojobot31_0/inst/BOTCPU/half_pointer_value_1
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.505 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.505    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.759 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.852     7.611    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X9Y0           LUT6 (Prop_lut6_I2_O)        0.367     7.978 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.978    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.693    12.006    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.584    12.590    
                         clock uncertainty           -0.080    12.510    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.029    12.539    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 4.238ns (48.820%)  route 4.443ns (51.180%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.777 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOPADOP[1]
                         net (fo=10, routed)          1.262     3.039    rojobot31_0/inst/BOTCPU/instruction[17]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.163 f  rojobot31_0/inst/BOTCPU/pc_move_is_valid_lut/O
                         net (fo=4, routed)           1.277     4.439    rojobot31_0/inst/BOTCPU/push_pop_lut/I3
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.153     4.592 f  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.052     5.645    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.327     5.972 r  rojobot31_0/inst/BOTCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.972    rojobot31_0/inst/BOTCPU/half_pointer_value_1
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.505 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.505    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.759 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.852     7.611    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X9Y0           LUT5 (Prop_lut5_I2_O)        0.393     8.004 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.004    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.693    12.006    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.584    12.590    
                         clock uncertainty           -0.080    12.510    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.075    12.585    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.430ns (39.823%)  route 5.183ns (60.177%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.509     6.295    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.348     6.643 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_2/O
                         net (fo=1, routed)           1.169     7.812    rojobot31_0/inst/BOTCPU/DataOut[0]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.936 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     7.936    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.080    12.493    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.077    12.570    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.430ns (40.052%)  route 5.134ns (59.948%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.628     6.414    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]_0[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.348     6.762 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           1.001     7.763    rojobot31_0/inst/BOTCPU/DataOut_reg[4]
    SLICE_X9Y7           LUT5 (Prop_lut5_I4_O)        0.124     7.887 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     7.887    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.691    12.004    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.584    12.588    
                         clock uncertainty           -0.080    12.508    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.031    12.539    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.080    12.501    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.088    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.080    12.501    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.088    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.080    12.501    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.088    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.833%)  route 0.213ns (60.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.213    -0.169    rojobot31_0/inst/BOTSIMPGM/address[6]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.281    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.310%)  route 0.218ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.218    -0.164    rojobot31_0/inst/BOTSIMPGM/address[9]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.281    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.363    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.383%)  route 0.226ns (61.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.226    -0.154    rojobot31_0/inst/BOTSIMPGM/address[1]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.281    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.140    -0.241    rojobot31_0/inst/BOTCPU/stack_ram_low/DIC1
    SLICE_X10Y2          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.917    -0.756    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X10Y2          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.272    -0.485    
    SLICE_X10Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.371    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.678%)  route 0.233ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.233    -0.147    rojobot31_0/inst/BOTSIMPGM/address[3]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.281    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y1      rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y4      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y4      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y7      world_map_i_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X2Y16      dtg/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y2       rojobot31_0/inst/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X10Y2      rojobot31_0/inst/BOTCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y4       rojobot31_0/inst/BOTCPU/address_loop[10].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y4      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y4      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y5      rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y6      rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y4      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y4      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.840ns  (logic 0.828ns (29.157%)  route 2.012ns (70.843%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y5           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=9, routed)           1.263    14.411    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X16Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.535 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.302    14.838    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I1_O)        0.124    14.962 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.446    15.407    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.531 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[0]
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.207    18.856    
    SLICE_X16Y6          FDCE (Setup_fdce_C_D)        0.029    18.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.558ns  (logic 0.580ns (22.674%)  route 1.978ns (77.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X3Y8           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=15, routed)          1.978    15.126    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X4Y8           LUT5 (Prop_lut5_I4_O)        0.124    15.250 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    15.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[17]
    SLICE_X4Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.207    18.936    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.031    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.455ns  (logic 0.580ns (23.621%)  route 1.875ns (76.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.875    15.022    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.124    15.146 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[23]
    SLICE_X7Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.207    18.936    
    SLICE_X7Y8           FDCE (Setup_fdce_C_D)        0.029    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.793%)  route 1.692ns (70.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.419    13.109 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=8, routed)           1.692    14.801    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.299    15.100 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    15.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[29]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.207    18.932    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.032    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.386ns  (logic 0.580ns (24.311%)  route 1.806ns (75.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=9, routed)           1.806    14.952    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.076 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.076    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[20]
    SLICE_X7Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.207    18.935    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.031    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.354ns  (logic 0.580ns (24.640%)  route 1.774ns (75.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456    13.146 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=8, routed)           1.774    14.920    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[27]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.207    18.932    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.031    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -15.044    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456    13.146 r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=8, routed)           1.690    14.836    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.124    14.960 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.960    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[28]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.207    18.932    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.031    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.572%)  route 1.688ns (74.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           1.688    14.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.882 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    14.882    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[8]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.207    18.860    
    SLICE_X13Y2          FDCE (Setup_fdce_C_D)        0.031    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.308ns  (logic 0.580ns (25.125%)  route 1.728ns (74.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=10, routed)          1.728    14.875    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    14.999    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[19]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.207    18.935    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.077    19.012    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -14.999    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.072%)  route 1.645ns (73.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           1.645    14.792    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.916 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000    14.916    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[15]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.207    18.860    
    SLICE_X12Y2          FDCE (Setup_fdce_C_D)        0.081    18.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  4.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.068%)  route 0.587ns (75.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.587     0.205    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.250 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[10]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.091     0.099    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.916%)  route 0.592ns (76.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.592     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[11]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.227ns (28.129%)  route 0.580ns (71.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.580     0.185    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.099     0.284 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[12]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.636%)  route 0.606ns (74.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.606     0.275    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[7]
    SLICE_X6Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X6Y8           FDCE (Hold_fdce_C_D)         0.121     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.209ns (27.619%)  route 0.548ns (72.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.548     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[14]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.783%)  route 0.630ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.630     0.276    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.321 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.321    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[6]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            botUpdtSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.572%)  route 0.603ns (76.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.640    -0.524    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.603     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.045     0.265 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/botUpdtSync_i_1/O
                         net (fo=1, routed)           0.000     0.265    mfp_sys_n_11
    SLICE_X17Y8          FDRE                                         r  botUpdtSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    clk_out
    SLICE_X17Y8          FDRE                                         r  botUpdtSync_reg/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.091     0.097    botUpdtSync_reg
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.339%)  route 0.611ns (76.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.611     0.229    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.274    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[9]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.459%)  route 0.642ns (77.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           0.642     0.287    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[5]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.332    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[5]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.272%)  route 0.649ns (77.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.649     0.267    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.312    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[8]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 5.147ns (26.890%)  route 13.994ns (73.110%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.627    17.468    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X66Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.592 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.799    18.390    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.087    19.229    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.697    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 5.147ns (26.890%)  route 13.994ns (73.110%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.627    17.468    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X66Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.592 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.799    18.390    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.087    19.229    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.697    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 5.147ns (27.202%)  route 13.775ns (72.798%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.490    17.331    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.455 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.716    18.171    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.087    19.179    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.647    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.919ns  (logic 5.147ns (27.206%)  route 13.772ns (72.794%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.490    17.331    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.455 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.713    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.087    19.179    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.647    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 5.147ns (27.173%)  route 13.794ns (72.827%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.473    17.314    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X67Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.753    18.191    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.312    
                         clock uncertainty           -0.087    19.225    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 5.147ns (27.173%)  route 13.794ns (72.827%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.473    17.314    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X67Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.753    18.191    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.312    
                         clock uncertainty           -0.087    19.225    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.147ns (27.345%)  route 13.676ns (72.655%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.561    17.402    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.526 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.546    18.072    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.087    19.174    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.072    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.808ns  (logic 5.147ns (27.367%)  route 13.661ns (72.633%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.386    17.226    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.706    18.057    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.057    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.777ns  (logic 5.147ns (27.411%)  route 13.630ns (72.589%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.358    17.199    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_18__5/O
                         net (fo=2, routed)           0.703    18.026    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_0[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.759ns  (logic 5.147ns (27.438%)  route 13.612ns (72.562%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.386    17.226    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.658    18.008    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.533    
                         clock uncertainty            0.087    -0.445    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.075    -0.370    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.624    -0.540    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.897    -0.776    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.237    -0.540    
                         clock uncertainty            0.087    -0.452    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.075    -0.377    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.639    -0.525    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X20Y9          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/Q
                         net (fo=1, routed)           0.053    -0.331    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[22]
    SLICE_X21Y9          LUT4 (Prop_lut4_I1_O)        0.045    -0.286 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[7]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.286    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[7]
    SLICE_X21Y9          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X21Y9          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.247    -0.512    
                         clock uncertainty            0.087    -0.424    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.092    -0.332    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X4Y20          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.309    debounce/shift_pb4[3]
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.935    -0.738    debounce/clk_out1
    SLICE_X5Y20          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.248    -0.491    
                         clock uncertainty            0.087    -0.403    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.312    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.660    -0.504    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.276    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__268/O
                         net (fo=1, routed)           0.000    -0.231    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X2Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.934    -0.739    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.249    -0.491    
                         clock uncertainty            0.087    -0.403    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.283    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X63Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_1[6]
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[30]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[30]
    SLICE_X62Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X62Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.248    -0.517    
                         clock uncertainty            0.087    -0.429    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.120    -0.309    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X61Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.091    -0.302    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/utlbentry_pipe_out[52]
    SLICE_X60Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__199/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/d00_out
    SLICE_X60Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.905    -0.768    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X60Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.087    -0.433    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121    -0.312    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.897%)  route 0.218ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/Q
                         net (fo=17, routed)          0.218    -0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[3]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.087    -0.386    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.628%)  route 0.221ns (57.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/Q
                         net (fo=17, routed)          0.221    -0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[4]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.087    -0.386    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.429%)  route 0.223ns (57.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/Q
                         net (fo=17, routed)          0.223    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[7]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.087    -0.386    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.840ns  (logic 0.828ns (29.157%)  route 2.012ns (70.843%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y5           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=9, routed)           1.263    14.411    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X16Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.535 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.302    14.838    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I1_O)        0.124    14.962 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.446    15.407    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.531 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[0]
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.207    18.856    
    SLICE_X16Y6          FDCE (Setup_fdce_C_D)        0.029    18.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.558ns  (logic 0.580ns (22.674%)  route 1.978ns (77.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X3Y8           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=15, routed)          1.978    15.126    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X4Y8           LUT5 (Prop_lut5_I4_O)        0.124    15.250 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    15.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[17]
    SLICE_X4Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.207    18.936    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.031    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.455ns  (logic 0.580ns (23.621%)  route 1.875ns (76.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.875    15.022    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.124    15.146 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[23]
    SLICE_X7Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.207    18.936    
    SLICE_X7Y8           FDCE (Setup_fdce_C_D)        0.029    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.793%)  route 1.692ns (70.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.419    13.109 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=8, routed)           1.692    14.801    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.299    15.100 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    15.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[29]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.207    18.932    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.032    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.386ns  (logic 0.580ns (24.311%)  route 1.806ns (75.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=9, routed)           1.806    14.952    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.076 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.076    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[20]
    SLICE_X7Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.207    18.935    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.031    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.354ns  (logic 0.580ns (24.640%)  route 1.774ns (75.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456    13.146 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=8, routed)           1.774    14.920    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[27]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.207    18.932    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.031    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -15.044    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456    13.146 r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=8, routed)           1.690    14.836    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.124    14.960 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.960    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[28]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.207    18.932    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.031    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.572%)  route 1.688ns (74.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           1.688    14.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.882 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    14.882    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[8]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.207    18.860    
    SLICE_X13Y2          FDCE (Setup_fdce_C_D)        0.031    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.308ns  (logic 0.580ns (25.125%)  route 1.728ns (74.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=10, routed)          1.728    14.875    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    14.999    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[19]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.207    18.935    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.077    19.012    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -14.999    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.072%)  route 1.645ns (73.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           1.645    14.792    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.916 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000    14.916    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[15]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.207    18.860    
    SLICE_X12Y2          FDCE (Setup_fdce_C_D)        0.081    18.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  4.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.068%)  route 0.587ns (75.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.587     0.205    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.250 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[10]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.091     0.099    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.916%)  route 0.592ns (76.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.592     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[11]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.227ns (28.129%)  route 0.580ns (71.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.580     0.185    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.099     0.284 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[12]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.636%)  route 0.606ns (74.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.606     0.275    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[7]
    SLICE_X6Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X6Y8           FDCE (Hold_fdce_C_D)         0.121     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.209ns (27.619%)  route 0.548ns (72.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.548     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[14]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.783%)  route 0.630ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.630     0.276    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.321 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.321    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[6]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            botUpdtSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.572%)  route 0.603ns (76.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.640    -0.524    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.603     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.045     0.265 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/botUpdtSync_i_1/O
                         net (fo=1, routed)           0.000     0.265    mfp_sys_n_11
    SLICE_X17Y8          FDRE                                         r  botUpdtSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    clk_out
    SLICE_X17Y8          FDRE                                         r  botUpdtSync_reg/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.091     0.097    botUpdtSync_reg
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.339%)  route 0.611ns (76.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.611     0.229    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.274    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[9]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.459%)  route 0.642ns (77.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           0.642     0.287    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[5]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.332    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[5]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.272%)  route 0.649ns (77.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.649     0.267    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.312    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[8]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.207     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.784ns  (logic 0.580ns (15.327%)  route 3.204ns (84.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         2.542    23.133    dtg/SR[0]
    SLICE_X2Y11          FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.768    25.414    dtg/clk_out2
    SLICE_X2Y11          FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.207    25.602    
    SLICE_X2Y11          FDRE (Setup_fdre_C_R)       -0.524    25.078    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -23.133    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.342ns  (logic 0.733ns (21.932%)  route 2.609ns (78.068%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.812    21.707    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.153    21.860 r  dtg/world_map_i_8/O
                         net (fo=1, routed)           0.830    22.690    dtg_n_68
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.773    24.786    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -22.690    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.144ns  (logic 0.697ns (22.168%)  route 2.447ns (77.832%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.647    21.542    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.117    21.659 r  dtg/world_map_i_7/O
                         net (fo=1, routed)           0.834    22.492    dtg_n_67
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    24.769    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                         -22.492    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.105ns  (logic 0.696ns (22.414%)  route 2.409ns (77.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.636    21.531    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.116    21.647 r  dtg/world_map_i_5/O
                         net (fo=1, routed)           0.807    22.453    dtg_n_65
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.770    24.789    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.789    
                         arrival time                         -22.453    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.296ns  (logic 0.704ns (21.361%)  route 2.592ns (78.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.812    21.707    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.831 r  dtg/world_map_i_3/O
                         net (fo=1, routed)           0.813    22.644    dtg_n_63
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    24.993    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.644    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.131ns  (logic 0.704ns (22.483%)  route 2.427ns (77.517%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.636    21.531    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.655 r  dtg/world_map_i_10/O
                         net (fo=1, routed)           0.825    22.480    dtg_n_70
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    24.993    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.043ns  (logic 0.704ns (23.133%)  route 2.339ns (76.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.647    21.542    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.666 r  dtg/world_map_i_11/O
                         net (fo=1, routed)           0.726    22.392    dtg_n_71
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    24.993    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.392    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.005ns  (logic 0.704ns (23.427%)  route 2.301ns (76.573%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.519    21.414    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.538 r  dtg/world_map_i_4/O
                         net (fo=1, routed)           0.815    22.353    dtg_n_64
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    24.993    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.164ns  (logic 0.580ns (18.329%)  route 2.584ns (81.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 25.411 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         1.922    22.513    dtg/SR[0]
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.765    25.411    dtg/clk_out2
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.806    
                         clock uncertainty           -0.207    25.599    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    25.170    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.164ns  (logic 0.580ns (18.329%)  route 2.584ns (81.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 25.411 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         1.922    22.513    dtg/SR[0]
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.765    25.411    dtg/clk_out2
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.806    
                         clock uncertainty           -0.207    25.599    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    25.170    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                  2.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.231ns (30.160%)  route 0.535ns (69.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.218    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.398     0.225    rojobot31_0/inst/BOTCPU/DataOut_reg[3]
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.270 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.270    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.207     0.007    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (30.989%)  route 0.514ns (69.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.181    rojobot31_0/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  rojobot31_0/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.342     0.206    rojobot31_0/inst/BOTCPU/DataOut_reg[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.251 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.251    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.091     0.097    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.583%)  route 0.524ns (69.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.200    -0.154    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.324     0.215    rojobot31_0/inst/BOTCPU/DataOut_reg[5]
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     0.098    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.052%)  route 0.623ns (72.948%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.642    -0.522    debounce/clk_out1
    SLICE_X13Y1          FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.344    -0.037    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.008 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.279     0.287    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I2_O)        0.045     0.332 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.207     0.007    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.272ns (31.442%)  route 0.593ns (68.558%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.337    -0.031    rojobot31_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.099     0.068 r  rojobot31_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.256     0.324    rojobot31_0/inst/BOTCPU/DataOut_reg[6]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.369 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.369    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.945    -0.728    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.091     0.127    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.231ns (27.439%)  route 0.611ns (72.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/swtch_db_reg[4]/Q
                         net (fo=3, routed)           0.472     0.113    rojobot31_0/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.158 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.139     0.297    rojobot31_0/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.045     0.342 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     0.098    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.254ns (28.345%)  route 0.642ns (71.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.662    -0.502    debounce/clk_out1
    SLICE_X6Y18          FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.503     0.165    rojobot31_0/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.139     0.349    rojobot31_0/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.394 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.394    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.945    -0.728    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.092     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.231ns (24.666%)  route 0.706ns (75.334%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.642    -0.522    debounce/clk_out1
    SLICE_X15Y2          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.395     0.015    rojobot31_0/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.060 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.310     0.370    rojobot31_0/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.207     0.007    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     0.127    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.208%)  route 0.691ns (78.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.473     0.113    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.158 r  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.218     0.376    dtg/pixel_row[0]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.942    -0.731    dtg/clk_out2
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[4]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.207     0.033    
    SLICE_X2Y13          FDRE (Hold_fdre_C_R)         0.009     0.042    dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.208%)  route 0.691ns (78.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.473     0.113    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.158 r  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.218     0.376    dtg/pixel_row[0]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.942    -0.731    dtg/clk_out2
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.207     0.033    
    SLICE_X2Y13          FDRE (Hold_fdre_C_R)         0.009     0.042    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.784ns  (logic 0.580ns (15.327%)  route 3.204ns (84.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         2.542    23.133    dtg/SR[0]
    SLICE_X2Y11          FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.768    25.414    dtg/clk_out2
    SLICE_X2Y11          FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.205    25.604    
    SLICE_X2Y11          FDRE (Setup_fdre_C_R)       -0.524    25.080    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.080    
                         arrival time                         -23.133    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.342ns  (logic 0.733ns (21.932%)  route 2.609ns (78.068%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.812    21.707    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.153    21.860 r  dtg/world_map_i_8/O
                         net (fo=1, routed)           0.830    22.690    dtg_n_68
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.773    24.788    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.788    
                         arrival time                         -22.690    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.144ns  (logic 0.697ns (22.168%)  route 2.447ns (77.832%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.647    21.542    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.117    21.659 r  dtg/world_map_i_7/O
                         net (fo=1, routed)           0.834    22.492    dtg_n_67
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    24.771    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.771    
                         arrival time                         -22.492    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.105ns  (logic 0.696ns (22.414%)  route 2.409ns (77.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.636    21.531    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.116    21.647 r  dtg/world_map_i_5/O
                         net (fo=1, routed)           0.807    22.453    dtg_n_65
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.770    24.791    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.791    
                         arrival time                         -22.453    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.296ns  (logic 0.704ns (21.361%)  route 2.592ns (78.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.812    21.707    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.831 r  dtg/world_map_i_3/O
                         net (fo=1, routed)           0.813    22.644    dtg_n_63
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    24.995    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -22.644    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.131ns  (logic 0.704ns (22.483%)  route 2.427ns (77.517%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.636    21.531    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.655 r  dtg/world_map_i_10/O
                         net (fo=1, routed)           0.825    22.480    dtg_n_70
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    24.995    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.043ns  (logic 0.704ns (23.133%)  route 2.339ns (76.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.647    21.542    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.666 r  dtg/world_map_i_11/O
                         net (fo=1, routed)           0.726    22.392    dtg_n_71
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    24.995    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -22.392    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.005ns  (logic 0.704ns (23.427%)  route 2.301ns (76.573%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.519    21.414    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.538 r  dtg/world_map_i_4/O
                         net (fo=1, routed)           0.815    22.353    dtg_n_64
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    24.995    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.164ns  (logic 0.580ns (18.329%)  route 2.584ns (81.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 25.411 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         1.922    22.513    dtg/SR[0]
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.765    25.411    dtg/clk_out2
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.806    
                         clock uncertainty           -0.205    25.601    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    25.172    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.164ns  (logic 0.580ns (18.329%)  route 2.584ns (81.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 25.411 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         1.922    22.513    dtg/SR[0]
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.765    25.411    dtg/clk_out2
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.806    
                         clock uncertainty           -0.205    25.601    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    25.172    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                  2.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.231ns (30.160%)  route 0.535ns (69.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.218    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.398     0.225    rojobot31_0/inst/BOTCPU/DataOut_reg[3]
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.270 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.270    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.205     0.005    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     0.126    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (30.989%)  route 0.514ns (69.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.181    rojobot31_0/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  rojobot31_0/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.342     0.206    rojobot31_0/inst/BOTCPU/DataOut_reg[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.251 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.251    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.091     0.095    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.583%)  route 0.524ns (69.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.200    -0.154    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.324     0.215    rojobot31_0/inst/BOTCPU/DataOut_reg[5]
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     0.096    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.052%)  route 0.623ns (72.948%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.642    -0.522    debounce/clk_out1
    SLICE_X13Y1          FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.344    -0.037    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.008 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.279     0.287    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I2_O)        0.045     0.332 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.205     0.005    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     0.126    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.272ns (31.442%)  route 0.593ns (68.558%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.337    -0.031    rojobot31_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.099     0.068 r  rojobot31_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.256     0.324    rojobot31_0/inst/BOTCPU/DataOut_reg[6]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.369 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.369    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.945    -0.728    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.091     0.125    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.231ns (27.439%)  route 0.611ns (72.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/swtch_db_reg[4]/Q
                         net (fo=3, routed)           0.472     0.113    rojobot31_0/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.158 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.139     0.297    rojobot31_0/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.045     0.342 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     0.096    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.254ns (28.345%)  route 0.642ns (71.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.662    -0.502    debounce/clk_out1
    SLICE_X6Y18          FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.503     0.165    rojobot31_0/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.139     0.349    rojobot31_0/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.394 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.394    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.945    -0.728    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.092     0.126    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.231ns (24.666%)  route 0.706ns (75.334%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.642    -0.522    debounce/clk_out1
    SLICE_X15Y2          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.395     0.015    rojobot31_0/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.060 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.310     0.370    rojobot31_0/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.205     0.005    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     0.125    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.208%)  route 0.691ns (78.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.473     0.113    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.158 r  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.218     0.376    dtg/pixel_row[0]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.942    -0.731    dtg/clk_out2
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[4]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.205     0.031    
    SLICE_X2Y13          FDRE (Hold_fdre_C_R)         0.009     0.040    dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.208%)  route 0.691ns (78.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.473     0.113    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.158 r  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.218     0.376    dtg/pixel_row[0]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.942    -0.731    dtg/clk_out2
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.205     0.031    
    SLICE_X2Y13          FDRE (Hold_fdre_C_R)         0.009     0.040    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 4.212ns (48.666%)  route 4.443ns (51.334%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.777 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOPADOP[1]
                         net (fo=10, routed)          1.262     3.039    rojobot31_0/inst/BOTCPU/instruction[17]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.163 f  rojobot31_0/inst/BOTCPU/pc_move_is_valid_lut/O
                         net (fo=4, routed)           1.277     4.439    rojobot31_0/inst/BOTCPU/push_pop_lut/I3
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.153     4.592 f  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.052     5.645    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.327     5.972 r  rojobot31_0/inst/BOTCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.972    rojobot31_0/inst/BOTCPU/half_pointer_value_1
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.505 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.505    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.759 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.852     7.611    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X9Y0           LUT6 (Prop_lut6_I2_O)        0.367     7.978 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.978    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.693    12.006    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.584    12.590    
                         clock uncertainty           -0.081    12.508    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.029    12.537    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 4.238ns (48.820%)  route 4.443ns (51.180%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.777 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOPADOP[1]
                         net (fo=10, routed)          1.262     3.039    rojobot31_0/inst/BOTCPU/instruction[17]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.163 f  rojobot31_0/inst/BOTCPU/pc_move_is_valid_lut/O
                         net (fo=4, routed)           1.277     4.439    rojobot31_0/inst/BOTCPU/push_pop_lut/I3
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.153     4.592 f  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.052     5.645    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.327     5.972 r  rojobot31_0/inst/BOTCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.972    rojobot31_0/inst/BOTCPU/half_pointer_value_1
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.505 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.505    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.759 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.852     7.611    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X9Y0           LUT5 (Prop_lut5_I2_O)        0.393     8.004 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.004    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.693    12.006    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.584    12.590    
                         clock uncertainty           -0.081    12.508    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.075    12.583    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.430ns (39.823%)  route 5.183ns (60.177%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.509     6.295    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.348     6.643 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_2/O
                         net (fo=1, routed)           1.169     7.812    rojobot31_0/inst/BOTCPU/DataOut[0]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.936 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     7.936    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.077    12.568    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.430ns (40.052%)  route 5.134ns (59.948%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.628     6.414    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]_0[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.348     6.762 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           1.001     7.763    rojobot31_0/inst/BOTCPU/DataOut_reg[4]
    SLICE_X9Y7           LUT5 (Prop_lut5_I4_O)        0.124     7.887 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     7.887    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.691    12.004    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.584    12.588    
                         clock uncertainty           -0.081    12.506    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.031    12.537    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.833%)  route 0.213ns (60.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.213    -0.169    rojobot31_0/inst/BOTSIMPGM/address[6]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.081    -0.383    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.200    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.310%)  route 0.218ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.218    -0.164    rojobot31_0/inst/BOTSIMPGM/address[9]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.081    -0.383    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.200    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.281    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.383%)  route 0.226ns (61.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.226    -0.154    rojobot31_0/inst/BOTSIMPGM/address[1]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.081    -0.383    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.200    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.140    -0.241    rojobot31_0/inst/BOTCPU/stack_ram_low/DIC1
    SLICE_X10Y2          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.917    -0.756    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X10Y2          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.081    -0.403    
    SLICE_X10Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.289    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.678%)  route 0.233ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.233    -0.147    rojobot31_0/inst/BOTSIMPGM/address[3]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.081    -0.383    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.200    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 5.147ns (26.890%)  route 13.994ns (73.110%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.627    17.468    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X66Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.592 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.799    18.390    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.087    19.229    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.697    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.141ns  (logic 5.147ns (26.890%)  route 13.994ns (73.110%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.627    17.468    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X66Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.592 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.799    18.390    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.087    19.229    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.697    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 5.147ns (27.202%)  route 13.775ns (72.798%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.490    17.331    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.455 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.716    18.171    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.087    19.179    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.647    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.919ns  (logic 5.147ns (27.206%)  route 13.772ns (72.794%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.490    17.331    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.455 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.713    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_0[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.087    19.179    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.647    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 5.147ns (27.173%)  route 13.794ns (72.827%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.473    17.314    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X67Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.753    18.191    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.312    
                         clock uncertainty           -0.087    19.225    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 5.147ns (27.173%)  route 13.794ns (72.827%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.473    17.314    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X67Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.438 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.753    18.191    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.312    
                         clock uncertainty           -0.087    19.225    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 5.147ns (27.345%)  route 13.676ns (72.655%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.561    17.402    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.526 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.546    18.072    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg_0[0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.087    19.174    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.072    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.808ns  (logic 5.147ns (27.367%)  route 13.661ns (72.633%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.386    17.226    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.706    18.057    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.057    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.777ns  (logic 5.147ns (27.411%)  route 13.630ns (72.589%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.358    17.199    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_18__5/O
                         net (fo=2, routed)           0.703    18.026    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_0[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.759ns  (logic 5.147ns (27.438%)  route 13.612ns (72.562%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.789    -0.751    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X55Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.332 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=18, routed)          0.933     0.601    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[29]_0[2]
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.299     0.900 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.610     1.510    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.634 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.634    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.147 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.264 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=4, routed)           1.087     3.351    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.150     3.501 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_4__6/O
                         net (fo=22, routed)          0.996     4.497    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlb_val/q_reg[0]_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.328     4.825 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16/O
                         net (fo=1, routed)           1.020     5.845    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_2__16_n_0
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.156     6.001 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__42/O
                         net (fo=12, routed)          0.732     6.733    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.355     7.088 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.088    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.601 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.601    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 f  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.603     8.361    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.324     8.685 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.317     9.002    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.328     9.330 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     9.481    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.462    10.068    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[0]_1
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.124    10.192 f  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_11/O
                         net (fo=1, routed)           0.421    10.612    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_17
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.736 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=50, routed)          1.118    11.854    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mmu_dcmode[0]
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__423/O
                         net (fo=2, routed)           0.708    12.686    mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/dcc_excached
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  mfp_sys/top/cpu/core/biu/_dcc_ev_force_move_reg/q[55]_i_2__0/O
                         net (fo=5, routed)           0.769    13.579    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/biu_wtbf
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    13.703 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_4__64/O
                         net (fo=2, routed)           0.811    14.514    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_4
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.638 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.162    14.800    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.924 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.852    15.776    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/dcc_advance_m
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.900 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_pexc_m/q[0]_i_1__493/O
                         net (fo=2, routed)           0.817    16.717    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcop_access_e
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.386    17.226    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.658    18.008    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg_0[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.087    19.178    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.646    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X32Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.533    
                         clock uncertainty            0.087    -0.445    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.075    -0.370    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.624    -0.540    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.897    -0.776    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X47Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.237    -0.540    
                         clock uncertainty            0.087    -0.452    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.075    -0.377    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.639    -0.525    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X20Y9          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[35]/Q
                         net (fo=1, routed)           0.053    -0.331    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[22]
    SLICE_X21Y9          LUT4 (Prop_lut4_I1_O)        0.045    -0.286 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[7]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.286    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[7]
    SLICE_X21Y9          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X21Y9          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.247    -0.512    
                         clock uncertainty            0.087    -0.424    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.092    -0.332    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.660    -0.504    debounce/clk_out1
    SLICE_X4Y20          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.309    debounce/shift_pb4[3]
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.935    -0.738    debounce/clk_out1
    SLICE_X5Y20          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.248    -0.491    
                         clock uncertainty            0.087    -0.403    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.312    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.660    -0.504    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.276    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__268/O
                         net (fo=1, routed)           0.000    -0.231    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X2Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.934    -0.739    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.249    -0.491    
                         clock uncertainty            0.087    -0.403    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.283    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X63Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_1[6]
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[30]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[30]
    SLICE_X62Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X62Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.248    -0.517    
                         clock uncertainty            0.087    -0.429    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.120    -0.309    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X61Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.091    -0.302    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/utlbentry_pipe_out[52]
    SLICE_X60Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__199/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/d00_out
    SLICE_X60Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.905    -0.768    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X60Y39         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.087    -0.433    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121    -0.312    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.897%)  route 0.218ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/Q
                         net (fo=17, routed)          0.218    -0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[3]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.087    -0.386    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.628%)  route 0.221ns (57.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/Q
                         net (fo=17, routed)          0.221    -0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[4]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.087    -0.386    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.429%)  route 0.223ns (57.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.637    -0.527    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y15          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]_rep__0/Q
                         net (fo=17, routed)          0.223    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg_1[7]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.949    -0.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.087    -0.386    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.840ns  (logic 0.828ns (29.157%)  route 2.012ns (70.843%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y5           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=9, routed)           1.263    14.411    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X16Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.535 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.302    14.838    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I1_O)        0.124    14.962 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.446    15.407    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.531 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[0]
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.205    18.858    
    SLICE_X16Y6          FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.558ns  (logic 0.580ns (22.674%)  route 1.978ns (77.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X3Y8           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=15, routed)          1.978    15.126    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X4Y8           LUT5 (Prop_lut5_I4_O)        0.124    15.250 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    15.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[17]
    SLICE_X4Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.205    18.938    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.031    18.969    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.455ns  (logic 0.580ns (23.621%)  route 1.875ns (76.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.875    15.022    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.124    15.146 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[23]
    SLICE_X7Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.205    18.938    
    SLICE_X7Y8           FDCE (Setup_fdce_C_D)        0.029    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.793%)  route 1.692ns (70.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.419    13.109 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=8, routed)           1.692    14.801    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.299    15.100 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    15.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[29]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.205    18.934    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.032    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.386ns  (logic 0.580ns (24.311%)  route 1.806ns (75.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=9, routed)           1.806    14.952    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.076 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.076    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[20]
    SLICE_X7Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.205    18.937    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.031    18.968    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.354ns  (logic 0.580ns (24.640%)  route 1.774ns (75.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456    13.146 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=8, routed)           1.774    14.920    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[27]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.205    18.934    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.031    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.044    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456    13.146 r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=8, routed)           1.690    14.836    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.124    14.960 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.960    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[28]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.205    18.934    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.031    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.572%)  route 1.688ns (74.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           1.688    14.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.882 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    14.882    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[8]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.205    18.862    
    SLICE_X13Y2          FDCE (Setup_fdce_C_D)        0.031    18.893    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.308ns  (logic 0.580ns (25.125%)  route 1.728ns (74.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=10, routed)          1.728    14.875    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    14.999    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[19]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.205    18.937    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.077    19.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -14.999    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.072%)  route 1.645ns (73.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           1.645    14.792    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.916 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000    14.916    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[15]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.205    18.862    
    SLICE_X12Y2          FDCE (Setup_fdce_C_D)        0.081    18.943    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  4.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.068%)  route 0.587ns (75.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.587     0.205    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.250 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[10]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.091     0.097    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.916%)  route 0.592ns (76.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.592     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[11]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.227ns (28.129%)  route 0.580ns (71.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.580     0.185    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.099     0.284 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[12]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     0.126    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.636%)  route 0.606ns (74.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.606     0.275    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[7]
    SLICE_X6Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X6Y8           FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.209ns (27.619%)  route 0.548ns (72.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.548     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[14]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.092     0.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.783%)  route 0.630ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.630     0.276    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.321 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.321    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[6]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            botUpdtSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.572%)  route 0.603ns (76.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.640    -0.524    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.603     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.045     0.265 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/botUpdtSync_i_1/O
                         net (fo=1, routed)           0.000     0.265    mfp_sys_n_11
    SLICE_X17Y8          FDRE                                         r  botUpdtSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    clk_out
    SLICE_X17Y8          FDRE                                         r  botUpdtSync_reg/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.091     0.095    botUpdtSync_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.339%)  route 0.611ns (76.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.611     0.229    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.274    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[9]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.459%)  route 0.642ns (77.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           0.642     0.287    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[5]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.332    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[5]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.272%)  route 0.649ns (77.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.649     0.267    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.312    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[8]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.840ns  (logic 0.828ns (29.157%)  route 2.012ns (70.843%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y5           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=9, routed)           1.263    14.411    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X16Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.535 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.302    14.838    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I1_O)        0.124    14.962 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.446    15.407    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.531 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[0]
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.205    18.858    
    SLICE_X16Y6          FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.558ns  (logic 0.580ns (22.674%)  route 1.978ns (77.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X3Y8           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=15, routed)          1.978    15.126    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X4Y8           LUT5 (Prop_lut5_I4_O)        0.124    15.250 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    15.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[17]
    SLICE_X4Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.205    18.938    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)        0.031    18.969    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.455ns  (logic 0.580ns (23.621%)  route 1.875ns (76.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.875    15.022    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.124    15.146 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[23]
    SLICE_X7Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.205    18.938    
    SLICE_X7Y8           FDCE (Setup_fdce_C_D)        0.029    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.718ns (29.793%)  route 1.692ns (70.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.419    13.109 r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=8, routed)           1.692    14.801    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.299    15.100 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    15.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[29]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.205    18.934    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.032    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.386ns  (logic 0.580ns (24.311%)  route 1.806ns (75.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=9, routed)           1.806    14.952    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.076 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.076    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[20]
    SLICE_X7Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.205    18.937    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.031    18.968    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.354ns  (logic 0.580ns (24.640%)  route 1.774ns (75.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456    13.146 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=8, routed)           1.774    14.920    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[27]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.205    18.934    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.031    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.044    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 12.690 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.896    12.690    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456    13.146 r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=8, routed)           1.690    14.836    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X7Y14          LUT5 (Prop_lut5_I4_O)        0.124    14.960 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.960    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[28]
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.205    18.934    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.031    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.572%)  route 1.688ns (74.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           1.688    14.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.882 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    14.882    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[8]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.205    18.862    
    SLICE_X13Y2          FDCE (Setup_fdce_C_D)        0.031    18.893    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.308ns  (logic 0.580ns (25.125%)  route 1.728ns (74.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.897    12.691    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=10, routed)          1.728    14.875    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.124    14.999 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    14.999    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[19]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.205    18.937    
    SLICE_X6Y9           FDCE (Setup_fdce_C_D)        0.077    19.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -14.999    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.072%)  route 1.645ns (73.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.898    12.692    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    13.148 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           1.645    14.792    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.916 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000    14.916    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[15]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.205    18.862    
    SLICE_X12Y2          FDCE (Setup_fdce_C_D)        0.081    18.943    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  4.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.068%)  route 0.587ns (75.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.587     0.205    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.250 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[10]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.091     0.097    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.916%)  route 0.592ns (76.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.592     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[11]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.227ns (28.129%)  route 0.580ns (71.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.128    -0.395 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.580     0.185    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.099     0.284 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[12]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     0.126    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.636%)  route 0.606ns (74.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.606     0.275    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[7]
    SLICE_X6Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X6Y8           FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.209ns (27.619%)  route 0.548ns (72.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.548     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[14]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.092     0.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.783%)  route 0.630ns (77.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X5Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.630     0.276    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.321 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.321    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[6]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            botUpdtSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.572%)  route 0.603ns (76.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.640    -0.524    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.603     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X17Y8          LUT3 (Prop_lut3_I1_O)        0.045     0.265 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/botUpdtSync_i_1/O
                         net (fo=1, routed)           0.000     0.265    mfp_sys_n_11
    SLICE_X17Y8          FDRE                                         r  botUpdtSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.915    -0.758    clk_out
    SLICE_X17Y8          FDRE                                         r  botUpdtSync_reg/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.091     0.095    botUpdtSync_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.339%)  route 0.611ns (76.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.611     0.229    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.274    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[9]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.459%)  route 0.642ns (77.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.668    -0.496    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y9           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           0.642     0.287    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[5]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.332    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[5]
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.272%)  route 0.649ns (77.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.649     0.267    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.312    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]_1[8]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.205     0.006    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.784ns  (logic 0.580ns (15.327%)  route 3.204ns (84.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         2.542    23.133    dtg/SR[0]
    SLICE_X2Y11          FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.768    25.414    dtg/clk_out2
    SLICE_X2Y11          FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.207    25.602    
    SLICE_X2Y11          FDRE (Setup_fdre_C_R)       -0.524    25.078    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -23.133    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.342ns  (logic 0.733ns (21.932%)  route 2.609ns (78.068%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.812    21.707    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.153    21.860 r  dtg/world_map_i_8/O
                         net (fo=1, routed)           0.830    22.690    dtg_n_68
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.773    24.786    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -22.690    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.144ns  (logic 0.697ns (22.168%)  route 2.447ns (77.832%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.647    21.542    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.117    21.659 r  dtg/world_map_i_7/O
                         net (fo=1, routed)           0.834    22.492    dtg_n_67
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    24.769    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.769    
                         arrival time                         -22.492    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.105ns  (logic 0.696ns (22.414%)  route 2.409ns (77.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.636    21.531    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.116    21.647 r  dtg/world_map_i_5/O
                         net (fo=1, routed)           0.807    22.453    dtg_n_65
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.770    24.789    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.789    
                         arrival time                         -22.453    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.296ns  (logic 0.704ns (21.361%)  route 2.592ns (78.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.812    21.707    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.831 r  dtg/world_map_i_3/O
                         net (fo=1, routed)           0.813    22.644    dtg_n_63
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    24.993    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.644    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.131ns  (logic 0.704ns (22.483%)  route 2.427ns (77.517%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.636    21.531    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.655 r  dtg/world_map_i_10/O
                         net (fo=1, routed)           0.825    22.480    dtg_n_70
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    24.993    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.043ns  (logic 0.704ns (23.133%)  route 2.339ns (76.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.647    21.542    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.666 r  dtg/world_map_i_11/O
                         net (fo=1, routed)           0.726    22.392    dtg_n_71
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    24.993    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.392    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.005ns  (logic 0.704ns (23.427%)  route 2.301ns (76.573%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.519    21.414    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.538 r  dtg/world_map_i_4/O
                         net (fo=1, routed)           0.815    22.353    dtg_n_64
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.207    25.559    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    24.993    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.164ns  (logic 0.580ns (18.329%)  route 2.584ns (81.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 25.411 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         1.922    22.513    dtg/SR[0]
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.765    25.411    dtg/clk_out2
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.806    
                         clock uncertainty           -0.207    25.599    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    25.170    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.164ns  (logic 0.580ns (18.329%)  route 2.584ns (81.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 25.411 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         1.922    22.513    dtg/SR[0]
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.765    25.411    dtg/clk_out2
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.806    
                         clock uncertainty           -0.207    25.599    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    25.170    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                  2.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.231ns (30.160%)  route 0.535ns (69.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.218    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.398     0.225    rojobot31_0/inst/BOTCPU/DataOut_reg[3]
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.270 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.270    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.207     0.007    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (30.989%)  route 0.514ns (69.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.181    rojobot31_0/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  rojobot31_0/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.342     0.206    rojobot31_0/inst/BOTCPU/DataOut_reg[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.251 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.251    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.091     0.097    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.583%)  route 0.524ns (69.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.200    -0.154    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.324     0.215    rojobot31_0/inst/BOTCPU/DataOut_reg[5]
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     0.098    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.052%)  route 0.623ns (72.948%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.642    -0.522    debounce/clk_out1
    SLICE_X13Y1          FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.344    -0.037    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.008 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.279     0.287    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I2_O)        0.045     0.332 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.207     0.007    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.272ns (31.442%)  route 0.593ns (68.558%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.337    -0.031    rojobot31_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.099     0.068 r  rojobot31_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.256     0.324    rojobot31_0/inst/BOTCPU/DataOut_reg[6]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.369 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.369    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.945    -0.728    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.091     0.127    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.231ns (27.439%)  route 0.611ns (72.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/swtch_db_reg[4]/Q
                         net (fo=3, routed)           0.472     0.113    rojobot31_0/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.158 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.139     0.297    rojobot31_0/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.045     0.342 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.207     0.006    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     0.098    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.254ns (28.345%)  route 0.642ns (71.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.662    -0.502    debounce/clk_out1
    SLICE_X6Y18          FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.503     0.165    rojobot31_0/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.139     0.349    rojobot31_0/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.394 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.394    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.945    -0.728    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.207     0.036    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.092     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.231ns (24.666%)  route 0.706ns (75.334%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.642    -0.522    debounce/clk_out1
    SLICE_X15Y2          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.395     0.015    rojobot31_0/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.060 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.310     0.370    rojobot31_0/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.207     0.007    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     0.127    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.208%)  route 0.691ns (78.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.473     0.113    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.158 r  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.218     0.376    dtg/pixel_row[0]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.942    -0.731    dtg/clk_out2
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[4]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.207     0.033    
    SLICE_X2Y13          FDRE (Hold_fdre_C_R)         0.009     0.042    dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.208%)  route 0.691ns (78.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.473     0.113    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.158 r  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.218     0.376    dtg/pixel_row[0]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.942    -0.731    dtg/clk_out2
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.207     0.033    
    SLICE_X2Y13          FDRE (Hold_fdre_C_R)         0.009     0.042    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 3.332ns (40.385%)  route 4.919ns (59.615%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.473     6.259    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.374     6.633 r  rojobot31_0/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.941     7.573    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]_0[0]
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.373    12.118    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 4.212ns (48.666%)  route 4.443ns (51.334%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.777 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOPADOP[1]
                         net (fo=10, routed)          1.262     3.039    rojobot31_0/inst/BOTCPU/instruction[17]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.163 f  rojobot31_0/inst/BOTCPU/pc_move_is_valid_lut/O
                         net (fo=4, routed)           1.277     4.439    rojobot31_0/inst/BOTCPU/push_pop_lut/I3
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.153     4.592 f  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.052     5.645    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.327     5.972 r  rojobot31_0/inst/BOTCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.972    rojobot31_0/inst/BOTCPU/half_pointer_value_1
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.505 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.505    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.759 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.852     7.611    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X9Y0           LUT6 (Prop_lut6_I2_O)        0.367     7.978 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.978    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.693    12.006    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.584    12.590    
                         clock uncertainty           -0.081    12.508    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.029    12.537    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 4.238ns (48.820%)  route 4.443ns (51.180%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.777 f  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOPADOP[1]
                         net (fo=10, routed)          1.262     3.039    rojobot31_0/inst/BOTCPU/instruction[17]
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.163 f  rojobot31_0/inst/BOTCPU/pc_move_is_valid_lut/O
                         net (fo=4, routed)           1.277     4.439    rojobot31_0/inst/BOTCPU/push_pop_lut/I3
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.153     4.592 f  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.052     5.645    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.327     5.972 r  rojobot31_0/inst/BOTCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.972    rojobot31_0/inst/BOTCPU/half_pointer_value_1
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.505 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.505    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.759 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.852     7.611    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X9Y0           LUT5 (Prop_lut5_I2_O)        0.393     8.004 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.004    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.693    12.006    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y0           FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.584    12.590    
                         clock uncertainty           -0.081    12.508    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.075    12.583    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.430ns (39.823%)  route 5.183ns (60.177%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.509     6.295    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.348     6.643 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_2/O
                         net (fo=1, routed)           1.169     7.812    rojobot31_0/inst/BOTCPU/DataOut[0]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.936 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     7.936    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    12.005    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.081    12.491    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.077    12.568    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.430ns (40.052%)  route 5.134ns (59.948%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 12.004 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.628     6.414    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]_0[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.348     6.762 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           1.001     7.763    rojobot31_0/inst/BOTCPU/DataOut_reg[4]
    SLICE_X9Y7           LUT5 (Prop_lut5_I4_O)        0.124     7.887 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     7.887    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.691    12.004    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.584    12.588    
                         clock uncertainty           -0.081    12.506    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.031    12.537    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 3.334ns (41.545%)  route 4.691ns (58.455%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 11.997 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.671     3.448    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X10Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.596 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.833     4.430    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.786 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.508     6.294    rojobot31_0/inst/BOTCPU/kcpsm6_rom[0]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.376     6.670 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.678     7.348    rojobot31_0/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.684    11.997    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.584    12.581    
                         clock uncertainty           -0.081    12.499    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.413    12.086    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.833%)  route 0.213ns (60.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.213    -0.169    rojobot31_0/inst/BOTSIMPGM/address[6]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.081    -0.383    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.200    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.310%)  route 0.218ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.218    -0.164    rojobot31_0/inst/BOTSIMPGM/address[9]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.081    -0.383    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.200    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.242    rojobot31_0/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.281    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.383%)  route 0.226ns (61.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.226    -0.154    rojobot31_0/inst/BOTSIMPGM/address[1]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.081    -0.383    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.200    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.140    -0.241    rojobot31_0/inst/BOTCPU/stack_ram_low/DIC1
    SLICE_X10Y2          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.917    -0.756    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X10Y2          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.081    -0.403    
    SLICE_X10Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.289    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.678%)  route 0.233ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.642    -0.522    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X9Y2           FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.233    -0.147    rojobot31_0/inst/BOTSIMPGM/address[3]
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.958    -0.715    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.081    -0.383    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.200    rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X8Y5           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297    -0.062    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.081    -0.425    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.784ns  (logic 0.580ns (15.327%)  route 3.204ns (84.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         2.542    23.133    dtg/SR[0]
    SLICE_X2Y11          FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.768    25.414    dtg/clk_out2
    SLICE_X2Y11          FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.205    25.604    
    SLICE_X2Y11          FDRE (Setup_fdre_C_R)       -0.524    25.080    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.080    
                         arrival time                         -23.133    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.342ns  (logic 0.733ns (21.932%)  route 2.609ns (78.068%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.812    21.707    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.153    21.860 r  dtg/world_map_i_8/O
                         net (fo=1, routed)           0.830    22.690    dtg_n_68
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.773    24.788    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.788    
                         arrival time                         -22.690    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.144ns  (logic 0.697ns (22.168%)  route 2.447ns (77.832%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.647    21.542    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.117    21.659 r  dtg/world_map_i_7/O
                         net (fo=1, routed)           0.834    22.492    dtg_n_67
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    24.771    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.771    
                         arrival time                         -22.492    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.105ns  (logic 0.696ns (22.414%)  route 2.409ns (77.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.636    21.531    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.116    21.647 r  dtg/world_map_i_5/O
                         net (fo=1, routed)           0.807    22.453    dtg_n_65
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.770    24.791    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.791    
                         arrival time                         -22.453    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.296ns  (logic 0.704ns (21.361%)  route 2.592ns (78.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.812    21.707    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.831 r  dtg/world_map_i_3/O
                         net (fo=1, routed)           0.813    22.644    dtg_n_63
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    24.995    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -22.644    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.131ns  (logic 0.704ns (22.483%)  route 2.427ns (77.517%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.636    21.531    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.655 r  dtg/world_map_i_10/O
                         net (fo=1, routed)           0.825    22.480    dtg_n_70
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    24.995    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.043ns  (logic 0.704ns (23.133%)  route 2.339ns (76.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.647    21.542    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.666 r  dtg/world_map_i_11/O
                         net (fo=1, routed)           0.726    22.392    dtg_n_71
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    24.995    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -22.392    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map_i_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.005ns  (logic 0.704ns (23.427%)  route 2.301ns (76.573%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.967    20.771    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.519    21.414    dtg/pixel_row[0]_i_1_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.538 r  dtg/world_map_i_4/O
                         net (fo=1, routed)           0.815    22.353    dtg_n_64
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.724    25.371    clk_out_75
    RAMB18_X0Y7          RAMB18E1                                     r  world_map_i_1/CLKARDCLK
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.205    25.561    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    24.995    world_map_i_1
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.164ns  (logic 0.580ns (18.329%)  route 2.584ns (81.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 25.411 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         1.922    22.513    dtg/SR[0]
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.765    25.411    dtg/clk_out2
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.806    
                         clock uncertainty           -0.205    25.601    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    25.172    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.164ns  (logic 0.580ns (18.329%)  route 2.584ns (81.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 25.411 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 r  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         1.922    22.513    dtg/SR[0]
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.765    25.411    dtg/clk_out2
    SLICE_X3Y15          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.806    
                         clock uncertainty           -0.205    25.601    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    25.172    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -22.513    
  -------------------------------------------------------------------
                         slack                                  2.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.231ns (30.160%)  route 0.535ns (69.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.218    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.398     0.225    rojobot31_0/inst/BOTCPU/DataOut_reg[3]
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.270 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.270    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.205     0.005    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     0.126    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (30.989%)  route 0.514ns (69.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.181    rojobot31_0/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  rojobot31_0/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.342     0.206    rojobot31_0/inst/BOTCPU/DataOut_reg[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.251 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.251    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.091     0.095    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.583%)  route 0.524ns (69.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.200    -0.154    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.045    -0.109 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.324     0.215    rojobot31_0/inst/BOTCPU/DataOut_reg[5]
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     0.096    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.052%)  route 0.623ns (72.948%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.642    -0.522    debounce/clk_out1
    SLICE_X13Y1          FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.344    -0.037    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.008 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.279     0.287    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I2_O)        0.045     0.332 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.205     0.005    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     0.126    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.272ns (31.442%)  route 0.593ns (68.558%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.337    -0.031    rojobot31_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.099     0.068 r  rojobot31_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.256     0.324    rojobot31_0/inst/BOTCPU/DataOut_reg[6]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.369 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.369    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.945    -0.728    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.091     0.125    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.231ns (27.439%)  route 0.611ns (72.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/swtch_db_reg[4]/Q
                         net (fo=3, routed)           0.472     0.113    rojobot31_0/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.158 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.139     0.297    rojobot31_0/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.045     0.342 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.205     0.004    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     0.096    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.254ns (28.345%)  route 0.642ns (71.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.662    -0.502    debounce/clk_out1
    SLICE_X6Y18          FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.503     0.165    rojobot31_0/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.139     0.349    rojobot31_0/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.394 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.394    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.945    -0.728    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y7           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.205     0.034    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.092     0.126    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.231ns (24.666%)  route 0.706ns (75.334%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.642    -0.522    debounce/clk_out1
    SLICE_X15Y2          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.395     0.015    rojobot31_0/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.060 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.310     0.370    rojobot31_0/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.205     0.005    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     0.125    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.208%)  route 0.691ns (78.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.473     0.113    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.158 r  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.218     0.376    dtg/pixel_row[0]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.942    -0.731    dtg/clk_out2
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[4]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.205     0.031    
    SLICE_X2Y13          FDRE (Hold_fdre_C_R)         0.009     0.040    dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.208%)  route 0.691ns (78.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.473     0.113    dtg/PBTN_DB[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.158 r  dtg/pixel_row[0]_i_1/O
                         net (fo=22, routed)          0.218     0.376    dtg/pixel_row[0]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.942    -0.731    dtg/clk_out2
    SLICE_X2Y13          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.205     0.031    
    SLICE_X2Y13          FDRE (Hold_fdre_C_R)         0.009     0.040    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.800ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.580ns (8.793%)  route 6.016ns (91.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.354     5.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X16Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X16Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 12.800    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.249    -0.487    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.237     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/C
                         clock pessimism              0.272    -0.466    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.237     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y19          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y19          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism              0.272    -0.466    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.561    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.241     0.292    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X4Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X4Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.272    -0.466    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.241     0.292    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X4Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X4Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
                         clock pessimism              0.272    -0.466    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.362     0.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.937    -0.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.272    -0.465    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.362     0.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.937    -0.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.272    -0.465    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.970    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.800ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.580ns (8.793%)  route 6.016ns (91.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.354     5.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X16Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X16Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 12.800    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.087    -0.399    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.466    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.087    -0.399    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.466    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.087    -0.399    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.466    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.087    -0.399    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.466    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.237     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.237     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y19          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y19          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.473    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.241     0.292    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X4Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X4Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.241     0.292    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X4Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X4Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.362     0.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.937    -0.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.272    -0.465    
                         clock uncertainty            0.087    -0.377    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.469    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.362     0.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.937    -0.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.272    -0.465    
                         clock uncertainty            0.087    -0.377    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.469    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.800ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.580ns (8.793%)  route 6.016ns (91.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.354     5.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X16Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X16Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 12.800    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.087    19.149    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.790    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.087    19.146    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.741    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.087    -0.399    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.466    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.087    -0.399    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.466    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.087    -0.399    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.466    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.087    -0.399    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.466    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.237     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.237     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y19          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y19          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.473    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.241     0.292    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X4Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X4Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.241     0.292    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X4Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X4Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.470    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.362     0.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.937    -0.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.272    -0.465    
                         clock uncertainty            0.087    -0.377    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.469    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.362     0.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.937    -0.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.272    -0.465    
                         clock uncertainty            0.087    -0.377    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.469    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.802ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.580ns (8.793%)  route 6.016ns (91.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.354     5.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X16Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X16Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.085    19.151    
    SLICE_X16Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.746    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.746    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 12.802    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.085    19.151    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.792    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[1]
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.085    19.151    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.792    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[2]
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.085    19.151    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.792    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[3]
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.085    19.151    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.792    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[4]
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.580ns (8.799%)  route 6.012ns (91.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.349     5.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SR[0]
    SLICE_X17Y6          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/clk_out1
    SLICE_X17Y6          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.085    19.151    
    SLICE_X17Y6          FDPE (Recov_fdpe_C_PRE)     -0.359    18.792    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/SEG_EN_reg[7]
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.085    19.148    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.085    19.148    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.085    19.148    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.580ns (9.237%)  route 5.699ns (90.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    -0.652    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.196 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662     0.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124     0.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         5.036     5.627    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X25Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X25Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]/C
                         clock pessimism              0.568    19.233    
                         clock uncertainty           -0.085    19.148    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 13.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.249    -0.487    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSCL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.180     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X2Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.938    -0.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X2Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cSDA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.237     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg/C
                         clock pessimism              0.272    -0.466    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.604%)  route 0.602ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.237     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y19          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y19          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism              0.272    -0.466    
    SLICE_X5Y19          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.561    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.241     0.292    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X4Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X4Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.272    -0.466    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.241     0.292    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X4Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X4Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
                         clock pessimism              0.272    -0.466    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.362     0.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.937    -0.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.272    -0.465    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.362     0.413    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X5Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.937    -0.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_out1
    SLICE_X5Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.272    -0.465    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.970    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.207    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.207    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.207    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.207    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.207    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.207    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.094    23.684    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X9Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.094    23.684    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X9Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                  1.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.030    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.030    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.030    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.030    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.055    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.055    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.209    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.209    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.209    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.094    23.684    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X9Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.094    23.684    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X9Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                  1.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.032    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.032    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.032    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.032    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.057    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.057    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.205    -0.003    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    rojobot31_0/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.205    -0.003    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    rojobot31_0/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.205    -0.003    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.205    -0.003    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    rojobot31_0/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.745    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.207    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.207    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.207    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.207    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.207    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.207    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.094    23.684    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X9Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.094    23.684    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.207    25.526    
    SLICE_X9Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.121    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                  1.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.030    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.030    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.030    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.030    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.055    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.207     0.037    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.055    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.121ns  (logic 0.580ns (11.326%)  route 4.541ns (88.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.879    24.469    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X13Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X13Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -24.469    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.209    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.209    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.449ns  (logic 0.580ns (13.036%)  route 3.869ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.207    23.797    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X14Y3          FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X14Y3          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X14Y3          FDCE (Recov_fdce_C_CLR)     -0.319    25.209    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -23.797    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.094    23.684    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X9Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 19.348 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        1.888    19.348    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    19.804 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.662    20.467    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.124    20.591 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         3.094    23.684    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.205    25.528    
    SLICE_X9Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.123    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                  1.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.032    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.032    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.032    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X6Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X6Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.032    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.057    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.603     0.654    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y6           FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.205     0.035    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.057    rojobot31_0/inst/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.205    -0.003    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    rojobot31_0/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.205    -0.003    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    rojobot31_0/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.205    -0.003    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.186ns (15.829%)  route 0.989ns (84.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8569, routed)        0.663    -0.501    debounce/clk_out1
    SLICE_X1Y18          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=12, routed)          0.365     0.006    debounce/PBTN_DB[5]
    SLICE_X1Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.051 f  debounce/rx_sync1_i_1/O
                         net (fo=358, routed)         0.624     0.674    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=239, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.205    -0.003    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    rojobot31_0/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.745    





