ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"EZI2C.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	EZI2C_initVar
  20              		.bss
  21              		.type	EZI2C_initVar, %object
  22              		.size	EZI2C_initVar, 1
  23              	EZI2C_initVar:
  24 0000 00       		.space	1
  25              		.global	EZI2C_customIntrHandler
  26 0001 000000   		.align	2
  27              		.type	EZI2C_customIntrHandler, %object
  28              		.size	EZI2C_customIntrHandler, 4
  29              	EZI2C_customIntrHandler:
  30 0004 00000000 		.space	4
  31              		.section	.text.EZI2C_Init,"ax",%progbits
  32              		.align	2
  33              		.global	EZI2C_Init
  34              		.code	16
  35              		.thumb_func
  36              		.type	EZI2C_Init, %function
  37              	EZI2C_Init:
  38              	.LFB0:
  39              		.file 1 "Generated_Source\\PSoC4\\EZI2C.c"
   1:Generated_Source\PSoC4/EZI2C.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/EZI2C.c **** * \file EZI2C.c
   3:Generated_Source\PSoC4/EZI2C.c **** * \version 4.0
   4:Generated_Source\PSoC4/EZI2C.c **** *
   5:Generated_Source\PSoC4/EZI2C.c **** * \brief
   6:Generated_Source\PSoC4/EZI2C.c **** *  This file provides the source code to the API for the SCB Component.
   7:Generated_Source\PSoC4/EZI2C.c **** *
   8:Generated_Source\PSoC4/EZI2C.c **** * Note:
   9:Generated_Source\PSoC4/EZI2C.c **** *
  10:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************
  11:Generated_Source\PSoC4/EZI2C.c **** * \copyright
  12:Generated_Source\PSoC4/EZI2C.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC4/EZI2C.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC4/EZI2C.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC4/EZI2C.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
  17:Generated_Source\PSoC4/EZI2C.c **** 
  18:Generated_Source\PSoC4/EZI2C.c **** #include "EZI2C_PVT.h"
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 2


  19:Generated_Source\PSoC4/EZI2C.c **** 
  20:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_I2C_INC)
  21:Generated_Source\PSoC4/EZI2C.c ****     #include "EZI2C_I2C_PVT.h"
  22:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_I2C_INC) */
  23:Generated_Source\PSoC4/EZI2C.c **** 
  24:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_EZI2C_INC)
  25:Generated_Source\PSoC4/EZI2C.c ****     #include "EZI2C_EZI2C_PVT.h"
  26:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_EZI2C_INC) */
  27:Generated_Source\PSoC4/EZI2C.c **** 
  28:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_SPI_INC || EZI2C_SCB_MODE_UART_INC)
  29:Generated_Source\PSoC4/EZI2C.c ****     #include "EZI2C_SPI_UART_PVT.h"
  30:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_SPI_INC || EZI2C_SCB_MODE_UART_INC) */
  31:Generated_Source\PSoC4/EZI2C.c **** 
  32:Generated_Source\PSoC4/EZI2C.c **** 
  33:Generated_Source\PSoC4/EZI2C.c **** /***************************************
  34:Generated_Source\PSoC4/EZI2C.c **** *    Run Time Configuration Vars
  35:Generated_Source\PSoC4/EZI2C.c **** ***************************************/
  36:Generated_Source\PSoC4/EZI2C.c **** 
  37:Generated_Source\PSoC4/EZI2C.c **** /* Stores internal component configuration for Unconfigured mode */
  38:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG)
  39:Generated_Source\PSoC4/EZI2C.c ****     /* Common configuration variables */
  40:Generated_Source\PSoC4/EZI2C.c ****     uint8 EZI2C_scbMode = EZI2C_SCB_MODE_UNCONFIG;
  41:Generated_Source\PSoC4/EZI2C.c ****     uint8 EZI2C_scbEnableWake;
  42:Generated_Source\PSoC4/EZI2C.c ****     uint8 EZI2C_scbEnableIntr;
  43:Generated_Source\PSoC4/EZI2C.c **** 
  44:Generated_Source\PSoC4/EZI2C.c ****     /* I2C configuration variables */
  45:Generated_Source\PSoC4/EZI2C.c ****     uint8 EZI2C_mode;
  46:Generated_Source\PSoC4/EZI2C.c ****     uint8 EZI2C_acceptAddr;
  47:Generated_Source\PSoC4/EZI2C.c **** 
  48:Generated_Source\PSoC4/EZI2C.c ****     /* SPI/UART configuration variables */
  49:Generated_Source\PSoC4/EZI2C.c ****     volatile uint8 * EZI2C_rxBuffer;
  50:Generated_Source\PSoC4/EZI2C.c ****     uint8  EZI2C_rxDataBits;
  51:Generated_Source\PSoC4/EZI2C.c ****     uint32 EZI2C_rxBufferSize;
  52:Generated_Source\PSoC4/EZI2C.c **** 
  53:Generated_Source\PSoC4/EZI2C.c ****     volatile uint8 * EZI2C_txBuffer;
  54:Generated_Source\PSoC4/EZI2C.c ****     uint8  EZI2C_txDataBits;
  55:Generated_Source\PSoC4/EZI2C.c ****     uint32 EZI2C_txBufferSize;
  56:Generated_Source\PSoC4/EZI2C.c **** 
  57:Generated_Source\PSoC4/EZI2C.c ****     /* EZI2C configuration variables */
  58:Generated_Source\PSoC4/EZI2C.c ****     uint8 EZI2C_numberOfAddr;
  59:Generated_Source\PSoC4/EZI2C.c ****     uint8 EZI2C_subAddrSize;
  60:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG) */
  61:Generated_Source\PSoC4/EZI2C.c **** 
  62:Generated_Source\PSoC4/EZI2C.c **** 
  63:Generated_Source\PSoC4/EZI2C.c **** /***************************************
  64:Generated_Source\PSoC4/EZI2C.c **** *     Common SCB Vars
  65:Generated_Source\PSoC4/EZI2C.c **** ***************************************/
  66:Generated_Source\PSoC4/EZI2C.c **** /**
  67:Generated_Source\PSoC4/EZI2C.c **** * \addtogroup group_general
  68:Generated_Source\PSoC4/EZI2C.c **** * \{
  69:Generated_Source\PSoC4/EZI2C.c **** */
  70:Generated_Source\PSoC4/EZI2C.c **** 
  71:Generated_Source\PSoC4/EZI2C.c **** /** EZI2C_initVar indicates whether the EZI2C 
  72:Generated_Source\PSoC4/EZI2C.c **** *  component has been initialized. The variable is initialized to 0 
  73:Generated_Source\PSoC4/EZI2C.c **** *  and set to 1 the first time SCB_Start() is called. This allows 
  74:Generated_Source\PSoC4/EZI2C.c **** *  the component to restart without reinitialization after the first 
  75:Generated_Source\PSoC4/EZI2C.c **** *  call to the EZI2C_Start() routine.
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 3


  76:Generated_Source\PSoC4/EZI2C.c **** *
  77:Generated_Source\PSoC4/EZI2C.c **** *  If re-initialization of the component is required, then the 
  78:Generated_Source\PSoC4/EZI2C.c **** *  EZI2C_Init() function can be called before the 
  79:Generated_Source\PSoC4/EZI2C.c **** *  EZI2C_Start() or EZI2C_Enable() function.
  80:Generated_Source\PSoC4/EZI2C.c **** */
  81:Generated_Source\PSoC4/EZI2C.c **** uint8 EZI2C_initVar = 0u;
  82:Generated_Source\PSoC4/EZI2C.c **** 
  83:Generated_Source\PSoC4/EZI2C.c **** 
  84:Generated_Source\PSoC4/EZI2C.c **** #if (! (EZI2C_SCB_MODE_I2C_CONST_CFG || \
  85:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SCB_MODE_EZI2C_CONST_CFG))
  86:Generated_Source\PSoC4/EZI2C.c ****     /** This global variable stores TX interrupt sources after 
  87:Generated_Source\PSoC4/EZI2C.c ****     * EZI2C_Stop() is called. Only these TX interrupt sources 
  88:Generated_Source\PSoC4/EZI2C.c ****     * will be restored on a subsequent EZI2C_Enable() call.
  89:Generated_Source\PSoC4/EZI2C.c ****     */
  90:Generated_Source\PSoC4/EZI2C.c ****     uint16 EZI2C_IntrTxMask = 0u;
  91:Generated_Source\PSoC4/EZI2C.c **** #endif /* (! (EZI2C_SCB_MODE_I2C_CONST_CFG || \
  92:Generated_Source\PSoC4/EZI2C.c ****               EZI2C_SCB_MODE_EZI2C_CONST_CFG)) */
  93:Generated_Source\PSoC4/EZI2C.c **** /** \} globals */
  94:Generated_Source\PSoC4/EZI2C.c **** 
  95:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_IRQ_INTERNAL)
  96:Generated_Source\PSoC4/EZI2C.c **** #if !defined (CY_REMOVE_EZI2C_CUSTOM_INTR_HANDLER)
  97:Generated_Source\PSoC4/EZI2C.c ****     void (*EZI2C_customIntrHandler)(void) = NULL;
  98:Generated_Source\PSoC4/EZI2C.c **** #endif /* !defined (CY_REMOVE_EZI2C_CUSTOM_INTR_HANDLER) */
  99:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_IRQ_INTERNAL) */
 100:Generated_Source\PSoC4/EZI2C.c **** 
 101:Generated_Source\PSoC4/EZI2C.c **** 
 102:Generated_Source\PSoC4/EZI2C.c **** /***************************************
 103:Generated_Source\PSoC4/EZI2C.c **** *    Private Function Prototypes
 104:Generated_Source\PSoC4/EZI2C.c **** ***************************************/
 105:Generated_Source\PSoC4/EZI2C.c **** 
 106:Generated_Source\PSoC4/EZI2C.c **** static void EZI2C_ScbEnableIntr(void);
 107:Generated_Source\PSoC4/EZI2C.c **** static void EZI2C_ScbModeStop(void);
 108:Generated_Source\PSoC4/EZI2C.c **** static void EZI2C_ScbModePostEnable(void);
 109:Generated_Source\PSoC4/EZI2C.c **** 
 110:Generated_Source\PSoC4/EZI2C.c **** 
 111:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 112:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_Init
 113:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 114:Generated_Source\PSoC4/EZI2C.c **** *
 115:Generated_Source\PSoC4/EZI2C.c **** *  Initializes the EZI2C component to operate in one of the selected
 116:Generated_Source\PSoC4/EZI2C.c **** *  configurations: I2C, SPI, UART or EZI2C.
 117:Generated_Source\PSoC4/EZI2C.c **** *  When the configuration is set to "Unconfigured SCB", this function does
 118:Generated_Source\PSoC4/EZI2C.c **** *  not do any initialization. Use mode-specific initialization APIs instead:
 119:Generated_Source\PSoC4/EZI2C.c **** *  EZI2C_I2CInit, EZI2C_SpiInit, 
 120:Generated_Source\PSoC4/EZI2C.c **** *  EZI2C_UartInit or EZI2C_EzI2CInit.
 121:Generated_Source\PSoC4/EZI2C.c **** *
 122:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 123:Generated_Source\PSoC4/EZI2C.c **** void EZI2C_Init(void)
 124:Generated_Source\PSoC4/EZI2C.c **** {
  40              		.loc 1 124 0
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 0
  43              		@ frame_needed = 1, uses_anonymous_args = 0
  44 0000 80B5     		push	{r7, lr}
  45              		.cfi_def_cfa_offset 8
  46              		.cfi_offset 7, -8
  47              		.cfi_offset 14, -4
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 4


  48 0002 00AF     		add	r7, sp, #0
  49              		.cfi_def_cfa_register 7
 125:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG)
 126:Generated_Source\PSoC4/EZI2C.c ****     if (EZI2C_SCB_MODE_UNCONFIG_RUNTM_CFG)
 127:Generated_Source\PSoC4/EZI2C.c ****     {
 128:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_initVar = 0u;
 129:Generated_Source\PSoC4/EZI2C.c ****     }
 130:Generated_Source\PSoC4/EZI2C.c ****     else
 131:Generated_Source\PSoC4/EZI2C.c ****     {
 132:Generated_Source\PSoC4/EZI2C.c ****         /* Initialization was done before this function call */
 133:Generated_Source\PSoC4/EZI2C.c ****     }
 134:Generated_Source\PSoC4/EZI2C.c **** 
 135:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_I2C_CONST_CFG)
 136:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_I2CInit();
 137:Generated_Source\PSoC4/EZI2C.c **** 
 138:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_SPI_CONST_CFG)
 139:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_SpiInit();
 140:Generated_Source\PSoC4/EZI2C.c **** 
 141:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_UART_CONST_CFG)
 142:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_UartInit();
 143:Generated_Source\PSoC4/EZI2C.c **** 
 144:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_EZI2C_CONST_CFG)
 145:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_EzI2CInit();
  50              		.loc 1 145 0
  51 0004 FFF7FEFF 		bl	EZI2C_EzI2CInit
 146:Generated_Source\PSoC4/EZI2C.c **** 
 147:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG) */
 148:Generated_Source\PSoC4/EZI2C.c **** }
  52              		.loc 1 148 0
  53 0008 C046     		nop
  54 000a BD46     		mov	sp, r7
  55              		@ sp needed
  56 000c 80BD     		pop	{r7, pc}
  57              		.cfi_endproc
  58              	.LFE0:
  59              		.size	EZI2C_Init, .-EZI2C_Init
  60 000e C046     		.section	.text.EZI2C_Enable,"ax",%progbits
  61              		.align	2
  62              		.global	EZI2C_Enable
  63              		.code	16
  64              		.thumb_func
  65              		.type	EZI2C_Enable, %function
  66              	EZI2C_Enable:
  67              	.LFB1:
 149:Generated_Source\PSoC4/EZI2C.c **** 
 150:Generated_Source\PSoC4/EZI2C.c **** 
 151:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 152:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_Enable
 153:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 154:Generated_Source\PSoC4/EZI2C.c **** *
 155:Generated_Source\PSoC4/EZI2C.c **** *  Enables EZI2C component operation: activates the hardware and 
 156:Generated_Source\PSoC4/EZI2C.c **** *  internal interrupt. It also restores TX interrupt sources disabled after the 
 157:Generated_Source\PSoC4/EZI2C.c **** *  EZI2C_Stop() function was called (note that level-triggered TX 
 158:Generated_Source\PSoC4/EZI2C.c **** *  interrupt sources remain disabled to not cause code lock-up).
 159:Generated_Source\PSoC4/EZI2C.c **** *  For I2C and EZI2C modes the interrupt is internal and mandatory for 
 160:Generated_Source\PSoC4/EZI2C.c **** *  operation. For SPI and UART modes the interrupt can be configured as none, 
 161:Generated_Source\PSoC4/EZI2C.c **** *  internal or external.
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 5


 162:Generated_Source\PSoC4/EZI2C.c **** *  The EZI2C configuration should be not changed when the component
 163:Generated_Source\PSoC4/EZI2C.c **** *  is enabled. Any configuration changes should be made after disabling the 
 164:Generated_Source\PSoC4/EZI2C.c **** *  component.
 165:Generated_Source\PSoC4/EZI2C.c **** *  When configuration is set to “Unconfigured EZI2C”, the component 
 166:Generated_Source\PSoC4/EZI2C.c **** *  must first be initialized to operate in one of the following configurations: 
 167:Generated_Source\PSoC4/EZI2C.c **** *  I2C, SPI, UART or EZ I2C, using the mode-specific initialization API. 
 168:Generated_Source\PSoC4/EZI2C.c **** *  Otherwise this function does not enable the component.
 169:Generated_Source\PSoC4/EZI2C.c **** *
 170:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 171:Generated_Source\PSoC4/EZI2C.c **** void EZI2C_Enable(void)
 172:Generated_Source\PSoC4/EZI2C.c **** {
  68              		.loc 1 172 0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 1, uses_anonymous_args = 0
  72 0000 80B5     		push	{r7, lr}
  73              		.cfi_def_cfa_offset 8
  74              		.cfi_offset 7, -8
  75              		.cfi_offset 14, -4
  76 0002 00AF     		add	r7, sp, #0
  77              		.cfi_def_cfa_register 7
 173:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG)
 174:Generated_Source\PSoC4/EZI2C.c ****     /* Enable SCB block, only if it is already configured */
 175:Generated_Source\PSoC4/EZI2C.c ****     if (!EZI2C_SCB_MODE_UNCONFIG_RUNTM_CFG)
 176:Generated_Source\PSoC4/EZI2C.c ****     {
 177:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_CTRL_REG |= EZI2C_CTRL_ENABLED;
 178:Generated_Source\PSoC4/EZI2C.c **** 
 179:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_ScbEnableIntr();
 180:Generated_Source\PSoC4/EZI2C.c **** 
 181:Generated_Source\PSoC4/EZI2C.c ****         /* Call PostEnable function specific to current operation mode */
 182:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_ScbModePostEnable();
 183:Generated_Source\PSoC4/EZI2C.c ****     }
 184:Generated_Source\PSoC4/EZI2C.c **** #else
 185:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_CTRL_REG |= EZI2C_CTRL_ENABLED;
  78              		.loc 1 185 0
  79 0004 064B     		ldr	r3, .L3
  80 0006 064A     		ldr	r2, .L3
  81 0008 1268     		ldr	r2, [r2]
  82 000a 8021     		movs	r1, #128
  83 000c 0906     		lsls	r1, r1, #24
  84 000e 0A43     		orrs	r2, r1
  85 0010 1A60     		str	r2, [r3]
 186:Generated_Source\PSoC4/EZI2C.c **** 
 187:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_ScbEnableIntr();
  86              		.loc 1 187 0
  87 0012 FFF7FEFF 		bl	EZI2C_ScbEnableIntr
 188:Generated_Source\PSoC4/EZI2C.c **** 
 189:Generated_Source\PSoC4/EZI2C.c ****     /* Call PostEnable function specific to current operation mode */
 190:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_ScbModePostEnable();
  88              		.loc 1 190 0
  89 0016 FFF7FEFF 		bl	EZI2C_ScbModePostEnable
 191:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG) */
 192:Generated_Source\PSoC4/EZI2C.c **** }
  90              		.loc 1 192 0
  91 001a C046     		nop
  92 001c BD46     		mov	sp, r7
  93              		@ sp needed
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 6


  94 001e 80BD     		pop	{r7, pc}
  95              	.L4:
  96              		.align	2
  97              	.L3:
  98 0020 00000740 		.word	1074200576
  99              		.cfi_endproc
 100              	.LFE1:
 101              		.size	EZI2C_Enable, .-EZI2C_Enable
 102              		.section	.text.EZI2C_Start,"ax",%progbits
 103              		.align	2
 104              		.global	EZI2C_Start
 105              		.code	16
 106              		.thumb_func
 107              		.type	EZI2C_Start, %function
 108              	EZI2C_Start:
 109              	.LFB2:
 193:Generated_Source\PSoC4/EZI2C.c **** 
 194:Generated_Source\PSoC4/EZI2C.c **** 
 195:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 196:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_Start
 197:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 198:Generated_Source\PSoC4/EZI2C.c **** *
 199:Generated_Source\PSoC4/EZI2C.c **** *  Invokes EZI2C_Init() and EZI2C_Enable().
 200:Generated_Source\PSoC4/EZI2C.c **** *  After this function call, the component is enabled and ready for operation.
 201:Generated_Source\PSoC4/EZI2C.c **** *  When configuration is set to "Unconfigured SCB", the component must first be
 202:Generated_Source\PSoC4/EZI2C.c **** *  initialized to operate in one of the following configurations: I2C, SPI, UART
 203:Generated_Source\PSoC4/EZI2C.c **** *  or EZI2C. Otherwise this function does not enable the component.
 204:Generated_Source\PSoC4/EZI2C.c **** *
 205:Generated_Source\PSoC4/EZI2C.c **** * \globalvars
 206:Generated_Source\PSoC4/EZI2C.c **** *  EZI2C_initVar - used to check initial configuration, modified
 207:Generated_Source\PSoC4/EZI2C.c **** *  on first function call.
 208:Generated_Source\PSoC4/EZI2C.c **** *
 209:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 210:Generated_Source\PSoC4/EZI2C.c **** void EZI2C_Start(void)
 211:Generated_Source\PSoC4/EZI2C.c **** {
 110              		.loc 1 211 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114 0000 80B5     		push	{r7, lr}
 115              		.cfi_def_cfa_offset 8
 116              		.cfi_offset 7, -8
 117              		.cfi_offset 14, -4
 118 0002 00AF     		add	r7, sp, #0
 119              		.cfi_def_cfa_register 7
 212:Generated_Source\PSoC4/EZI2C.c ****     if (0u == EZI2C_initVar)
 120              		.loc 1 212 0
 121 0004 064B     		ldr	r3, .L7
 122 0006 1B78     		ldrb	r3, [r3]
 123 0008 002B     		cmp	r3, #0
 124 000a 04D1     		bne	.L6
 213:Generated_Source\PSoC4/EZI2C.c ****     {
 214:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_Init();
 125              		.loc 1 214 0
 126 000c FFF7FEFF 		bl	EZI2C_Init
 215:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_initVar = 1u; /* Component was initialized */
 127              		.loc 1 215 0
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 7


 128 0010 034B     		ldr	r3, .L7
 129 0012 0122     		movs	r2, #1
 130 0014 1A70     		strb	r2, [r3]
 131              	.L6:
 216:Generated_Source\PSoC4/EZI2C.c ****     }
 217:Generated_Source\PSoC4/EZI2C.c **** 
 218:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_Enable();
 132              		.loc 1 218 0
 133 0016 FFF7FEFF 		bl	EZI2C_Enable
 219:Generated_Source\PSoC4/EZI2C.c **** }
 134              		.loc 1 219 0
 135 001a C046     		nop
 136 001c BD46     		mov	sp, r7
 137              		@ sp needed
 138 001e 80BD     		pop	{r7, pc}
 139              	.L8:
 140              		.align	2
 141              	.L7:
 142 0020 00000000 		.word	EZI2C_initVar
 143              		.cfi_endproc
 144              	.LFE2:
 145              		.size	EZI2C_Start, .-EZI2C_Start
 146              		.section	.text.EZI2C_Stop,"ax",%progbits
 147              		.align	2
 148              		.global	EZI2C_Stop
 149              		.code	16
 150              		.thumb_func
 151              		.type	EZI2C_Stop, %function
 152              	EZI2C_Stop:
 153              	.LFB3:
 220:Generated_Source\PSoC4/EZI2C.c **** 
 221:Generated_Source\PSoC4/EZI2C.c **** 
 222:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 223:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_Stop
 224:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 225:Generated_Source\PSoC4/EZI2C.c **** *
 226:Generated_Source\PSoC4/EZI2C.c **** *  Disables the EZI2C component: disable the hardware and internal 
 227:Generated_Source\PSoC4/EZI2C.c **** *  interrupt. It also disables all TX interrupt sources so as not to cause an 
 228:Generated_Source\PSoC4/EZI2C.c **** *  unexpected interrupt trigger because after the component is enabled, the 
 229:Generated_Source\PSoC4/EZI2C.c **** *  TX FIFO is empty.
 230:Generated_Source\PSoC4/EZI2C.c **** *  Refer to the function EZI2C_Enable() for the interrupt 
 231:Generated_Source\PSoC4/EZI2C.c **** *  configuration details.
 232:Generated_Source\PSoC4/EZI2C.c **** *  This function disables the SCB component without checking to see if 
 233:Generated_Source\PSoC4/EZI2C.c **** *  communication is in progress. Before calling this function it may be 
 234:Generated_Source\PSoC4/EZI2C.c **** *  necessary to check the status of communication to make sure communication 
 235:Generated_Source\PSoC4/EZI2C.c **** *  is complete. If this is not done then communication could be stopped mid 
 236:Generated_Source\PSoC4/EZI2C.c **** *  byte and corrupted data could result.
 237:Generated_Source\PSoC4/EZI2C.c **** *
 238:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 239:Generated_Source\PSoC4/EZI2C.c **** void EZI2C_Stop(void)
 240:Generated_Source\PSoC4/EZI2C.c **** {
 154              		.loc 1 240 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 1, uses_anonymous_args = 0
 158 0000 80B5     		push	{r7, lr}
 159              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 8


 160              		.cfi_offset 7, -8
 161              		.cfi_offset 14, -4
 162 0002 00AF     		add	r7, sp, #0
 163              		.cfi_def_cfa_register 7
 241:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_IRQ_INTERNAL)
 242:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_DisableInt();
 164              		.loc 1 242 0
 165 0004 0B20     		movs	r0, #11
 166 0006 FFF7FEFF 		bl	CyIntDisable
 243:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_IRQ_INTERNAL) */
 244:Generated_Source\PSoC4/EZI2C.c **** 
 245:Generated_Source\PSoC4/EZI2C.c ****     /* Call Stop function specific to current operation mode */
 246:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_ScbModeStop();
 167              		.loc 1 246 0
 168 000a FFF7FEFF 		bl	EZI2C_ScbModeStop
 247:Generated_Source\PSoC4/EZI2C.c **** 
 248:Generated_Source\PSoC4/EZI2C.c ****     /* Disable SCB IP */
 249:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_CTRL_REG &= (uint32) ~EZI2C_CTRL_ENABLED;
 169              		.loc 1 249 0
 170 000e 074B     		ldr	r3, .L10
 171 0010 064A     		ldr	r2, .L10
 172 0012 1268     		ldr	r2, [r2]
 173 0014 5200     		lsls	r2, r2, #1
 174 0016 5208     		lsrs	r2, r2, #1
 175 0018 1A60     		str	r2, [r3]
 250:Generated_Source\PSoC4/EZI2C.c **** 
 251:Generated_Source\PSoC4/EZI2C.c ****     /* Disable all TX interrupt sources so as not to cause an unexpected
 252:Generated_Source\PSoC4/EZI2C.c ****     * interrupt trigger after the component will be enabled because the 
 253:Generated_Source\PSoC4/EZI2C.c ****     * TX FIFO is empty.
 254:Generated_Source\PSoC4/EZI2C.c ****     * For SCB IP v0, it is critical as it does not mask-out interrupt
 255:Generated_Source\PSoC4/EZI2C.c ****     * sources when it is disabled. This can cause a code lock-up in the
 256:Generated_Source\PSoC4/EZI2C.c ****     * interrupt handler because TX FIFO cannot be loaded after the block
 257:Generated_Source\PSoC4/EZI2C.c ****     * is disabled.
 258:Generated_Source\PSoC4/EZI2C.c ****     */
 259:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_SetTxInterruptMode(EZI2C_NO_INTR_SOURCES);
 176              		.loc 1 259 0
 177 001a 054B     		ldr	r3, .L10+4
 178 001c 0022     		movs	r2, #0
 179 001e 1A60     		str	r2, [r3]
 260:Generated_Source\PSoC4/EZI2C.c **** 
 261:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_IRQ_INTERNAL)
 262:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_ClearPendingInt();
 180              		.loc 1 262 0
 181 0020 0B20     		movs	r0, #11
 182 0022 FFF7FEFF 		bl	CyIntClearPending
 263:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_IRQ_INTERNAL) */
 264:Generated_Source\PSoC4/EZI2C.c **** }
 183              		.loc 1 264 0
 184 0026 C046     		nop
 185 0028 BD46     		mov	sp, r7
 186              		@ sp needed
 187 002a 80BD     		pop	{r7, pc}
 188              	.L11:
 189              		.align	2
 190              	.L10:
 191 002c 00000740 		.word	1074200576
 192 0030 880F0740 		.word	1074204552
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 9


 193              		.cfi_endproc
 194              	.LFE3:
 195              		.size	EZI2C_Stop, .-EZI2C_Stop
 196              		.section	.text.EZI2C_SetRxFifoLevel,"ax",%progbits
 197              		.align	2
 198              		.global	EZI2C_SetRxFifoLevel
 199              		.code	16
 200              		.thumb_func
 201              		.type	EZI2C_SetRxFifoLevel, %function
 202              	EZI2C_SetRxFifoLevel:
 203              	.LFB4:
 265:Generated_Source\PSoC4/EZI2C.c **** 
 266:Generated_Source\PSoC4/EZI2C.c **** 
 267:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 268:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_SetRxFifoLevel
 269:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 270:Generated_Source\PSoC4/EZI2C.c **** *
 271:Generated_Source\PSoC4/EZI2C.c **** *  Sets level in the RX FIFO to generate a RX level interrupt.
 272:Generated_Source\PSoC4/EZI2C.c **** *  When the RX FIFO has more entries than the RX FIFO level an RX level
 273:Generated_Source\PSoC4/EZI2C.c **** *  interrupt request is generated.
 274:Generated_Source\PSoC4/EZI2C.c **** *
 275:Generated_Source\PSoC4/EZI2C.c **** *  \param level: Level in the RX FIFO to generate RX level interrupt.
 276:Generated_Source\PSoC4/EZI2C.c **** *   The range of valid level values is between 0 and RX FIFO depth - 1.
 277:Generated_Source\PSoC4/EZI2C.c **** *
 278:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 279:Generated_Source\PSoC4/EZI2C.c **** void EZI2C_SetRxFifoLevel(uint32 level)
 280:Generated_Source\PSoC4/EZI2C.c **** {
 204              		.loc 1 280 0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 16
 207              		@ frame_needed = 1, uses_anonymous_args = 0
 208 0000 80B5     		push	{r7, lr}
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 7, -8
 211              		.cfi_offset 14, -4
 212 0002 84B0     		sub	sp, sp, #16
 213              		.cfi_def_cfa_offset 24
 214 0004 00AF     		add	r7, sp, #0
 215              		.cfi_def_cfa_register 7
 216 0006 7860     		str	r0, [r7, #4]
 281:Generated_Source\PSoC4/EZI2C.c ****     uint32 rxFifoCtrl;
 282:Generated_Source\PSoC4/EZI2C.c **** 
 283:Generated_Source\PSoC4/EZI2C.c ****     rxFifoCtrl = EZI2C_RX_FIFO_CTRL_REG;
 217              		.loc 1 283 0
 218 0008 094B     		ldr	r3, .L13
 219 000a 1B68     		ldr	r3, [r3]
 220 000c FB60     		str	r3, [r7, #12]
 284:Generated_Source\PSoC4/EZI2C.c **** 
 285:Generated_Source\PSoC4/EZI2C.c ****     rxFifoCtrl &= ((uint32) ~EZI2C_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK); /* Clear level mask bits */
 221              		.loc 1 285 0
 222 000e FB68     		ldr	r3, [r7, #12]
 223 0010 0722     		movs	r2, #7
 224 0012 9343     		bics	r3, r2
 225 0014 FB60     		str	r3, [r7, #12]
 286:Generated_Source\PSoC4/EZI2C.c ****     rxFifoCtrl |= ((uint32) (EZI2C_RX_FIFO_CTRL_TRIGGER_LEVEL_MASK & level));
 226              		.loc 1 286 0
 227 0016 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 10


 228 0018 0722     		movs	r2, #7
 229 001a 1340     		ands	r3, r2
 230 001c FA68     		ldr	r2, [r7, #12]
 231 001e 1343     		orrs	r3, r2
 232 0020 FB60     		str	r3, [r7, #12]
 287:Generated_Source\PSoC4/EZI2C.c **** 
 288:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_RX_FIFO_CTRL_REG = rxFifoCtrl;
 233              		.loc 1 288 0
 234 0022 034B     		ldr	r3, .L13
 235 0024 FA68     		ldr	r2, [r7, #12]
 236 0026 1A60     		str	r2, [r3]
 289:Generated_Source\PSoC4/EZI2C.c **** }
 237              		.loc 1 289 0
 238 0028 C046     		nop
 239 002a BD46     		mov	sp, r7
 240 002c 04B0     		add	sp, sp, #16
 241              		@ sp needed
 242 002e 80BD     		pop	{r7, pc}
 243              	.L14:
 244              		.align	2
 245              	.L13:
 246 0030 04030740 		.word	1074201348
 247              		.cfi_endproc
 248              	.LFE4:
 249              		.size	EZI2C_SetRxFifoLevel, .-EZI2C_SetRxFifoLevel
 250              		.section	.text.EZI2C_SetTxFifoLevel,"ax",%progbits
 251              		.align	2
 252              		.global	EZI2C_SetTxFifoLevel
 253              		.code	16
 254              		.thumb_func
 255              		.type	EZI2C_SetTxFifoLevel, %function
 256              	EZI2C_SetTxFifoLevel:
 257              	.LFB5:
 290:Generated_Source\PSoC4/EZI2C.c **** 
 291:Generated_Source\PSoC4/EZI2C.c **** 
 292:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 293:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_SetTxFifoLevel
 294:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 295:Generated_Source\PSoC4/EZI2C.c **** *
 296:Generated_Source\PSoC4/EZI2C.c **** *  Sets level in the TX FIFO to generate a TX level interrupt.
 297:Generated_Source\PSoC4/EZI2C.c **** *  When the TX FIFO has less entries than the TX FIFO level an TX level
 298:Generated_Source\PSoC4/EZI2C.c **** *  interrupt request is generated.
 299:Generated_Source\PSoC4/EZI2C.c **** *
 300:Generated_Source\PSoC4/EZI2C.c **** *  \param level: Level in the TX FIFO to generate TX level interrupt.
 301:Generated_Source\PSoC4/EZI2C.c **** *   The range of valid level values is between 0 and TX FIFO depth - 1.
 302:Generated_Source\PSoC4/EZI2C.c **** *
 303:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 304:Generated_Source\PSoC4/EZI2C.c **** void EZI2C_SetTxFifoLevel(uint32 level)
 305:Generated_Source\PSoC4/EZI2C.c **** {
 258              		.loc 1 305 0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 16
 261              		@ frame_needed = 1, uses_anonymous_args = 0
 262 0000 80B5     		push	{r7, lr}
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 7, -8
 265              		.cfi_offset 14, -4
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 11


 266 0002 84B0     		sub	sp, sp, #16
 267              		.cfi_def_cfa_offset 24
 268 0004 00AF     		add	r7, sp, #0
 269              		.cfi_def_cfa_register 7
 270 0006 7860     		str	r0, [r7, #4]
 306:Generated_Source\PSoC4/EZI2C.c ****     uint32 txFifoCtrl;
 307:Generated_Source\PSoC4/EZI2C.c **** 
 308:Generated_Source\PSoC4/EZI2C.c ****     txFifoCtrl = EZI2C_TX_FIFO_CTRL_REG;
 271              		.loc 1 308 0
 272 0008 094B     		ldr	r3, .L16
 273 000a 1B68     		ldr	r3, [r3]
 274 000c FB60     		str	r3, [r7, #12]
 309:Generated_Source\PSoC4/EZI2C.c **** 
 310:Generated_Source\PSoC4/EZI2C.c ****     txFifoCtrl &= ((uint32) ~EZI2C_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK); /* Clear level mask bits */
 275              		.loc 1 310 0
 276 000e FB68     		ldr	r3, [r7, #12]
 277 0010 0722     		movs	r2, #7
 278 0012 9343     		bics	r3, r2
 279 0014 FB60     		str	r3, [r7, #12]
 311:Generated_Source\PSoC4/EZI2C.c ****     txFifoCtrl |= ((uint32) (EZI2C_TX_FIFO_CTRL_TRIGGER_LEVEL_MASK & level));
 280              		.loc 1 311 0
 281 0016 7B68     		ldr	r3, [r7, #4]
 282 0018 0722     		movs	r2, #7
 283 001a 1340     		ands	r3, r2
 284 001c FA68     		ldr	r2, [r7, #12]
 285 001e 1343     		orrs	r3, r2
 286 0020 FB60     		str	r3, [r7, #12]
 312:Generated_Source\PSoC4/EZI2C.c **** 
 313:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_TX_FIFO_CTRL_REG = txFifoCtrl;
 287              		.loc 1 313 0
 288 0022 034B     		ldr	r3, .L16
 289 0024 FA68     		ldr	r2, [r7, #12]
 290 0026 1A60     		str	r2, [r3]
 314:Generated_Source\PSoC4/EZI2C.c **** }
 291              		.loc 1 314 0
 292 0028 C046     		nop
 293 002a BD46     		mov	sp, r7
 294 002c 04B0     		add	sp, sp, #16
 295              		@ sp needed
 296 002e 80BD     		pop	{r7, pc}
 297              	.L17:
 298              		.align	2
 299              	.L16:
 300 0030 04020740 		.word	1074201092
 301              		.cfi_endproc
 302              	.LFE5:
 303              		.size	EZI2C_SetTxFifoLevel, .-EZI2C_SetTxFifoLevel
 304              		.section	.text.EZI2C_SetCustomInterruptHandler,"ax",%progbits
 305              		.align	2
 306              		.global	EZI2C_SetCustomInterruptHandler
 307              		.code	16
 308              		.thumb_func
 309              		.type	EZI2C_SetCustomInterruptHandler, %function
 310              	EZI2C_SetCustomInterruptHandler:
 311              	.LFB6:
 315:Generated_Source\PSoC4/EZI2C.c **** 
 316:Generated_Source\PSoC4/EZI2C.c **** 
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 12


 317:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_IRQ_INTERNAL)
 318:Generated_Source\PSoC4/EZI2C.c ****     /*******************************************************************************
 319:Generated_Source\PSoC4/EZI2C.c ****     * Function Name: EZI2C_SetCustomInterruptHandler
 320:Generated_Source\PSoC4/EZI2C.c ****     ****************************************************************************//**
 321:Generated_Source\PSoC4/EZI2C.c ****     *
 322:Generated_Source\PSoC4/EZI2C.c ****     *  Registers a function to be called by the internal interrupt handler.
 323:Generated_Source\PSoC4/EZI2C.c ****     *  First the function that is registered is called, then the internal interrupt
 324:Generated_Source\PSoC4/EZI2C.c ****     *  handler performs any operation such as software buffer management functions
 325:Generated_Source\PSoC4/EZI2C.c ****     *  before the interrupt returns.  It is the user's responsibility not to break
 326:Generated_Source\PSoC4/EZI2C.c ****     *  the software buffer operations. Only one custom handler is supported, which
 327:Generated_Source\PSoC4/EZI2C.c ****     *  is the function provided by the most recent call.
 328:Generated_Source\PSoC4/EZI2C.c ****     *  At the initialization time no custom handler is registered.
 329:Generated_Source\PSoC4/EZI2C.c ****     *
 330:Generated_Source\PSoC4/EZI2C.c ****     *  \param func: Pointer to the function to register.
 331:Generated_Source\PSoC4/EZI2C.c ****     *        The value NULL indicates to remove the current custom interrupt
 332:Generated_Source\PSoC4/EZI2C.c ****     *        handler.
 333:Generated_Source\PSoC4/EZI2C.c ****     *
 334:Generated_Source\PSoC4/EZI2C.c ****     *******************************************************************************/
 335:Generated_Source\PSoC4/EZI2C.c ****     void EZI2C_SetCustomInterruptHandler(void (*func)(void))
 336:Generated_Source\PSoC4/EZI2C.c ****     {
 312              		.loc 1 336 0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 8
 315              		@ frame_needed = 1, uses_anonymous_args = 0
 316 0000 80B5     		push	{r7, lr}
 317              		.cfi_def_cfa_offset 8
 318              		.cfi_offset 7, -8
 319              		.cfi_offset 14, -4
 320 0002 82B0     		sub	sp, sp, #8
 321              		.cfi_def_cfa_offset 16
 322 0004 00AF     		add	r7, sp, #0
 323              		.cfi_def_cfa_register 7
 324 0006 7860     		str	r0, [r7, #4]
 337:Generated_Source\PSoC4/EZI2C.c ****     #if !defined (CY_REMOVE_EZI2C_CUSTOM_INTR_HANDLER)
 338:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_customIntrHandler = func; /* Register interrupt handler */
 325              		.loc 1 338 0
 326 0008 034B     		ldr	r3, .L19
 327 000a 7A68     		ldr	r2, [r7, #4]
 328 000c 1A60     		str	r2, [r3]
 339:Generated_Source\PSoC4/EZI2C.c ****     #else
 340:Generated_Source\PSoC4/EZI2C.c ****         if (NULL != func)
 341:Generated_Source\PSoC4/EZI2C.c ****         {
 342:Generated_Source\PSoC4/EZI2C.c ****             /* Suppress compiler warning */
 343:Generated_Source\PSoC4/EZI2C.c ****         }
 344:Generated_Source\PSoC4/EZI2C.c ****     #endif /* !defined (CY_REMOVE_EZI2C_CUSTOM_INTR_HANDLER) */
 345:Generated_Source\PSoC4/EZI2C.c ****     }
 329              		.loc 1 345 0
 330 000e C046     		nop
 331 0010 BD46     		mov	sp, r7
 332 0012 02B0     		add	sp, sp, #8
 333              		@ sp needed
 334 0014 80BD     		pop	{r7, pc}
 335              	.L20:
 336 0016 C046     		.align	2
 337              	.L19:
 338 0018 00000000 		.word	EZI2C_customIntrHandler
 339              		.cfi_endproc
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 13


 340              	.LFE6:
 341              		.size	EZI2C_SetCustomInterruptHandler, .-EZI2C_SetCustomInterruptHandler
 342              		.section	.text.EZI2C_ScbEnableIntr,"ax",%progbits
 343              		.align	2
 344              		.code	16
 345              		.thumb_func
 346              		.type	EZI2C_ScbEnableIntr, %function
 347              	EZI2C_ScbEnableIntr:
 348              	.LFB7:
 346:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_IRQ_INTERNAL) */
 347:Generated_Source\PSoC4/EZI2C.c **** 
 348:Generated_Source\PSoC4/EZI2C.c **** 
 349:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 350:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_ScbModeEnableIntr
 351:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 352:Generated_Source\PSoC4/EZI2C.c **** *
 353:Generated_Source\PSoC4/EZI2C.c **** *  Enables an interrupt for a specific mode.
 354:Generated_Source\PSoC4/EZI2C.c **** *
 355:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 356:Generated_Source\PSoC4/EZI2C.c **** static void EZI2C_ScbEnableIntr(void)
 357:Generated_Source\PSoC4/EZI2C.c **** {
 349              		.loc 1 357 0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 1, uses_anonymous_args = 0
 353 0000 80B5     		push	{r7, lr}
 354              		.cfi_def_cfa_offset 8
 355              		.cfi_offset 7, -8
 356              		.cfi_offset 14, -4
 357 0002 00AF     		add	r7, sp, #0
 358              		.cfi_def_cfa_register 7
 358:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_IRQ_INTERNAL)
 359:Generated_Source\PSoC4/EZI2C.c ****     /* Enable interrupt in NVIC */
 360:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG)
 361:Generated_Source\PSoC4/EZI2C.c ****         if (0u != EZI2C_scbEnableIntr)
 362:Generated_Source\PSoC4/EZI2C.c ****         {
 363:Generated_Source\PSoC4/EZI2C.c ****             EZI2C_EnableInt();
 364:Generated_Source\PSoC4/EZI2C.c ****         }
 365:Generated_Source\PSoC4/EZI2C.c **** 
 366:Generated_Source\PSoC4/EZI2C.c ****     #else
 367:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_EnableInt();
 359              		.loc 1 367 0
 360 0004 0B20     		movs	r0, #11
 361 0006 FFF7FEFF 		bl	CyIntEnable
 368:Generated_Source\PSoC4/EZI2C.c **** 
 369:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG) */
 370:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_IRQ_INTERNAL) */
 371:Generated_Source\PSoC4/EZI2C.c **** }
 362              		.loc 1 371 0
 363 000a C046     		nop
 364 000c BD46     		mov	sp, r7
 365              		@ sp needed
 366 000e 80BD     		pop	{r7, pc}
 367              		.cfi_endproc
 368              	.LFE7:
 369              		.size	EZI2C_ScbEnableIntr, .-EZI2C_ScbEnableIntr
 370              		.section	.text.EZI2C_ScbModePostEnable,"ax",%progbits
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 14


 371              		.align	2
 372              		.code	16
 373              		.thumb_func
 374              		.type	EZI2C_ScbModePostEnable, %function
 375              	EZI2C_ScbModePostEnable:
 376              	.LFB8:
 372:Generated_Source\PSoC4/EZI2C.c **** 
 373:Generated_Source\PSoC4/EZI2C.c **** 
 374:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 375:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_ScbModePostEnable
 376:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 377:Generated_Source\PSoC4/EZI2C.c **** *
 378:Generated_Source\PSoC4/EZI2C.c **** *  Calls the PostEnable function for a specific operation mode.
 379:Generated_Source\PSoC4/EZI2C.c **** *
 380:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 381:Generated_Source\PSoC4/EZI2C.c **** static void EZI2C_ScbModePostEnable(void)
 382:Generated_Source\PSoC4/EZI2C.c **** {
 377              		.loc 1 382 0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 1, uses_anonymous_args = 0
 381 0000 80B5     		push	{r7, lr}
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 7, -8
 384              		.cfi_offset 14, -4
 385 0002 00AF     		add	r7, sp, #0
 386              		.cfi_def_cfa_register 7
 383:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG)
 384:Generated_Source\PSoC4/EZI2C.c **** #if (!EZI2C_CY_SCBIP_V1)
 385:Generated_Source\PSoC4/EZI2C.c ****     if (EZI2C_SCB_MODE_SPI_RUNTM_CFG)
 386:Generated_Source\PSoC4/EZI2C.c ****     {
 387:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SpiPostEnable();
 388:Generated_Source\PSoC4/EZI2C.c ****     }
 389:Generated_Source\PSoC4/EZI2C.c ****     else if (EZI2C_SCB_MODE_UART_RUNTM_CFG)
 390:Generated_Source\PSoC4/EZI2C.c ****     {
 391:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_UartPostEnable();
 392:Generated_Source\PSoC4/EZI2C.c ****     }
 393:Generated_Source\PSoC4/EZI2C.c ****     else
 394:Generated_Source\PSoC4/EZI2C.c ****     {
 395:Generated_Source\PSoC4/EZI2C.c ****         /* Unknown mode: do nothing */
 396:Generated_Source\PSoC4/EZI2C.c ****     }
 397:Generated_Source\PSoC4/EZI2C.c **** #endif /* (!EZI2C_CY_SCBIP_V1) */
 398:Generated_Source\PSoC4/EZI2C.c **** 
 399:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_SPI_CONST_CFG)
 400:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_SpiPostEnable();
 401:Generated_Source\PSoC4/EZI2C.c **** 
 402:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_UART_CONST_CFG)
 403:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_UartPostEnable();
 404:Generated_Source\PSoC4/EZI2C.c **** 
 405:Generated_Source\PSoC4/EZI2C.c **** #else
 406:Generated_Source\PSoC4/EZI2C.c ****     /* Unknown mode: do nothing */
 407:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG) */
 408:Generated_Source\PSoC4/EZI2C.c **** }
 387              		.loc 1 408 0
 388 0004 C046     		nop
 389 0006 BD46     		mov	sp, r7
 390              		@ sp needed
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 15


 391 0008 80BD     		pop	{r7, pc}
 392              		.cfi_endproc
 393              	.LFE8:
 394              		.size	EZI2C_ScbModePostEnable, .-EZI2C_ScbModePostEnable
 395 000a C046     		.section	.text.EZI2C_ScbModeStop,"ax",%progbits
 396              		.align	2
 397              		.code	16
 398              		.thumb_func
 399              		.type	EZI2C_ScbModeStop, %function
 400              	EZI2C_ScbModeStop:
 401              	.LFB9:
 409:Generated_Source\PSoC4/EZI2C.c **** 
 410:Generated_Source\PSoC4/EZI2C.c **** 
 411:Generated_Source\PSoC4/EZI2C.c **** /*******************************************************************************
 412:Generated_Source\PSoC4/EZI2C.c **** * Function Name: EZI2C_ScbModeStop
 413:Generated_Source\PSoC4/EZI2C.c **** ****************************************************************************//**
 414:Generated_Source\PSoC4/EZI2C.c **** *
 415:Generated_Source\PSoC4/EZI2C.c **** *  Calls the Stop function for a specific operation mode.
 416:Generated_Source\PSoC4/EZI2C.c **** *
 417:Generated_Source\PSoC4/EZI2C.c **** *******************************************************************************/
 418:Generated_Source\PSoC4/EZI2C.c **** static void EZI2C_ScbModeStop(void)
 419:Generated_Source\PSoC4/EZI2C.c **** {
 402              		.loc 1 419 0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 0
 405              		@ frame_needed = 1, uses_anonymous_args = 0
 406 0000 80B5     		push	{r7, lr}
 407              		.cfi_def_cfa_offset 8
 408              		.cfi_offset 7, -8
 409              		.cfi_offset 14, -4
 410 0002 00AF     		add	r7, sp, #0
 411              		.cfi_def_cfa_register 7
 420:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG)
 421:Generated_Source\PSoC4/EZI2C.c ****     if (EZI2C_SCB_MODE_I2C_RUNTM_CFG)
 422:Generated_Source\PSoC4/EZI2C.c ****     {
 423:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_I2CStop();
 424:Generated_Source\PSoC4/EZI2C.c ****     }
 425:Generated_Source\PSoC4/EZI2C.c ****     else if (EZI2C_SCB_MODE_EZI2C_RUNTM_CFG)
 426:Generated_Source\PSoC4/EZI2C.c ****     {
 427:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_EzI2CStop();
 428:Generated_Source\PSoC4/EZI2C.c ****     }
 429:Generated_Source\PSoC4/EZI2C.c **** #if (!EZI2C_CY_SCBIP_V1)
 430:Generated_Source\PSoC4/EZI2C.c ****     else if (EZI2C_SCB_MODE_SPI_RUNTM_CFG)
 431:Generated_Source\PSoC4/EZI2C.c ****     {
 432:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SpiStop();
 433:Generated_Source\PSoC4/EZI2C.c ****     }
 434:Generated_Source\PSoC4/EZI2C.c ****     else if (EZI2C_SCB_MODE_UART_RUNTM_CFG)
 435:Generated_Source\PSoC4/EZI2C.c ****     {
 436:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_UartStop();
 437:Generated_Source\PSoC4/EZI2C.c ****     }
 438:Generated_Source\PSoC4/EZI2C.c **** #endif /* (!EZI2C_CY_SCBIP_V1) */
 439:Generated_Source\PSoC4/EZI2C.c ****     else
 440:Generated_Source\PSoC4/EZI2C.c ****     {
 441:Generated_Source\PSoC4/EZI2C.c ****         /* Unknown mode: do nothing */
 442:Generated_Source\PSoC4/EZI2C.c ****     }
 443:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_I2C_CONST_CFG)
 444:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_I2CStop();
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 16


 445:Generated_Source\PSoC4/EZI2C.c **** 
 446:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_EZI2C_CONST_CFG)
 447:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_EzI2CStop();
 412              		.loc 1 447 0
 413 0004 FFF7FEFF 		bl	EZI2C_EzI2CStop
 448:Generated_Source\PSoC4/EZI2C.c **** 
 449:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_SPI_CONST_CFG)
 450:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_SpiStop();
 451:Generated_Source\PSoC4/EZI2C.c **** 
 452:Generated_Source\PSoC4/EZI2C.c **** #elif (EZI2C_SCB_MODE_UART_CONST_CFG)
 453:Generated_Source\PSoC4/EZI2C.c ****     EZI2C_UartStop();
 454:Generated_Source\PSoC4/EZI2C.c **** 
 455:Generated_Source\PSoC4/EZI2C.c **** #else
 456:Generated_Source\PSoC4/EZI2C.c ****     /* Unknown mode: do nothing */
 457:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG) */
 458:Generated_Source\PSoC4/EZI2C.c **** }
 414              		.loc 1 458 0
 415 0008 C046     		nop
 416 000a BD46     		mov	sp, r7
 417              		@ sp needed
 418 000c 80BD     		pop	{r7, pc}
 419              		.cfi_endproc
 420              	.LFE9:
 421              		.size	EZI2C_ScbModeStop, .-EZI2C_ScbModeStop
 422 000e C046     		.section	.text.EZI2C_I2CSlaveNackGeneration,"ax",%progbits
 423              		.align	2
 424              		.global	EZI2C_I2CSlaveNackGeneration
 425              		.code	16
 426              		.thumb_func
 427              		.type	EZI2C_I2CSlaveNackGeneration, %function
 428              	EZI2C_I2CSlaveNackGeneration:
 429              	.LFB10:
 459:Generated_Source\PSoC4/EZI2C.c **** 
 460:Generated_Source\PSoC4/EZI2C.c **** 
 461:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG)
 462:Generated_Source\PSoC4/EZI2C.c ****     /*******************************************************************************
 463:Generated_Source\PSoC4/EZI2C.c ****     * Function Name: EZI2C_SetPins
 464:Generated_Source\PSoC4/EZI2C.c ****     ****************************************************************************//**
 465:Generated_Source\PSoC4/EZI2C.c ****     *
 466:Generated_Source\PSoC4/EZI2C.c ****     *  Sets the pins settings accordingly to the selected operation mode.
 467:Generated_Source\PSoC4/EZI2C.c ****     *  Only available in the Unconfigured operation mode. The mode specific
 468:Generated_Source\PSoC4/EZI2C.c ****     *  initialization function calls it.
 469:Generated_Source\PSoC4/EZI2C.c ****     *  Pins configuration is set by PSoC Creator when a specific mode of operation
 470:Generated_Source\PSoC4/EZI2C.c ****     *  is selected in design time.
 471:Generated_Source\PSoC4/EZI2C.c ****     *
 472:Generated_Source\PSoC4/EZI2C.c ****     *  \param mode:      Mode of SCB operation.
 473:Generated_Source\PSoC4/EZI2C.c ****     *  \param subMode:   Sub-mode of SCB operation. It is only required for SPI and UART
 474:Generated_Source\PSoC4/EZI2C.c ****     *             modes.
 475:Generated_Source\PSoC4/EZI2C.c ****     *  \param uartEnableMask: enables TX or RX direction and RTS and CTS signals.
 476:Generated_Source\PSoC4/EZI2C.c ****     *
 477:Generated_Source\PSoC4/EZI2C.c ****     *******************************************************************************/
 478:Generated_Source\PSoC4/EZI2C.c ****     void EZI2C_SetPins(uint32 mode, uint32 subMode, uint32 uartEnableMask)
 479:Generated_Source\PSoC4/EZI2C.c ****     {
 480:Generated_Source\PSoC4/EZI2C.c ****         uint32 pinsDm[EZI2C_SCB_PINS_NUMBER];
 481:Generated_Source\PSoC4/EZI2C.c ****         uint32 i;
 482:Generated_Source\PSoC4/EZI2C.c ****         
 483:Generated_Source\PSoC4/EZI2C.c ****     #if (!EZI2C_CY_SCBIP_V1)
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 17


 484:Generated_Source\PSoC4/EZI2C.c ****         uint32 pinsInBuf = 0u;
 485:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (!EZI2C_CY_SCBIP_V1) */
 486:Generated_Source\PSoC4/EZI2C.c ****         
 487:Generated_Source\PSoC4/EZI2C.c ****         uint32 hsiomSel[EZI2C_SCB_PINS_NUMBER] = 
 488:Generated_Source\PSoC4/EZI2C.c ****         {
 489:Generated_Source\PSoC4/EZI2C.c ****             EZI2C_RX_SCL_MOSI_HSIOM_SEL_GPIO,
 490:Generated_Source\PSoC4/EZI2C.c ****             EZI2C_TX_SDA_MISO_HSIOM_SEL_GPIO,
 491:Generated_Source\PSoC4/EZI2C.c ****             0u,
 492:Generated_Source\PSoC4/EZI2C.c ****             0u,
 493:Generated_Source\PSoC4/EZI2C.c ****             0u,
 494:Generated_Source\PSoC4/EZI2C.c ****             0u,
 495:Generated_Source\PSoC4/EZI2C.c ****             0u,
 496:Generated_Source\PSoC4/EZI2C.c ****         };
 497:Generated_Source\PSoC4/EZI2C.c **** 
 498:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_CY_SCBIP_V1)
 499:Generated_Source\PSoC4/EZI2C.c ****         /* Supress compiler warning. */
 500:Generated_Source\PSoC4/EZI2C.c ****         if ((0u == subMode) || (0u == uartEnableMask))
 501:Generated_Source\PSoC4/EZI2C.c ****         {
 502:Generated_Source\PSoC4/EZI2C.c ****         }
 503:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_CY_SCBIP_V1) */
 504:Generated_Source\PSoC4/EZI2C.c **** 
 505:Generated_Source\PSoC4/EZI2C.c ****         /* Set default HSIOM to GPIO and Drive Mode to Analog Hi-Z */
 506:Generated_Source\PSoC4/EZI2C.c ****         for (i = 0u; i < EZI2C_SCB_PINS_NUMBER; i++)
 507:Generated_Source\PSoC4/EZI2C.c ****         {
 508:Generated_Source\PSoC4/EZI2C.c ****             pinsDm[i] = EZI2C_PIN_DM_ALG_HIZ;
 509:Generated_Source\PSoC4/EZI2C.c ****         }
 510:Generated_Source\PSoC4/EZI2C.c **** 
 511:Generated_Source\PSoC4/EZI2C.c ****         if ((EZI2C_SCB_MODE_I2C   == mode) ||
 512:Generated_Source\PSoC4/EZI2C.c ****             (EZI2C_SCB_MODE_EZI2C == mode))
 513:Generated_Source\PSoC4/EZI2C.c ****         {
 514:Generated_Source\PSoC4/EZI2C.c ****         #if (EZI2C_RX_SCL_MOSI_PIN)
 515:Generated_Source\PSoC4/EZI2C.c ****             hsiomSel[EZI2C_RX_SCL_MOSI_PIN_INDEX] = EZI2C_RX_SCL_MOSI_HSIOM_SEL_I2C;
 516:Generated_Source\PSoC4/EZI2C.c ****             pinsDm  [EZI2C_RX_SCL_MOSI_PIN_INDEX] = EZI2C_PIN_DM_OD_LO;
 517:Generated_Source\PSoC4/EZI2C.c ****         #elif (EZI2C_RX_WAKE_SCL_MOSI_PIN)
 518:Generated_Source\PSoC4/EZI2C.c ****             hsiomSel[EZI2C_RX_WAKE_SCL_MOSI_PIN_INDEX] = EZI2C_RX_WAKE_SCL_MOSI_HSIOM_SEL_I2C;
 519:Generated_Source\PSoC4/EZI2C.c ****             pinsDm  [EZI2C_RX_WAKE_SCL_MOSI_PIN_INDEX] = EZI2C_PIN_DM_OD_LO;
 520:Generated_Source\PSoC4/EZI2C.c ****         #else
 521:Generated_Source\PSoC4/EZI2C.c ****         #endif /* (EZI2C_RX_SCL_MOSI_PIN) */
 522:Generated_Source\PSoC4/EZI2C.c ****         
 523:Generated_Source\PSoC4/EZI2C.c ****         #if (EZI2C_TX_SDA_MISO_PIN)
 524:Generated_Source\PSoC4/EZI2C.c ****             hsiomSel[EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_TX_SDA_MISO_HSIOM_SEL_I2C;
 525:Generated_Source\PSoC4/EZI2C.c ****             pinsDm  [EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_PIN_DM_OD_LO;
 526:Generated_Source\PSoC4/EZI2C.c ****         #endif /* (EZI2C_TX_SDA_MISO_PIN) */
 527:Generated_Source\PSoC4/EZI2C.c ****         }
 528:Generated_Source\PSoC4/EZI2C.c ****     #if (!EZI2C_CY_SCBIP_V1)
 529:Generated_Source\PSoC4/EZI2C.c ****         else if (EZI2C_SCB_MODE_SPI == mode)
 530:Generated_Source\PSoC4/EZI2C.c ****         {
 531:Generated_Source\PSoC4/EZI2C.c ****         #if (EZI2C_RX_SCL_MOSI_PIN)
 532:Generated_Source\PSoC4/EZI2C.c ****             hsiomSel[EZI2C_RX_SCL_MOSI_PIN_INDEX] = EZI2C_RX_SCL_MOSI_HSIOM_SEL_SPI;
 533:Generated_Source\PSoC4/EZI2C.c ****         #elif (EZI2C_RX_WAKE_SCL_MOSI_PIN)
 534:Generated_Source\PSoC4/EZI2C.c ****             hsiomSel[EZI2C_RX_WAKE_SCL_MOSI_PIN_INDEX] = EZI2C_RX_WAKE_SCL_MOSI_HSIOM_SEL_SPI;
 535:Generated_Source\PSoC4/EZI2C.c ****         #else
 536:Generated_Source\PSoC4/EZI2C.c ****         #endif /* (EZI2C_RX_SCL_MOSI_PIN) */
 537:Generated_Source\PSoC4/EZI2C.c ****         
 538:Generated_Source\PSoC4/EZI2C.c ****         #if (EZI2C_TX_SDA_MISO_PIN)
 539:Generated_Source\PSoC4/EZI2C.c ****             hsiomSel[EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_TX_SDA_MISO_HSIOM_SEL_SPI;
 540:Generated_Source\PSoC4/EZI2C.c ****         #endif /* (EZI2C_TX_SDA_MISO_PIN) */
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 18


 541:Generated_Source\PSoC4/EZI2C.c ****         
 542:Generated_Source\PSoC4/EZI2C.c ****         #if (EZI2C_SCLK_PIN)
 543:Generated_Source\PSoC4/EZI2C.c ****             hsiomSel[EZI2C_SCLK_PIN_INDEX] = EZI2C_SCLK_HSIOM_SEL_SPI;
 544:Generated_Source\PSoC4/EZI2C.c ****         #endif /* (EZI2C_SCLK_PIN) */
 545:Generated_Source\PSoC4/EZI2C.c **** 
 546:Generated_Source\PSoC4/EZI2C.c ****             if (EZI2C_SPI_SLAVE == subMode)
 547:Generated_Source\PSoC4/EZI2C.c ****             {
 548:Generated_Source\PSoC4/EZI2C.c ****                 /* Slave */
 549:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm[EZI2C_RX_SCL_MOSI_PIN_INDEX] = EZI2C_PIN_DM_DIG_HIZ;
 550:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm[EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 551:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm[EZI2C_SCLK_PIN_INDEX] = EZI2C_PIN_DM_DIG_HIZ;
 552:Generated_Source\PSoC4/EZI2C.c **** 
 553:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_SS0_PIN)
 554:Generated_Source\PSoC4/EZI2C.c ****                 /* Only SS0 is valid choice for Slave */
 555:Generated_Source\PSoC4/EZI2C.c ****                 hsiomSel[EZI2C_SS0_PIN_INDEX] = EZI2C_SS0_HSIOM_SEL_SPI;
 556:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm  [EZI2C_SS0_PIN_INDEX] = EZI2C_PIN_DM_DIG_HIZ;
 557:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_SS0_PIN) */
 558:Generated_Source\PSoC4/EZI2C.c **** 
 559:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_TX_SDA_MISO_PIN)
 560:Generated_Source\PSoC4/EZI2C.c ****                 /* Disable input buffer */
 561:Generated_Source\PSoC4/EZI2C.c ****                  pinsInBuf |= EZI2C_TX_SDA_MISO_PIN_MASK;
 562:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_TX_SDA_MISO_PIN) */
 563:Generated_Source\PSoC4/EZI2C.c ****             }
 564:Generated_Source\PSoC4/EZI2C.c ****             else 
 565:Generated_Source\PSoC4/EZI2C.c ****             {
 566:Generated_Source\PSoC4/EZI2C.c ****                 /* (Master) */
 567:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm[EZI2C_RX_SCL_MOSI_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 568:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm[EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_PIN_DM_DIG_HIZ;
 569:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm[EZI2C_SCLK_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 570:Generated_Source\PSoC4/EZI2C.c **** 
 571:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_SS0_PIN)
 572:Generated_Source\PSoC4/EZI2C.c ****                 hsiomSel [EZI2C_SS0_PIN_INDEX] = EZI2C_SS0_HSIOM_SEL_SPI;
 573:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm   [EZI2C_SS0_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 574:Generated_Source\PSoC4/EZI2C.c ****                 pinsInBuf |= EZI2C_SS0_PIN_MASK;
 575:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_SS0_PIN) */
 576:Generated_Source\PSoC4/EZI2C.c **** 
 577:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_SS1_PIN)
 578:Generated_Source\PSoC4/EZI2C.c ****                 hsiomSel [EZI2C_SS1_PIN_INDEX] = EZI2C_SS1_HSIOM_SEL_SPI;
 579:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm   [EZI2C_SS1_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 580:Generated_Source\PSoC4/EZI2C.c ****                 pinsInBuf |= EZI2C_SS1_PIN_MASK;
 581:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_SS1_PIN) */
 582:Generated_Source\PSoC4/EZI2C.c **** 
 583:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_SS2_PIN)
 584:Generated_Source\PSoC4/EZI2C.c ****                 hsiomSel [EZI2C_SS2_PIN_INDEX] = EZI2C_SS2_HSIOM_SEL_SPI;
 585:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm   [EZI2C_SS2_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 586:Generated_Source\PSoC4/EZI2C.c ****                 pinsInBuf |= EZI2C_SS2_PIN_MASK;
 587:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_SS2_PIN) */
 588:Generated_Source\PSoC4/EZI2C.c **** 
 589:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_SS3_PIN)
 590:Generated_Source\PSoC4/EZI2C.c ****                 hsiomSel [EZI2C_SS3_PIN_INDEX] = EZI2C_SS3_HSIOM_SEL_SPI;
 591:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm   [EZI2C_SS3_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 592:Generated_Source\PSoC4/EZI2C.c ****                 pinsInBuf |= EZI2C_SS3_PIN_MASK;
 593:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_SS3_PIN) */
 594:Generated_Source\PSoC4/EZI2C.c **** 
 595:Generated_Source\PSoC4/EZI2C.c ****                 /* Disable input buffers */
 596:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_RX_SCL_MOSI_PIN)
 597:Generated_Source\PSoC4/EZI2C.c ****                 pinsInBuf |= EZI2C_RX_SCL_MOSI_PIN_MASK;
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 19


 598:Generated_Source\PSoC4/EZI2C.c ****             #elif (EZI2C_RX_WAKE_SCL_MOSI_PIN)
 599:Generated_Source\PSoC4/EZI2C.c ****                 pinsInBuf |= EZI2C_RX_WAKE_SCL_MOSI_PIN_MASK;
 600:Generated_Source\PSoC4/EZI2C.c ****             #else
 601:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_RX_SCL_MOSI_PIN) */
 602:Generated_Source\PSoC4/EZI2C.c **** 
 603:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_SCLK_PIN)
 604:Generated_Source\PSoC4/EZI2C.c ****                 pinsInBuf |= EZI2C_SCLK_PIN_MASK;
 605:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_SCLK_PIN) */
 606:Generated_Source\PSoC4/EZI2C.c ****             }
 607:Generated_Source\PSoC4/EZI2C.c ****         }
 608:Generated_Source\PSoC4/EZI2C.c ****         else /* UART */
 609:Generated_Source\PSoC4/EZI2C.c ****         {
 610:Generated_Source\PSoC4/EZI2C.c ****             if (EZI2C_UART_MODE_SMARTCARD == subMode)
 611:Generated_Source\PSoC4/EZI2C.c ****             {
 612:Generated_Source\PSoC4/EZI2C.c ****                 /* SmartCard */
 613:Generated_Source\PSoC4/EZI2C.c ****             #if (EZI2C_TX_SDA_MISO_PIN)
 614:Generated_Source\PSoC4/EZI2C.c ****                 hsiomSel[EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_TX_SDA_MISO_HSIOM_SEL_UART;
 615:Generated_Source\PSoC4/EZI2C.c ****                 pinsDm  [EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_PIN_DM_OD_LO;
 616:Generated_Source\PSoC4/EZI2C.c ****             #endif /* (EZI2C_TX_SDA_MISO_PIN) */
 617:Generated_Source\PSoC4/EZI2C.c ****             }
 618:Generated_Source\PSoC4/EZI2C.c ****             else /* Standard or IrDA */
 619:Generated_Source\PSoC4/EZI2C.c ****             {
 620:Generated_Source\PSoC4/EZI2C.c ****                 if (0u != (EZI2C_UART_RX_PIN_ENABLE & uartEnableMask))
 621:Generated_Source\PSoC4/EZI2C.c ****                 {
 622:Generated_Source\PSoC4/EZI2C.c ****                 #if (EZI2C_RX_SCL_MOSI_PIN)
 623:Generated_Source\PSoC4/EZI2C.c ****                     hsiomSel[EZI2C_RX_SCL_MOSI_PIN_INDEX] = EZI2C_RX_SCL_MOSI_HSIOM_SEL_UART;
 624:Generated_Source\PSoC4/EZI2C.c ****                     pinsDm  [EZI2C_RX_SCL_MOSI_PIN_INDEX] = EZI2C_PIN_DM_DIG_HIZ;
 625:Generated_Source\PSoC4/EZI2C.c ****                 #elif (EZI2C_RX_WAKE_SCL_MOSI_PIN)
 626:Generated_Source\PSoC4/EZI2C.c ****                     hsiomSel[EZI2C_RX_WAKE_SCL_MOSI_PIN_INDEX] = EZI2C_RX_WAKE_SCL_MOSI_HSIOM_SEL_U
 627:Generated_Source\PSoC4/EZI2C.c ****                     pinsDm  [EZI2C_RX_WAKE_SCL_MOSI_PIN_INDEX] = EZI2C_PIN_DM_DIG_HIZ;
 628:Generated_Source\PSoC4/EZI2C.c ****                 #else
 629:Generated_Source\PSoC4/EZI2C.c ****                 #endif /* (EZI2C_RX_SCL_MOSI_PIN) */
 630:Generated_Source\PSoC4/EZI2C.c ****                 }
 631:Generated_Source\PSoC4/EZI2C.c **** 
 632:Generated_Source\PSoC4/EZI2C.c ****                 if (0u != (EZI2C_UART_TX_PIN_ENABLE & uartEnableMask))
 633:Generated_Source\PSoC4/EZI2C.c ****                 {
 634:Generated_Source\PSoC4/EZI2C.c ****                 #if (EZI2C_TX_SDA_MISO_PIN)
 635:Generated_Source\PSoC4/EZI2C.c ****                     hsiomSel[EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_TX_SDA_MISO_HSIOM_SEL_UART;
 636:Generated_Source\PSoC4/EZI2C.c ****                     pinsDm  [EZI2C_TX_SDA_MISO_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 637:Generated_Source\PSoC4/EZI2C.c ****                     
 638:Generated_Source\PSoC4/EZI2C.c ****                     /* Disable input buffer */
 639:Generated_Source\PSoC4/EZI2C.c ****                     pinsInBuf |= EZI2C_TX_SDA_MISO_PIN_MASK;
 640:Generated_Source\PSoC4/EZI2C.c ****                 #endif /* (EZI2C_TX_SDA_MISO_PIN) */
 641:Generated_Source\PSoC4/EZI2C.c ****                 }
 642:Generated_Source\PSoC4/EZI2C.c **** 
 643:Generated_Source\PSoC4/EZI2C.c ****             #if !(EZI2C_CY_SCBIP_V0 || EZI2C_CY_SCBIP_V1)
 644:Generated_Source\PSoC4/EZI2C.c ****                 if (EZI2C_UART_MODE_STD == subMode)
 645:Generated_Source\PSoC4/EZI2C.c ****                 {
 646:Generated_Source\PSoC4/EZI2C.c ****                     if (0u != (EZI2C_UART_CTS_PIN_ENABLE & uartEnableMask))
 647:Generated_Source\PSoC4/EZI2C.c ****                     {
 648:Generated_Source\PSoC4/EZI2C.c ****                         /* CTS input is multiplexed with SCLK */
 649:Generated_Source\PSoC4/EZI2C.c ****                     #if (EZI2C_SCLK_PIN)
 650:Generated_Source\PSoC4/EZI2C.c ****                         hsiomSel[EZI2C_SCLK_PIN_INDEX] = EZI2C_SCLK_HSIOM_SEL_UART;
 651:Generated_Source\PSoC4/EZI2C.c ****                         pinsDm  [EZI2C_SCLK_PIN_INDEX] = EZI2C_PIN_DM_DIG_HIZ;
 652:Generated_Source\PSoC4/EZI2C.c ****                     #endif /* (EZI2C_SCLK_PIN) */
 653:Generated_Source\PSoC4/EZI2C.c ****                     }
 654:Generated_Source\PSoC4/EZI2C.c **** 
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 20


 655:Generated_Source\PSoC4/EZI2C.c ****                     if (0u != (EZI2C_UART_RTS_PIN_ENABLE & uartEnableMask))
 656:Generated_Source\PSoC4/EZI2C.c ****                     {
 657:Generated_Source\PSoC4/EZI2C.c ****                         /* RTS output is multiplexed with SS0 */
 658:Generated_Source\PSoC4/EZI2C.c ****                     #if (EZI2C_SS0_PIN)
 659:Generated_Source\PSoC4/EZI2C.c ****                         hsiomSel[EZI2C_SS0_PIN_INDEX] = EZI2C_SS0_HSIOM_SEL_UART;
 660:Generated_Source\PSoC4/EZI2C.c ****                         pinsDm  [EZI2C_SS0_PIN_INDEX] = EZI2C_PIN_DM_STRONG;
 661:Generated_Source\PSoC4/EZI2C.c ****                         
 662:Generated_Source\PSoC4/EZI2C.c ****                         /* Disable input buffer */
 663:Generated_Source\PSoC4/EZI2C.c ****                         pinsInBuf |= EZI2C_SS0_PIN_MASK;
 664:Generated_Source\PSoC4/EZI2C.c ****                     #endif /* (EZI2C_SS0_PIN) */
 665:Generated_Source\PSoC4/EZI2C.c ****                     }
 666:Generated_Source\PSoC4/EZI2C.c ****                 }
 667:Generated_Source\PSoC4/EZI2C.c ****             #endif /* !(EZI2C_CY_SCBIP_V0 || EZI2C_CY_SCBIP_V1) */
 668:Generated_Source\PSoC4/EZI2C.c ****             }
 669:Generated_Source\PSoC4/EZI2C.c ****         }
 670:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (!EZI2C_CY_SCBIP_V1) */
 671:Generated_Source\PSoC4/EZI2C.c **** 
 672:Generated_Source\PSoC4/EZI2C.c ****     /* Configure pins: set HSIOM, DM and InputBufEnable */
 673:Generated_Source\PSoC4/EZI2C.c ****     /* Note: the DR register settings do not effect the pin output if HSIOM is other than GPIO */
 674:Generated_Source\PSoC4/EZI2C.c **** 
 675:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_RX_SCL_MOSI_PIN)
 676:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_HSIOM_SEL(EZI2C_RX_SCL_MOSI_HSIOM_REG,
 677:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_RX_SCL_MOSI_HSIOM_MASK,
 678:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_RX_SCL_MOSI_HSIOM_POS,
 679:Generated_Source\PSoC4/EZI2C.c ****                                         hsiomSel[EZI2C_RX_SCL_MOSI_PIN_INDEX]);
 680:Generated_Source\PSoC4/EZI2C.c **** 
 681:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_uart_rx_i2c_scl_spi_mosi_SetDriveMode((uint8) pinsDm[EZI2C_RX_SCL_MOSI_PIN_INDEX]);
 682:Generated_Source\PSoC4/EZI2C.c **** 
 683:Generated_Source\PSoC4/EZI2C.c ****         #if (!EZI2C_CY_SCBIP_V1)
 684:Generated_Source\PSoC4/EZI2C.c ****             EZI2C_SET_INP_DIS(EZI2C_uart_rx_i2c_scl_spi_mosi_INP_DIS,
 685:Generated_Source\PSoC4/EZI2C.c ****                                          EZI2C_uart_rx_i2c_scl_spi_mosi_MASK,
 686:Generated_Source\PSoC4/EZI2C.c ****                                          (0u != (pinsInBuf & EZI2C_RX_SCL_MOSI_PIN_MASK)));
 687:Generated_Source\PSoC4/EZI2C.c ****         #endif /* (!EZI2C_CY_SCBIP_V1) */
 688:Generated_Source\PSoC4/EZI2C.c ****     
 689:Generated_Source\PSoC4/EZI2C.c ****     #elif (EZI2C_RX_WAKE_SCL_MOSI_PIN)
 690:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_HSIOM_SEL(EZI2C_RX_WAKE_SCL_MOSI_HSIOM_REG,
 691:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_RX_WAKE_SCL_MOSI_HSIOM_MASK,
 692:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_RX_WAKE_SCL_MOSI_HSIOM_POS,
 693:Generated_Source\PSoC4/EZI2C.c ****                                        hsiomSel[EZI2C_RX_WAKE_SCL_MOSI_PIN_INDEX]);
 694:Generated_Source\PSoC4/EZI2C.c **** 
 695:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_uart_rx_wake_i2c_scl_spi_mosi_SetDriveMode((uint8)
 696:Generated_Source\PSoC4/EZI2C.c ****                                                                pinsDm[EZI2C_RX_WAKE_SCL_MOSI_PIN_IN
 697:Generated_Source\PSoC4/EZI2C.c **** 
 698:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_INP_DIS(EZI2C_uart_rx_wake_i2c_scl_spi_mosi_INP_DIS,
 699:Generated_Source\PSoC4/EZI2C.c ****                                      EZI2C_uart_rx_wake_i2c_scl_spi_mosi_MASK,
 700:Generated_Source\PSoC4/EZI2C.c ****                                      (0u != (pinsInBuf & EZI2C_RX_WAKE_SCL_MOSI_PIN_MASK)));
 701:Generated_Source\PSoC4/EZI2C.c **** 
 702:Generated_Source\PSoC4/EZI2C.c ****          /* Set interrupt on falling edge */
 703:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_INCFG_TYPE(EZI2C_RX_WAKE_SCL_MOSI_INTCFG_REG,
 704:Generated_Source\PSoC4/EZI2C.c ****                                         EZI2C_RX_WAKE_SCL_MOSI_INTCFG_TYPE_MASK,
 705:Generated_Source\PSoC4/EZI2C.c ****                                         EZI2C_RX_WAKE_SCL_MOSI_INTCFG_TYPE_POS,
 706:Generated_Source\PSoC4/EZI2C.c ****                                         EZI2C_INTCFG_TYPE_FALLING_EDGE);
 707:Generated_Source\PSoC4/EZI2C.c ****     #else
 708:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_RX_WAKE_SCL_MOSI_PIN) */
 709:Generated_Source\PSoC4/EZI2C.c **** 
 710:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_TX_SDA_MISO_PIN)
 711:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_HSIOM_SEL(EZI2C_TX_SDA_MISO_HSIOM_REG,
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 21


 712:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_TX_SDA_MISO_HSIOM_MASK,
 713:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_TX_SDA_MISO_HSIOM_POS,
 714:Generated_Source\PSoC4/EZI2C.c ****                                         hsiomSel[EZI2C_TX_SDA_MISO_PIN_INDEX]);
 715:Generated_Source\PSoC4/EZI2C.c **** 
 716:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_uart_tx_i2c_sda_spi_miso_SetDriveMode((uint8) pinsDm[EZI2C_TX_SDA_MISO_PIN_INDEX]);
 717:Generated_Source\PSoC4/EZI2C.c **** 
 718:Generated_Source\PSoC4/EZI2C.c ****     #if (!EZI2C_CY_SCBIP_V1)
 719:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_INP_DIS(EZI2C_uart_tx_i2c_sda_spi_miso_INP_DIS,
 720:Generated_Source\PSoC4/EZI2C.c ****                                      EZI2C_uart_tx_i2c_sda_spi_miso_MASK,
 721:Generated_Source\PSoC4/EZI2C.c ****                                     (0u != (pinsInBuf & EZI2C_TX_SDA_MISO_PIN_MASK)));
 722:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (!EZI2C_CY_SCBIP_V1) */
 723:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_RX_SCL_MOSI_PIN) */
 724:Generated_Source\PSoC4/EZI2C.c **** 
 725:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_SCLK_PIN)
 726:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_HSIOM_SEL(EZI2C_SCLK_HSIOM_REG,
 727:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SCLK_HSIOM_MASK,
 728:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SCLK_HSIOM_POS,
 729:Generated_Source\PSoC4/EZI2C.c ****                                        hsiomSel[EZI2C_SCLK_PIN_INDEX]);
 730:Generated_Source\PSoC4/EZI2C.c **** 
 731:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_spi_sclk_SetDriveMode((uint8) pinsDm[EZI2C_SCLK_PIN_INDEX]);
 732:Generated_Source\PSoC4/EZI2C.c **** 
 733:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_INP_DIS(EZI2C_spi_sclk_INP_DIS,
 734:Generated_Source\PSoC4/EZI2C.c ****                                      EZI2C_spi_sclk_MASK,
 735:Generated_Source\PSoC4/EZI2C.c ****                                      (0u != (pinsInBuf & EZI2C_SCLK_PIN_MASK)));
 736:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_SCLK_PIN) */
 737:Generated_Source\PSoC4/EZI2C.c **** 
 738:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_SS0_PIN)
 739:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_HSIOM_SEL(EZI2C_SS0_HSIOM_REG,
 740:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SS0_HSIOM_MASK,
 741:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SS0_HSIOM_POS,
 742:Generated_Source\PSoC4/EZI2C.c ****                                        hsiomSel[EZI2C_SS0_PIN_INDEX]);
 743:Generated_Source\PSoC4/EZI2C.c **** 
 744:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_spi_ss0_SetDriveMode((uint8) pinsDm[EZI2C_SS0_PIN_INDEX]);
 745:Generated_Source\PSoC4/EZI2C.c **** 
 746:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_INP_DIS(EZI2C_spi_ss0_INP_DIS,
 747:Generated_Source\PSoC4/EZI2C.c ****                                      EZI2C_spi_ss0_MASK,
 748:Generated_Source\PSoC4/EZI2C.c ****                                      (0u != (pinsInBuf & EZI2C_SS0_PIN_MASK)));
 749:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_SS0_PIN) */
 750:Generated_Source\PSoC4/EZI2C.c **** 
 751:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_SS1_PIN)
 752:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_HSIOM_SEL(EZI2C_SS1_HSIOM_REG,
 753:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SS1_HSIOM_MASK,
 754:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SS1_HSIOM_POS,
 755:Generated_Source\PSoC4/EZI2C.c ****                                        hsiomSel[EZI2C_SS1_PIN_INDEX]);
 756:Generated_Source\PSoC4/EZI2C.c **** 
 757:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_spi_ss1_SetDriveMode((uint8) pinsDm[EZI2C_SS1_PIN_INDEX]);
 758:Generated_Source\PSoC4/EZI2C.c **** 
 759:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_INP_DIS(EZI2C_spi_ss1_INP_DIS,
 760:Generated_Source\PSoC4/EZI2C.c ****                                      EZI2C_spi_ss1_MASK,
 761:Generated_Source\PSoC4/EZI2C.c ****                                      (0u != (pinsInBuf & EZI2C_SS1_PIN_MASK)));
 762:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_SS1_PIN) */
 763:Generated_Source\PSoC4/EZI2C.c **** 
 764:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_SS2_PIN)
 765:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_HSIOM_SEL(EZI2C_SS2_HSIOM_REG,
 766:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SS2_HSIOM_MASK,
 767:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SS2_HSIOM_POS,
 768:Generated_Source\PSoC4/EZI2C.c ****                                        hsiomSel[EZI2C_SS2_PIN_INDEX]);
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 22


 769:Generated_Source\PSoC4/EZI2C.c **** 
 770:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_spi_ss2_SetDriveMode((uint8) pinsDm[EZI2C_SS2_PIN_INDEX]);
 771:Generated_Source\PSoC4/EZI2C.c **** 
 772:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_INP_DIS(EZI2C_spi_ss2_INP_DIS,
 773:Generated_Source\PSoC4/EZI2C.c ****                                      EZI2C_spi_ss2_MASK,
 774:Generated_Source\PSoC4/EZI2C.c ****                                      (0u != (pinsInBuf & EZI2C_SS2_PIN_MASK)));
 775:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_SS2_PIN) */
 776:Generated_Source\PSoC4/EZI2C.c **** 
 777:Generated_Source\PSoC4/EZI2C.c ****     #if (EZI2C_SS3_PIN)
 778:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_HSIOM_SEL(EZI2C_SS3_HSIOM_REG,
 779:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SS3_HSIOM_MASK,
 780:Generated_Source\PSoC4/EZI2C.c ****                                        EZI2C_SS3_HSIOM_POS,
 781:Generated_Source\PSoC4/EZI2C.c ****                                        hsiomSel[EZI2C_SS3_PIN_INDEX]);
 782:Generated_Source\PSoC4/EZI2C.c **** 
 783:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_spi_ss3_SetDriveMode((uint8) pinsDm[EZI2C_SS3_PIN_INDEX]);
 784:Generated_Source\PSoC4/EZI2C.c **** 
 785:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_SET_INP_DIS(EZI2C_spi_ss3_INP_DIS,
 786:Generated_Source\PSoC4/EZI2C.c ****                                      EZI2C_spi_ss3_MASK,
 787:Generated_Source\PSoC4/EZI2C.c ****                                      (0u != (pinsInBuf & EZI2C_SS3_PIN_MASK)));
 788:Generated_Source\PSoC4/EZI2C.c ****     #endif /* (EZI2C_SS3_PIN) */
 789:Generated_Source\PSoC4/EZI2C.c ****     }
 790:Generated_Source\PSoC4/EZI2C.c **** 
 791:Generated_Source\PSoC4/EZI2C.c **** #endif /* (EZI2C_SCB_MODE_UNCONFIG_CONST_CFG) */
 792:Generated_Source\PSoC4/EZI2C.c **** 
 793:Generated_Source\PSoC4/EZI2C.c **** 
 794:Generated_Source\PSoC4/EZI2C.c **** #if (EZI2C_CY_SCBIP_V0 || EZI2C_CY_SCBIP_V1)
 795:Generated_Source\PSoC4/EZI2C.c ****     /*******************************************************************************
 796:Generated_Source\PSoC4/EZI2C.c ****     * Function Name: EZI2C_I2CSlaveNackGeneration
 797:Generated_Source\PSoC4/EZI2C.c ****     ****************************************************************************//**
 798:Generated_Source\PSoC4/EZI2C.c ****     *
 799:Generated_Source\PSoC4/EZI2C.c ****     *  Sets command to generate NACK to the address or data.
 800:Generated_Source\PSoC4/EZI2C.c ****     *
 801:Generated_Source\PSoC4/EZI2C.c ****     *******************************************************************************/
 802:Generated_Source\PSoC4/EZI2C.c ****     void EZI2C_I2CSlaveNackGeneration(void)
 803:Generated_Source\PSoC4/EZI2C.c ****     {
 430              		.loc 1 803 0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 1, uses_anonymous_args = 0
 434 0000 80B5     		push	{r7, lr}
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 7, -8
 437              		.cfi_offset 14, -4
 438 0002 00AF     		add	r7, sp, #0
 439              		.cfi_def_cfa_register 7
 804:Generated_Source\PSoC4/EZI2C.c ****         /* Check for EC_AM toggle condition: EC_AM and clock stretching for address are enabled */
 805:Generated_Source\PSoC4/EZI2C.c ****         if ((0u != (EZI2C_CTRL_REG & EZI2C_CTRL_EC_AM_MODE)) &&
 440              		.loc 1 805 0
 441 0004 0F4B     		ldr	r3, .L26
 442 0006 1A68     		ldr	r2, [r3]
 443 0008 8023     		movs	r3, #128
 444 000a 5B00     		lsls	r3, r3, #1
 445 000c 1340     		ands	r3, r2
 446 000e 12D0     		beq	.L25
 806:Generated_Source\PSoC4/EZI2C.c ****             (0u == (EZI2C_I2C_CTRL_REG & EZI2C_I2C_CTRL_S_NOT_READY_ADDR_NACK)))
 447              		.loc 1 806 0 discriminator 1
 448 0010 0D4B     		ldr	r3, .L26+4
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 23


 449 0012 1A68     		ldr	r2, [r3]
 450 0014 8023     		movs	r3, #128
 451 0016 DB01     		lsls	r3, r3, #7
 452 0018 1340     		ands	r3, r2
 805:Generated_Source\PSoC4/EZI2C.c ****             (0u == (EZI2C_I2C_CTRL_REG & EZI2C_I2C_CTRL_S_NOT_READY_ADDR_NACK)))
 453              		.loc 1 805 0 discriminator 1
 454 001a 0CD1     		bne	.L25
 807:Generated_Source\PSoC4/EZI2C.c ****         {
 808:Generated_Source\PSoC4/EZI2C.c ****             /* Toggle EC_AM before NACK generation */
 809:Generated_Source\PSoC4/EZI2C.c ****             EZI2C_CTRL_REG &= ~EZI2C_CTRL_EC_AM_MODE;
 455              		.loc 1 809 0
 456 001c 094B     		ldr	r3, .L26
 457 001e 094A     		ldr	r2, .L26
 458 0020 1268     		ldr	r2, [r2]
 459 0022 0A49     		ldr	r1, .L26+8
 460 0024 0A40     		ands	r2, r1
 461 0026 1A60     		str	r2, [r3]
 810:Generated_Source\PSoC4/EZI2C.c ****             EZI2C_CTRL_REG |=  EZI2C_CTRL_EC_AM_MODE;
 462              		.loc 1 810 0
 463 0028 064B     		ldr	r3, .L26
 464 002a 064A     		ldr	r2, .L26
 465 002c 1268     		ldr	r2, [r2]
 466 002e 8021     		movs	r1, #128
 467 0030 4900     		lsls	r1, r1, #1
 468 0032 0A43     		orrs	r2, r1
 469 0034 1A60     		str	r2, [r3]
 470              	.L25:
 811:Generated_Source\PSoC4/EZI2C.c ****         }
 812:Generated_Source\PSoC4/EZI2C.c **** 
 813:Generated_Source\PSoC4/EZI2C.c ****         EZI2C_I2C_SLAVE_CMD_REG = EZI2C_I2C_SLAVE_CMD_S_NACK;
 471              		.loc 1 813 0
 472 0036 064B     		ldr	r3, .L26+12
 473 0038 0222     		movs	r2, #2
 474 003a 1A60     		str	r2, [r3]
 814:Generated_Source\PSoC4/EZI2C.c ****     }
 475              		.loc 1 814 0
 476 003c C046     		nop
 477 003e BD46     		mov	sp, r7
 478              		@ sp needed
 479 0040 80BD     		pop	{r7, pc}
 480              	.L27:
 481 0042 C046     		.align	2
 482              	.L26:
 483 0044 00000740 		.word	1074200576
 484 0048 60000740 		.word	1074200672
 485 004c FFFEFFFF 		.word	-257
 486 0050 6C000740 		.word	1074200684
 487              		.cfi_endproc
 488              	.LFE10:
 489              		.size	EZI2C_I2CSlaveNackGeneration, .-EZI2C_I2CSlaveNackGeneration
 490              		.text
 491              	.Letext0:
 492              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 493              		.section	.debug_info,"",%progbits
 494              	.Ldebug_info0:
 495 0000 F9010000 		.4byte	0x1f9
 496 0004 0400     		.2byte	0x4
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 24


 497 0006 00000000 		.4byte	.Ldebug_abbrev0
 498 000a 04       		.byte	0x4
 499 000b 01       		.uleb128 0x1
 500 000c D4000000 		.4byte	.LASF34
 501 0010 0C       		.byte	0xc
 502 0011 DC020000 		.4byte	.LASF35
 503 0015 62010000 		.4byte	.LASF36
 504 0019 00000000 		.4byte	.Ldebug_ranges0+0
 505 001d 00000000 		.4byte	0
 506 0021 00000000 		.4byte	.Ldebug_line0
 507 0025 02       		.uleb128 0x2
 508 0026 01       		.byte	0x1
 509 0027 06       		.byte	0x6
 510 0028 D0020000 		.4byte	.LASF0
 511 002c 02       		.uleb128 0x2
 512 002d 01       		.byte	0x1
 513 002e 08       		.byte	0x8
 514 002f AE000000 		.4byte	.LASF1
 515 0033 02       		.uleb128 0x2
 516 0034 02       		.byte	0x2
 517 0035 05       		.byte	0x5
 518 0036 7A020000 		.4byte	.LASF2
 519 003a 02       		.uleb128 0x2
 520 003b 02       		.byte	0x2
 521 003c 07       		.byte	0x7
 522 003d 63000000 		.4byte	.LASF3
 523 0041 02       		.uleb128 0x2
 524 0042 04       		.byte	0x4
 525 0043 05       		.byte	0x5
 526 0044 AD020000 		.4byte	.LASF4
 527 0048 02       		.uleb128 0x2
 528 0049 04       		.byte	0x4
 529 004a 07       		.byte	0x7
 530 004b BC000000 		.4byte	.LASF5
 531 004f 02       		.uleb128 0x2
 532 0050 08       		.byte	0x8
 533 0051 05       		.byte	0x5
 534 0052 5C020000 		.4byte	.LASF6
 535 0056 02       		.uleb128 0x2
 536 0057 08       		.byte	0x8
 537 0058 07       		.byte	0x7
 538 0059 27020000 		.4byte	.LASF7
 539 005d 03       		.uleb128 0x3
 540 005e 04       		.byte	0x4
 541 005f 05       		.byte	0x5
 542 0060 696E7400 		.ascii	"int\000"
 543 0064 02       		.uleb128 0x2
 544 0065 04       		.byte	0x4
 545 0066 07       		.byte	0x7
 546 0067 02020000 		.4byte	.LASF8
 547 006b 04       		.uleb128 0x4
 548 006c CE000000 		.4byte	.LASF9
 549 0070 02       		.byte	0x2
 550 0071 D201     		.2byte	0x1d2
 551 0073 2C000000 		.4byte	0x2c
 552 0077 04       		.uleb128 0x4
 553 0078 FB010000 		.4byte	.LASF10
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 25


 554 007c 02       		.byte	0x2
 555 007d D401     		.2byte	0x1d4
 556 007f 48000000 		.4byte	0x48
 557 0083 02       		.uleb128 0x2
 558 0084 04       		.byte	0x4
 559 0085 04       		.byte	0x4
 560 0086 A8000000 		.4byte	.LASF11
 561 008a 02       		.uleb128 0x2
 562 008b 08       		.byte	0x8
 563 008c 04       		.byte	0x4
 564 008d EF010000 		.4byte	.LASF12
 565 0091 02       		.uleb128 0x2
 566 0092 01       		.byte	0x1
 567 0093 08       		.byte	0x8
 568 0094 6A020000 		.4byte	.LASF13
 569 0098 04       		.uleb128 0x4
 570 0099 00000000 		.4byte	.LASF14
 571 009d 02       		.byte	0x2
 572 009e 7E02     		.2byte	0x27e
 573 00a0 A4000000 		.4byte	0xa4
 574 00a4 05       		.uleb128 0x5
 575 00a5 77000000 		.4byte	0x77
 576 00a9 06       		.uleb128 0x6
 577 00aa 04       		.byte	0x4
 578 00ab AF000000 		.4byte	0xaf
 579 00af 07       		.uleb128 0x7
 580 00b0 02       		.uleb128 0x2
 581 00b1 08       		.byte	0x8
 582 00b2 04       		.byte	0x4
 583 00b3 C4020000 		.4byte	.LASF15
 584 00b7 02       		.uleb128 0x2
 585 00b8 04       		.byte	0x4
 586 00b9 07       		.byte	0x7
 587 00ba 53020000 		.4byte	.LASF16
 588 00be 08       		.uleb128 0x8
 589 00bf 6F020000 		.4byte	.LASF17
 590 00c3 01       		.byte	0x1
 591 00c4 7B       		.byte	0x7b
 592 00c5 00000000 		.4byte	.LFB0
 593 00c9 0E000000 		.4byte	.LFE0-.LFB0
 594 00cd 01       		.uleb128 0x1
 595 00ce 9C       		.byte	0x9c
 596 00cf 08       		.uleb128 0x8
 597 00d0 2B000000 		.4byte	.LASF18
 598 00d4 01       		.byte	0x1
 599 00d5 AB       		.byte	0xab
 600 00d6 00000000 		.4byte	.LFB1
 601 00da 24000000 		.4byte	.LFE1-.LFB1
 602 00de 01       		.uleb128 0x1
 603 00df 9C       		.byte	0x9c
 604 00e0 08       		.uleb128 0x8
 605 00e1 84020000 		.4byte	.LASF19
 606 00e5 01       		.byte	0x1
 607 00e6 D2       		.byte	0xd2
 608 00e7 00000000 		.4byte	.LFB2
 609 00eb 24000000 		.4byte	.LFE2-.LFB2
 610 00ef 01       		.uleb128 0x1
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 26


 611 00f0 9C       		.byte	0x9c
 612 00f1 08       		.uleb128 0x8
 613 00f2 38000000 		.4byte	.LASF20
 614 00f6 01       		.byte	0x1
 615 00f7 EF       		.byte	0xef
 616 00f8 00000000 		.4byte	.LFB3
 617 00fc 34000000 		.4byte	.LFE3-.LFB3
 618 0100 01       		.uleb128 0x1
 619 0101 9C       		.byte	0x9c
 620 0102 09       		.uleb128 0x9
 621 0103 76000000 		.4byte	.LASF21
 622 0107 01       		.byte	0x1
 623 0108 1701     		.2byte	0x117
 624 010a 00000000 		.4byte	.LFB4
 625 010e 34000000 		.4byte	.LFE4-.LFB4
 626 0112 01       		.uleb128 0x1
 627 0113 9C       		.byte	0x9c
 628 0114 37010000 		.4byte	0x137
 629 0118 0A       		.uleb128 0xa
 630 0119 25000000 		.4byte	.LASF23
 631 011d 01       		.byte	0x1
 632 011e 1701     		.2byte	0x117
 633 0120 77000000 		.4byte	0x77
 634 0124 02       		.uleb128 0x2
 635 0125 91       		.byte	0x91
 636 0126 6C       		.sleb128 -20
 637 0127 0B       		.uleb128 0xb
 638 0128 A2020000 		.4byte	.LASF24
 639 012c 01       		.byte	0x1
 640 012d 1901     		.2byte	0x119
 641 012f 77000000 		.4byte	0x77
 642 0133 02       		.uleb128 0x2
 643 0134 91       		.byte	0x91
 644 0135 74       		.sleb128 -12
 645 0136 00       		.byte	0
 646 0137 09       		.uleb128 0x9
 647 0138 3E020000 		.4byte	.LASF22
 648 013c 01       		.byte	0x1
 649 013d 3001     		.2byte	0x130
 650 013f 00000000 		.4byte	.LFB5
 651 0143 34000000 		.4byte	.LFE5-.LFB5
 652 0147 01       		.uleb128 0x1
 653 0148 9C       		.byte	0x9c
 654 0149 6C010000 		.4byte	0x16c
 655 014d 0A       		.uleb128 0xa
 656 014e 25000000 		.4byte	.LASF23
 657 0152 01       		.byte	0x1
 658 0153 3001     		.2byte	0x130
 659 0155 77000000 		.4byte	0x77
 660 0159 02       		.uleb128 0x2
 661 015a 91       		.byte	0x91
 662 015b 6C       		.sleb128 -20
 663 015c 0B       		.uleb128 0xb
 664 015d 06000000 		.4byte	.LASF25
 665 0161 01       		.byte	0x1
 666 0162 3201     		.2byte	0x132
 667 0164 77000000 		.4byte	0x77
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 27


 668 0168 02       		.uleb128 0x2
 669 0169 91       		.byte	0x91
 670 016a 74       		.sleb128 -12
 671 016b 00       		.byte	0
 672 016c 09       		.uleb128 0x9
 673 016d 43000000 		.4byte	.LASF26
 674 0171 01       		.byte	0x1
 675 0172 4F01     		.2byte	0x14f
 676 0174 00000000 		.4byte	.LFB6
 677 0178 1C000000 		.4byte	.LFE6-.LFB6
 678 017c 01       		.uleb128 0x1
 679 017d 9C       		.byte	0x9c
 680 017e 92010000 		.4byte	0x192
 681 0182 0A       		.uleb128 0xa
 682 0183 F6010000 		.4byte	.LASF27
 683 0187 01       		.byte	0x1
 684 0188 4F01     		.2byte	0x14f
 685 018a A9000000 		.4byte	0xa9
 686 018e 02       		.uleb128 0x2
 687 018f 91       		.byte	0x91
 688 0190 74       		.sleb128 -12
 689 0191 00       		.byte	0
 690 0192 0C       		.uleb128 0xc
 691 0193 11000000 		.4byte	.LASF28
 692 0197 01       		.byte	0x1
 693 0198 6401     		.2byte	0x164
 694 019a 00000000 		.4byte	.LFB7
 695 019e 10000000 		.4byte	.LFE7-.LFB7
 696 01a2 01       		.uleb128 0x1
 697 01a3 9C       		.byte	0x9c
 698 01a4 0D       		.uleb128 0xd
 699 01a5 0F020000 		.4byte	.LASF29
 700 01a9 01       		.byte	0x1
 701 01aa 7D01     		.2byte	0x17d
 702 01ac 00000000 		.4byte	.LFB8
 703 01b0 0A000000 		.4byte	.LFE8-.LFB8
 704 01b4 01       		.uleb128 0x1
 705 01b5 9C       		.byte	0x9c
 706 01b6 0C       		.uleb128 0xc
 707 01b7 90020000 		.4byte	.LASF30
 708 01bb 01       		.byte	0x1
 709 01bc A201     		.2byte	0x1a2
 710 01be 00000000 		.4byte	.LFB9
 711 01c2 0E000000 		.4byte	.LFE9-.LFB9
 712 01c6 01       		.uleb128 0x1
 713 01c7 9C       		.byte	0x9c
 714 01c8 0E       		.uleb128 0xe
 715 01c9 8B000000 		.4byte	.LASF31
 716 01cd 01       		.byte	0x1
 717 01ce 2203     		.2byte	0x322
 718 01d0 00000000 		.4byte	.LFB10
 719 01d4 54000000 		.4byte	.LFE10-.LFB10
 720 01d8 01       		.uleb128 0x1
 721 01d9 9C       		.byte	0x9c
 722 01da 0F       		.uleb128 0xf
 723 01db B6020000 		.4byte	.LASF32
 724 01df 01       		.byte	0x1
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 28


 725 01e0 51       		.byte	0x51
 726 01e1 6B000000 		.4byte	0x6b
 727 01e5 05       		.uleb128 0x5
 728 01e6 03       		.byte	0x3
 729 01e7 00000000 		.4byte	EZI2C_initVar
 730 01eb 0F       		.uleb128 0xf
 731 01ec D7010000 		.4byte	.LASF33
 732 01f0 01       		.byte	0x1
 733 01f1 61       		.byte	0x61
 734 01f2 A9000000 		.4byte	0xa9
 735 01f6 05       		.uleb128 0x5
 736 01f7 03       		.byte	0x3
 737 01f8 00000000 		.4byte	EZI2C_customIntrHandler
 738 01fc 00       		.byte	0
 739              		.section	.debug_abbrev,"",%progbits
 740              	.Ldebug_abbrev0:
 741 0000 01       		.uleb128 0x1
 742 0001 11       		.uleb128 0x11
 743 0002 01       		.byte	0x1
 744 0003 25       		.uleb128 0x25
 745 0004 0E       		.uleb128 0xe
 746 0005 13       		.uleb128 0x13
 747 0006 0B       		.uleb128 0xb
 748 0007 03       		.uleb128 0x3
 749 0008 0E       		.uleb128 0xe
 750 0009 1B       		.uleb128 0x1b
 751 000a 0E       		.uleb128 0xe
 752 000b 55       		.uleb128 0x55
 753 000c 17       		.uleb128 0x17
 754 000d 11       		.uleb128 0x11
 755 000e 01       		.uleb128 0x1
 756 000f 10       		.uleb128 0x10
 757 0010 17       		.uleb128 0x17
 758 0011 00       		.byte	0
 759 0012 00       		.byte	0
 760 0013 02       		.uleb128 0x2
 761 0014 24       		.uleb128 0x24
 762 0015 00       		.byte	0
 763 0016 0B       		.uleb128 0xb
 764 0017 0B       		.uleb128 0xb
 765 0018 3E       		.uleb128 0x3e
 766 0019 0B       		.uleb128 0xb
 767 001a 03       		.uleb128 0x3
 768 001b 0E       		.uleb128 0xe
 769 001c 00       		.byte	0
 770 001d 00       		.byte	0
 771 001e 03       		.uleb128 0x3
 772 001f 24       		.uleb128 0x24
 773 0020 00       		.byte	0
 774 0021 0B       		.uleb128 0xb
 775 0022 0B       		.uleb128 0xb
 776 0023 3E       		.uleb128 0x3e
 777 0024 0B       		.uleb128 0xb
 778 0025 03       		.uleb128 0x3
 779 0026 08       		.uleb128 0x8
 780 0027 00       		.byte	0
 781 0028 00       		.byte	0
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 29


 782 0029 04       		.uleb128 0x4
 783 002a 16       		.uleb128 0x16
 784 002b 00       		.byte	0
 785 002c 03       		.uleb128 0x3
 786 002d 0E       		.uleb128 0xe
 787 002e 3A       		.uleb128 0x3a
 788 002f 0B       		.uleb128 0xb
 789 0030 3B       		.uleb128 0x3b
 790 0031 05       		.uleb128 0x5
 791 0032 49       		.uleb128 0x49
 792 0033 13       		.uleb128 0x13
 793 0034 00       		.byte	0
 794 0035 00       		.byte	0
 795 0036 05       		.uleb128 0x5
 796 0037 35       		.uleb128 0x35
 797 0038 00       		.byte	0
 798 0039 49       		.uleb128 0x49
 799 003a 13       		.uleb128 0x13
 800 003b 00       		.byte	0
 801 003c 00       		.byte	0
 802 003d 06       		.uleb128 0x6
 803 003e 0F       		.uleb128 0xf
 804 003f 00       		.byte	0
 805 0040 0B       		.uleb128 0xb
 806 0041 0B       		.uleb128 0xb
 807 0042 49       		.uleb128 0x49
 808 0043 13       		.uleb128 0x13
 809 0044 00       		.byte	0
 810 0045 00       		.byte	0
 811 0046 07       		.uleb128 0x7
 812 0047 15       		.uleb128 0x15
 813 0048 00       		.byte	0
 814 0049 27       		.uleb128 0x27
 815 004a 19       		.uleb128 0x19
 816 004b 00       		.byte	0
 817 004c 00       		.byte	0
 818 004d 08       		.uleb128 0x8
 819 004e 2E       		.uleb128 0x2e
 820 004f 00       		.byte	0
 821 0050 3F       		.uleb128 0x3f
 822 0051 19       		.uleb128 0x19
 823 0052 03       		.uleb128 0x3
 824 0053 0E       		.uleb128 0xe
 825 0054 3A       		.uleb128 0x3a
 826 0055 0B       		.uleb128 0xb
 827 0056 3B       		.uleb128 0x3b
 828 0057 0B       		.uleb128 0xb
 829 0058 27       		.uleb128 0x27
 830 0059 19       		.uleb128 0x19
 831 005a 11       		.uleb128 0x11
 832 005b 01       		.uleb128 0x1
 833 005c 12       		.uleb128 0x12
 834 005d 06       		.uleb128 0x6
 835 005e 40       		.uleb128 0x40
 836 005f 18       		.uleb128 0x18
 837 0060 9642     		.uleb128 0x2116
 838 0062 19       		.uleb128 0x19
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 30


 839 0063 00       		.byte	0
 840 0064 00       		.byte	0
 841 0065 09       		.uleb128 0x9
 842 0066 2E       		.uleb128 0x2e
 843 0067 01       		.byte	0x1
 844 0068 3F       		.uleb128 0x3f
 845 0069 19       		.uleb128 0x19
 846 006a 03       		.uleb128 0x3
 847 006b 0E       		.uleb128 0xe
 848 006c 3A       		.uleb128 0x3a
 849 006d 0B       		.uleb128 0xb
 850 006e 3B       		.uleb128 0x3b
 851 006f 05       		.uleb128 0x5
 852 0070 27       		.uleb128 0x27
 853 0071 19       		.uleb128 0x19
 854 0072 11       		.uleb128 0x11
 855 0073 01       		.uleb128 0x1
 856 0074 12       		.uleb128 0x12
 857 0075 06       		.uleb128 0x6
 858 0076 40       		.uleb128 0x40
 859 0077 18       		.uleb128 0x18
 860 0078 9742     		.uleb128 0x2117
 861 007a 19       		.uleb128 0x19
 862 007b 01       		.uleb128 0x1
 863 007c 13       		.uleb128 0x13
 864 007d 00       		.byte	0
 865 007e 00       		.byte	0
 866 007f 0A       		.uleb128 0xa
 867 0080 05       		.uleb128 0x5
 868 0081 00       		.byte	0
 869 0082 03       		.uleb128 0x3
 870 0083 0E       		.uleb128 0xe
 871 0084 3A       		.uleb128 0x3a
 872 0085 0B       		.uleb128 0xb
 873 0086 3B       		.uleb128 0x3b
 874 0087 05       		.uleb128 0x5
 875 0088 49       		.uleb128 0x49
 876 0089 13       		.uleb128 0x13
 877 008a 02       		.uleb128 0x2
 878 008b 18       		.uleb128 0x18
 879 008c 00       		.byte	0
 880 008d 00       		.byte	0
 881 008e 0B       		.uleb128 0xb
 882 008f 34       		.uleb128 0x34
 883 0090 00       		.byte	0
 884 0091 03       		.uleb128 0x3
 885 0092 0E       		.uleb128 0xe
 886 0093 3A       		.uleb128 0x3a
 887 0094 0B       		.uleb128 0xb
 888 0095 3B       		.uleb128 0x3b
 889 0096 05       		.uleb128 0x5
 890 0097 49       		.uleb128 0x49
 891 0098 13       		.uleb128 0x13
 892 0099 02       		.uleb128 0x2
 893 009a 18       		.uleb128 0x18
 894 009b 00       		.byte	0
 895 009c 00       		.byte	0
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 31


 896 009d 0C       		.uleb128 0xc
 897 009e 2E       		.uleb128 0x2e
 898 009f 00       		.byte	0
 899 00a0 03       		.uleb128 0x3
 900 00a1 0E       		.uleb128 0xe
 901 00a2 3A       		.uleb128 0x3a
 902 00a3 0B       		.uleb128 0xb
 903 00a4 3B       		.uleb128 0x3b
 904 00a5 05       		.uleb128 0x5
 905 00a6 27       		.uleb128 0x27
 906 00a7 19       		.uleb128 0x19
 907 00a8 11       		.uleb128 0x11
 908 00a9 01       		.uleb128 0x1
 909 00aa 12       		.uleb128 0x12
 910 00ab 06       		.uleb128 0x6
 911 00ac 40       		.uleb128 0x40
 912 00ad 18       		.uleb128 0x18
 913 00ae 9642     		.uleb128 0x2116
 914 00b0 19       		.uleb128 0x19
 915 00b1 00       		.byte	0
 916 00b2 00       		.byte	0
 917 00b3 0D       		.uleb128 0xd
 918 00b4 2E       		.uleb128 0x2e
 919 00b5 00       		.byte	0
 920 00b6 03       		.uleb128 0x3
 921 00b7 0E       		.uleb128 0xe
 922 00b8 3A       		.uleb128 0x3a
 923 00b9 0B       		.uleb128 0xb
 924 00ba 3B       		.uleb128 0x3b
 925 00bb 05       		.uleb128 0x5
 926 00bc 27       		.uleb128 0x27
 927 00bd 19       		.uleb128 0x19
 928 00be 11       		.uleb128 0x11
 929 00bf 01       		.uleb128 0x1
 930 00c0 12       		.uleb128 0x12
 931 00c1 06       		.uleb128 0x6
 932 00c2 40       		.uleb128 0x40
 933 00c3 18       		.uleb128 0x18
 934 00c4 9742     		.uleb128 0x2117
 935 00c6 19       		.uleb128 0x19
 936 00c7 00       		.byte	0
 937 00c8 00       		.byte	0
 938 00c9 0E       		.uleb128 0xe
 939 00ca 2E       		.uleb128 0x2e
 940 00cb 00       		.byte	0
 941 00cc 3F       		.uleb128 0x3f
 942 00cd 19       		.uleb128 0x19
 943 00ce 03       		.uleb128 0x3
 944 00cf 0E       		.uleb128 0xe
 945 00d0 3A       		.uleb128 0x3a
 946 00d1 0B       		.uleb128 0xb
 947 00d2 3B       		.uleb128 0x3b
 948 00d3 05       		.uleb128 0x5
 949 00d4 27       		.uleb128 0x27
 950 00d5 19       		.uleb128 0x19
 951 00d6 11       		.uleb128 0x11
 952 00d7 01       		.uleb128 0x1
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 32


 953 00d8 12       		.uleb128 0x12
 954 00d9 06       		.uleb128 0x6
 955 00da 40       		.uleb128 0x40
 956 00db 18       		.uleb128 0x18
 957 00dc 9742     		.uleb128 0x2117
 958 00de 19       		.uleb128 0x19
 959 00df 00       		.byte	0
 960 00e0 00       		.byte	0
 961 00e1 0F       		.uleb128 0xf
 962 00e2 34       		.uleb128 0x34
 963 00e3 00       		.byte	0
 964 00e4 03       		.uleb128 0x3
 965 00e5 0E       		.uleb128 0xe
 966 00e6 3A       		.uleb128 0x3a
 967 00e7 0B       		.uleb128 0xb
 968 00e8 3B       		.uleb128 0x3b
 969 00e9 0B       		.uleb128 0xb
 970 00ea 49       		.uleb128 0x49
 971 00eb 13       		.uleb128 0x13
 972 00ec 3F       		.uleb128 0x3f
 973 00ed 19       		.uleb128 0x19
 974 00ee 02       		.uleb128 0x2
 975 00ef 18       		.uleb128 0x18
 976 00f0 00       		.byte	0
 977 00f1 00       		.byte	0
 978 00f2 00       		.byte	0
 979              		.section	.debug_aranges,"",%progbits
 980 0000 6C000000 		.4byte	0x6c
 981 0004 0200     		.2byte	0x2
 982 0006 00000000 		.4byte	.Ldebug_info0
 983 000a 04       		.byte	0x4
 984 000b 00       		.byte	0
 985 000c 0000     		.2byte	0
 986 000e 0000     		.2byte	0
 987 0010 00000000 		.4byte	.LFB0
 988 0014 0E000000 		.4byte	.LFE0-.LFB0
 989 0018 00000000 		.4byte	.LFB1
 990 001c 24000000 		.4byte	.LFE1-.LFB1
 991 0020 00000000 		.4byte	.LFB2
 992 0024 24000000 		.4byte	.LFE2-.LFB2
 993 0028 00000000 		.4byte	.LFB3
 994 002c 34000000 		.4byte	.LFE3-.LFB3
 995 0030 00000000 		.4byte	.LFB4
 996 0034 34000000 		.4byte	.LFE4-.LFB4
 997 0038 00000000 		.4byte	.LFB5
 998 003c 34000000 		.4byte	.LFE5-.LFB5
 999 0040 00000000 		.4byte	.LFB6
 1000 0044 1C000000 		.4byte	.LFE6-.LFB6
 1001 0048 00000000 		.4byte	.LFB7
 1002 004c 10000000 		.4byte	.LFE7-.LFB7
 1003 0050 00000000 		.4byte	.LFB8
 1004 0054 0A000000 		.4byte	.LFE8-.LFB8
 1005 0058 00000000 		.4byte	.LFB9
 1006 005c 0E000000 		.4byte	.LFE9-.LFB9
 1007 0060 00000000 		.4byte	.LFB10
 1008 0064 54000000 		.4byte	.LFE10-.LFB10
 1009 0068 00000000 		.4byte	0
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 33


 1010 006c 00000000 		.4byte	0
 1011              		.section	.debug_ranges,"",%progbits
 1012              	.Ldebug_ranges0:
 1013 0000 00000000 		.4byte	.LFB0
 1014 0004 0E000000 		.4byte	.LFE0
 1015 0008 00000000 		.4byte	.LFB1
 1016 000c 24000000 		.4byte	.LFE1
 1017 0010 00000000 		.4byte	.LFB2
 1018 0014 24000000 		.4byte	.LFE2
 1019 0018 00000000 		.4byte	.LFB3
 1020 001c 34000000 		.4byte	.LFE3
 1021 0020 00000000 		.4byte	.LFB4
 1022 0024 34000000 		.4byte	.LFE4
 1023 0028 00000000 		.4byte	.LFB5
 1024 002c 34000000 		.4byte	.LFE5
 1025 0030 00000000 		.4byte	.LFB6
 1026 0034 1C000000 		.4byte	.LFE6
 1027 0038 00000000 		.4byte	.LFB7
 1028 003c 10000000 		.4byte	.LFE7
 1029 0040 00000000 		.4byte	.LFB8
 1030 0044 0A000000 		.4byte	.LFE8
 1031 0048 00000000 		.4byte	.LFB9
 1032 004c 0E000000 		.4byte	.LFE9
 1033 0050 00000000 		.4byte	.LFB10
 1034 0054 54000000 		.4byte	.LFE10
 1035 0058 00000000 		.4byte	0
 1036 005c 00000000 		.4byte	0
 1037              		.section	.debug_line,"",%progbits
 1038              	.Ldebug_line0:
 1039 0000 37010000 		.section	.debug_str,"MS",%progbits,1
 1039      02004200 
 1039      00000201 
 1039      FB0E0D00 
 1039      01010101 
 1040              	.LASF14:
 1041 0000 72656733 		.ascii	"reg32\000"
 1041      3200
 1042              	.LASF25:
 1043 0006 74784669 		.ascii	"txFifoCtrl\000"
 1043      666F4374 
 1043      726C00
 1044              	.LASF28:
 1045 0011 455A4932 		.ascii	"EZI2C_ScbEnableIntr\000"
 1045      435F5363 
 1045      62456E61 
 1045      626C6549 
 1045      6E747200 
 1046              	.LASF23:
 1047 0025 6C657665 		.ascii	"level\000"
 1047      6C00
 1048              	.LASF18:
 1049 002b 455A4932 		.ascii	"EZI2C_Enable\000"
 1049      435F456E 
 1049      61626C65 
 1049      00
 1050              	.LASF20:
 1051 0038 455A4932 		.ascii	"EZI2C_Stop\000"
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 34


 1051      435F5374 
 1051      6F7000
 1052              	.LASF26:
 1053 0043 455A4932 		.ascii	"EZI2C_SetCustomInterruptHandler\000"
 1053      435F5365 
 1053      74437573 
 1053      746F6D49 
 1053      6E746572 
 1054              	.LASF3:
 1055 0063 73686F72 		.ascii	"short unsigned int\000"
 1055      7420756E 
 1055      7369676E 
 1055      65642069 
 1055      6E7400
 1056              	.LASF21:
 1057 0076 455A4932 		.ascii	"EZI2C_SetRxFifoLevel\000"
 1057      435F5365 
 1057      74527846 
 1057      69666F4C 
 1057      6576656C 
 1058              	.LASF31:
 1059 008b 455A4932 		.ascii	"EZI2C_I2CSlaveNackGeneration\000"
 1059      435F4932 
 1059      43536C61 
 1059      76654E61 
 1059      636B4765 
 1060              	.LASF11:
 1061 00a8 666C6F61 		.ascii	"float\000"
 1061      7400
 1062              	.LASF1:
 1063 00ae 756E7369 		.ascii	"unsigned char\000"
 1063      676E6564 
 1063      20636861 
 1063      7200
 1064              	.LASF5:
 1065 00bc 6C6F6E67 		.ascii	"long unsigned int\000"
 1065      20756E73 
 1065      69676E65 
 1065      6420696E 
 1065      7400
 1066              	.LASF9:
 1067 00ce 75696E74 		.ascii	"uint8\000"
 1067      3800
 1068              	.LASF34:
 1069 00d4 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1069      43313120 
 1069      352E342E 
 1069      31203230 
 1069      31363036 
 1070 0107 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 1070      20726576 
 1070      6973696F 
 1070      6E203233 
 1070      37373135 
 1071 013a 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1071      66756E63 
 1071      74696F6E 
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 35


 1071      2D736563 
 1071      74696F6E 
 1072              	.LASF36:
 1073 0162 433A5C53 		.ascii	"C:\\SVN\\apps\\trunk\\Cypress Academy\\PSoC-101\\Pr"
 1073      564E5C61 
 1073      7070735C 
 1073      7472756E 
 1073      6B5C4379 
 1074 018f 6F6A6563 		.ascii	"ojects\\Team_Project\\Simon\\Simon_Slave_Pioneer\\S"
 1074      74735C54 
 1074      65616D5F 
 1074      50726F6A 
 1074      6563745C 
 1075 01be 696D6F6E 		.ascii	"imon_Slave_Pioneer.cydsn\000"
 1075      5F536C61 
 1075      76655F50 
 1075      696F6E65 
 1075      65722E63 
 1076              	.LASF33:
 1077 01d7 455A4932 		.ascii	"EZI2C_customIntrHandler\000"
 1077      435F6375 
 1077      73746F6D 
 1077      496E7472 
 1077      48616E64 
 1078              	.LASF12:
 1079 01ef 646F7562 		.ascii	"double\000"
 1079      6C6500
 1080              	.LASF27:
 1081 01f6 66756E63 		.ascii	"func\000"
 1081      00
 1082              	.LASF10:
 1083 01fb 75696E74 		.ascii	"uint32\000"
 1083      333200
 1084              	.LASF8:
 1085 0202 756E7369 		.ascii	"unsigned int\000"
 1085      676E6564 
 1085      20696E74 
 1085      00
 1086              	.LASF29:
 1087 020f 455A4932 		.ascii	"EZI2C_ScbModePostEnable\000"
 1087      435F5363 
 1087      624D6F64 
 1087      65506F73 
 1087      74456E61 
 1088              	.LASF7:
 1089 0227 6C6F6E67 		.ascii	"long long unsigned int\000"
 1089      206C6F6E 
 1089      6720756E 
 1089      7369676E 
 1089      65642069 
 1090              	.LASF22:
 1091 023e 455A4932 		.ascii	"EZI2C_SetTxFifoLevel\000"
 1091      435F5365 
 1091      74547846 
 1091      69666F4C 
 1091      6576656C 
 1092              	.LASF16:
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 36


 1093 0253 73697A65 		.ascii	"sizetype\000"
 1093      74797065 
 1093      00
 1094              	.LASF6:
 1095 025c 6C6F6E67 		.ascii	"long long int\000"
 1095      206C6F6E 
 1095      6720696E 
 1095      7400
 1096              	.LASF13:
 1097 026a 63686172 		.ascii	"char\000"
 1097      00
 1098              	.LASF17:
 1099 026f 455A4932 		.ascii	"EZI2C_Init\000"
 1099      435F496E 
 1099      697400
 1100              	.LASF2:
 1101 027a 73686F72 		.ascii	"short int\000"
 1101      7420696E 
 1101      7400
 1102              	.LASF19:
 1103 0284 455A4932 		.ascii	"EZI2C_Start\000"
 1103      435F5374 
 1103      61727400 
 1104              	.LASF30:
 1105 0290 455A4932 		.ascii	"EZI2C_ScbModeStop\000"
 1105      435F5363 
 1105      624D6F64 
 1105      6553746F 
 1105      7000
 1106              	.LASF24:
 1107 02a2 72784669 		.ascii	"rxFifoCtrl\000"
 1107      666F4374 
 1107      726C00
 1108              	.LASF4:
 1109 02ad 6C6F6E67 		.ascii	"long int\000"
 1109      20696E74 
 1109      00
 1110              	.LASF32:
 1111 02b6 455A4932 		.ascii	"EZI2C_initVar\000"
 1111      435F696E 
 1111      69745661 
 1111      7200
 1112              	.LASF15:
 1113 02c4 6C6F6E67 		.ascii	"long double\000"
 1113      20646F75 
 1113      626C6500 
 1114              	.LASF0:
 1115 02d0 7369676E 		.ascii	"signed char\000"
 1115      65642063 
 1115      68617200 
 1116              	.LASF35:
 1117 02dc 47656E65 		.ascii	"Generated_Source\\PSoC4\\EZI2C.c\000"
 1117      72617465 
 1117      645F536F 
 1117      75726365 
 1117      5C50536F 
 1118              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
ARM GAS  C:\Users\gjl\AppData\Local\Temp\cccPw0Zv.s 			page 37


