\begin{table}[H]
\begin{adjustbox}{width=1\textwidth}
\small
\begin{tabular}{|lllllll|}
\hline
\rowcolor[HTML]{34CDF9} 
\multicolumn{1}{|l|}{\cellcolor[HTML]{34CDF9}\textbf{Signal}} &
  \multicolumn{3}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Channel/Bit Numbers of Related RTI Blocks/RTLib Functions}} &
  \multicolumn{3}{l|}{\cellcolor[HTML]{34CDF9}\textbf{I/O Pin on …}} \\ \cline{5-7} 
\rowcolor[HTML]{34CDF9} 
\multicolumn{1}{|l|}{\cellcolor[HTML]{34CDF9}\textbf{}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Related RTI Block(s)}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Ch/Bit (RTI)}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Ch/Bit (RTILib)}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{DS1104}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Sub-D Conn.}} &
  \textbf{CP/CLP} \\ \hline
\multicolumn{7}{|l|}{\textbf{Slave DSP Bit I/O Unit}} \\ \hline
\multicolumn{7}{|l|}{\tabitem TTL voltage range} \\
\multicolumn{7}{|l|}{\tabitem Output current range: ±13 mA} \\
\multicolumn{1}{|l|}{SPWM7 *} &
  \multicolumn{1}{l|}{DS1104SL\_DSP\_BIT\_IN\_Cx} &
  \multicolumn{1}{l|}{Bit 0} &
  \multicolumn{1}{l|}{Group 2 bit 0} &
  \multicolumn{1}{l|}{P1 31} &
  \multicolumn{1}{l|}{P1B 6} &
  CP18 10 \\
\multicolumn{1}{|l|}{SPWM8 *} &
  \multicolumn{1}{l|}{DS1104SL\_DSP\_BIT\_OUT\_Cx} &
  \multicolumn{1}{l|}{Bit 1} &
  \multicolumn{1}{l|}{Group 2 bit 1} &
  \multicolumn{1}{l|}{P1 29} &
  \multicolumn{1}{l|}{P1B 22} &
  CP18 29 \\
\multicolumn{1}{|l|}{SPWM9 *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 2} &
  \multicolumn{1}{l|}{Group 2 bit 2} &
  \multicolumn{1}{l|}{P1 27} &
  \multicolumn{1}{l|}{P1B 38} &
  CP18 11 \\
\multicolumn{1}{|l|}{ST1PWM *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 3} &
  \multicolumn{1}{l|}{Group 2 bit 3} &
  \multicolumn{1}{l|}{P1 25} &
  \multicolumn{1}{l|}{P1B 21} &
  CP18 23 \\
\multicolumn{1}{|l|}{ST2PWM *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 4} &
  \multicolumn{1}{l|}{Group 2 bit 4} &
  \multicolumn{1}{l|}{P1 23} &
  \multicolumn{1}{l|}{P1B 37} &
  CP18 5 \\
\multicolumn{1}{|l|}{ST3PWM *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 5} &
  \multicolumn{1}{l|}{Group 2 bit 5} &
  \multicolumn{1}{l|}{P1 21} &
  \multicolumn{1}{l|}{P1A 20} &
  CP18 24 \\
\multicolumn{1}{|l|}{SCAP1 *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 6} &
  \multicolumn{1}{l|}{Group 3 bit 4} &
  \multicolumn{1}{l|}{P1 18} &
  \multicolumn{1}{l|}{P1A 20} &
  CP18 2 \\
\multicolumn{1}{|l|}{SCAP2 *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 7} &
  \multicolumn{1}{l|}{Group 3 bit 5} &
  \multicolumn{1}{l|}{P1 16} &
  \multicolumn{1}{l|}{P1A 36} &
  CP18 21 \\
\multicolumn{1}{|l|}{SCAP3 *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 8} &
  \multicolumn{1}{l|}{Group 3 bit 6} &
  \multicolumn{1}{l|}{P1 14} &
  \multicolumn{1}{l|}{P1A 3} &
  CP18 3 \\
\multicolumn{1}{|l|}{SCAP4 *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 9} &
  \multicolumn{1}{l|}{Group 3 bit 7} &
  \multicolumn{1}{l|}{P1 12} &
  \multicolumn{1}{l|}{P1A 19} &
  CP18 22 \\
\multicolumn{1}{|l|}{SCLK *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 10} &
  \multicolumn{1}{l|}{Group 4 bit 0} &
  \multicolumn{1}{l|}{P1 17} &
  \multicolumn{1}{l|}{P1B 20} &
  CP18 17 \\
\multicolumn{1}{|l|}{SSTE *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 11} &
  \multicolumn{1}{l|}{Group 4 bit 1} &
  \multicolumn{1}{l|}{P1 15} &
  \multicolumn{1}{l|}{P1B 36} &
  CP18 35 \\
\multicolumn{1}{|l|}{SSIMO *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 12} &
  \multicolumn{1}{l|}{Group 4 bit 2} &
  \multicolumn{1}{l|}{P1 13} &
  \multicolumn{1}{l|}{P1B 3} &
  CP18 16 \\
\multicolumn{1}{|l|}{SSOMI *} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 13} &
  \multicolumn{1}{l|}{Group 4 bit 3} &
  \multicolumn{1}{l|}{P1 11} &
  \multicolumn{1}{l|}{P1B 19} &
  CP18 34 \\ \hline
\end{tabular}
\end{adjustbox}
\caption{Slave DSP Bit I/O Unit}
\label{Slave DSP Bit I/O Unit}
\end{table}