module @NAME@ (
    input  logic        clk,
    input  logic        reset,
    input  logic [15:0] addr,
    input  logic [7:0]  wdata,
    output logic [7:0]  rdata,
    input  logic        read_en,
    input  logic        write_en
);

  always_comb begin
    if (read_en)
      rdata = @READ_VALUE@;
    else
      rdata = 8'h00;
  end

endmodule
