# Time-Heist
This is Digital Logic Design Verilog Basys 3 project : Alarm Clock & Stop Watch!


## Directories :
```bash
|
  |project1
    |Alarm Clock
      |project1.cache
      |project1.srcs
      |project1.runs
      |project1.hw
      |project1.xpr
    |Stopwatch
      |7segdisplay
      |constraint.xdc
```


## Alarm Clock : 
At start set current time & load it into FPGA.
Set the alarm time & turn on the alarm.
- Snooze Button
- Snooze Time
By default snooze time is one minute.
More details in [DLD_Report](https://github.com/cynicphoenix/Time-Heist/blob/master/DLD%20REPORT.pdf)


## Stop Watch :
Basic stop watch.
Minutes & Seconds only.
- Lap Feature
- Store 4 Lap Values
More details in [DLD_Report](https://github.com/cynicphoenix/Time-Heist/blob/master/DLD%20REPORT.pdf)


## Created by :
- [Amit Srivastava](https://github.com/cynicphoenix)
- [Soumil Kanwal](https://github.com/soumilkanwal80)
