{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 08:37:36 2020 " "Info: Processing started: Sun Mar 15 08:37:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off weikong -c weikong " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off weikong -c weikong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/ROM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "ROM.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/ROM.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shixu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shixu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shixu-BEHAVIOR " "Info: Found design unit 1: shixu-BEHAVIOR" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shixu " "Info: Found entity 1: shixu" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weikong.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file weikong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 weikong " "Info: Found entity 1: weikong" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "weikong " "Info: Elaborating entity \"weikong\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shixu shixu:inst " "Info: Elaborating entity \"shixu\" for hierarchy \"shixu:inst\"" {  } { { "weikong.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 576 1888 2016 672 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst5 " "Info: Elaborating entity \"74273\" for hierarchy \"74273:inst5\"" {  } { { "weikong.bdf" "inst5" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { -512 792 984 -392 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst5 " "Info: Elaborated megafunction instantiation \"74273:inst5\"" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { -512 792 984 -392 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst1 " "Info: Elaborating entity \"rom\" for hierarchy \"rom:inst1\"" {  } { { "weikong.bdf" "inst1" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { -232 1000 1152 -136 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst21 " "Info: Elaborating entity \"74244\" for hierarchy \"74244:inst21\"" {  } { { "weikong.bdf" "inst21" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { -80 984 1176 24 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst21 " "Info: Elaborated megafunction instantiation \"74244:inst21\"" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { -80 984 1176 24 "inst21" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst19 " "Info: Elaborating entity \"7474\" for hierarchy \"7474:inst19\"" {  } { { "weikong.bdf" "inst19" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 176 776 936 296 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst19 " "Info: Elaborated megafunction instantiation \"7474:inst19\"" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 176 776 936 296 "inst19" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74244:inst21\|36 rom:inst1\|q\[23\] " "Warning: Converted the fan-out from the tri-state buffer \"74244:inst21\|36\" to the node \"rom:inst1\|q\[23\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74244:inst21\|11 rom:inst1\|sub_wire0 " "Warning: Converted the fan-out from the tri-state buffer \"74244:inst21\|11\" to the node \"rom:inst1\|sub_wire0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74244:inst21\|10 rom:inst1\|sub_wire0 " "Warning: Converted the fan-out from the tri-state buffer \"74244:inst21\|10\" to the node \"rom:inst1\|sub_wire0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74244:inst21\|6 rom:inst1\|sub_wire0 " "Warning: Converted the fan-out from the tri-state buffer \"74244:inst21\|6\" to the node \"rom:inst1\|sub_wire0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "74244:inst21\|1 rom:inst1\|sub_wire0 " "Warning: Converted the fan-out from the tri-state buffer \"74244:inst21\|1\" to the node \"rom:inst1\|sub_wire0\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LDR4 GND " "Warning (13410): Pin \"LDR4\" is stuck at GND" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { -808 832 1008 -792 "LDR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S2 GND " "Warning (13410): Pin \"S2\" is stuck at GND" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { -760 1504 1680 -744 "S2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Info: Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Info: Implemented 85 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 08:37:37 2020 " "Info: Processing ended: Sun Mar 15 08:37:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
