
StateMashine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b2c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002d04  08002d04  00003d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d44  08002d44  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002d44  08002d44  00003d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d4c  08002d4c  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d4c  08002d4c  00003d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d50  08002d50  00003d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002d54  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000010  08002d64  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  08002d64  000040dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd4f  00000000  00000000  00004040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001db6  00000000  00000000  0000fd8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  00011b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000766  00000000  00000000  00012500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002451d  00000000  00000000  00012c66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca76  00000000  00000000  00037183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5c52  00000000  00000000  00043bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012984b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002618  00000000  00000000  00129890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0012bea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002cec 	.word	0x08002cec

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08002cec 	.word	0x08002cec

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b08a      	sub	sp, #40	@ 0x28
 8000548:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054a:	f107 0314 	add.w	r3, r7, #20
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800055a:	4b2b      	ldr	r3, [pc, #172]	@ (8000608 <MX_GPIO_Init+0xc4>)
 800055c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055e:	4a2a      	ldr	r2, [pc, #168]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000560:	f043 0304 	orr.w	r3, r3, #4
 8000564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000566:	4b28      	ldr	r3, [pc, #160]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800056a:	f003 0304 	and.w	r3, r3, #4
 800056e:	613b      	str	r3, [r7, #16]
 8000570:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000572:	4b25      	ldr	r3, [pc, #148]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000576:	4a24      	ldr	r2, [pc, #144]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000578:	f043 0320 	orr.w	r3, r3, #32
 800057c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800057e:	4b22      	ldr	r3, [pc, #136]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000582:	f003 0320 	and.w	r3, r3, #32
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800058a:	4b1f      	ldr	r3, [pc, #124]	@ (8000608 <MX_GPIO_Init+0xc4>)
 800058c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800058e:	4a1e      	ldr	r2, [pc, #120]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000590:	f043 0301 	orr.w	r3, r3, #1
 8000594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000596:	4b1c      	ldr	r3, [pc, #112]	@ (8000608 <MX_GPIO_Init+0xc4>)
 8000598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059a:	f003 0301 	and.w	r3, r3, #1
 800059e:	60bb      	str	r3, [r7, #8]
 80005a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a2:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <MX_GPIO_Init+0xc4>)
 80005a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005a6:	4a18      	ldr	r2, [pc, #96]	@ (8000608 <MX_GPIO_Init+0xc4>)
 80005a8:	f043 0302 	orr.w	r3, r3, #2
 80005ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ae:	4b16      	ldr	r3, [pc, #88]	@ (8000608 <MX_GPIO_Init+0xc4>)
 80005b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b2:	f003 0302 	and.w	r3, r3, #2
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2120      	movs	r1, #32
 80005be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005c2:	f000 fcb1 	bl	8000f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005cc:	2300      	movs	r3, #0
 80005ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d0:	2300      	movs	r3, #0
 80005d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005d4:	f107 0314 	add.w	r3, r7, #20
 80005d8:	4619      	mov	r1, r3
 80005da:	480c      	ldr	r0, [pc, #48]	@ (800060c <MX_GPIO_Init+0xc8>)
 80005dc:	f000 fb22 	bl	8000c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80005e0:	2320      	movs	r3, #32
 80005e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e4:	2301      	movs	r3, #1
 80005e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ec:	2300      	movs	r3, #0
 80005ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80005f0:	f107 0314 	add.w	r3, r7, #20
 80005f4:	4619      	mov	r1, r3
 80005f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005fa:	f000 fb13 	bl	8000c24 <HAL_GPIO_Init>

}
 80005fe:	bf00      	nop
 8000600:	3728      	adds	r7, #40	@ 0x28
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40021000 	.word	0x40021000
 800060c:	48000800 	.word	0x48000800

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000614:	f000 f9b1 	bl	800097a <HAL_Init>

  /* USER CODE BEGIN Init */
  Button_Init(&Button, LD2_GPIO_Port, LD2_Pin, TimerDebounce);
 8000618:	4b07      	ldr	r3, [pc, #28]	@ (8000638 <main+0x28>)
 800061a:	881b      	ldrh	r3, [r3, #0]
 800061c:	2220      	movs	r2, #32
 800061e:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000622:	4806      	ldr	r0, [pc, #24]	@ (800063c <main+0x2c>)
 8000624:	f000 f85d 	bl	80006e2 <Button_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000628:	f000 f80a 	bl	8000640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062c:	f7ff ff8a 	bl	8000544 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000630:	f000 f8d8 	bl	80007e4 <MX_LPUART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000634:	bf00      	nop
 8000636:	e7fd      	b.n	8000634 <main+0x24>
 8000638:	20000000 	.word	0x20000000
 800063c:	2000002c 	.word	0x2000002c

08000640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b094      	sub	sp, #80	@ 0x50
 8000644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000646:	f107 0318 	add.w	r3, r7, #24
 800064a:	2238      	movs	r2, #56	@ 0x38
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f002 fb20 	bl	8002c94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	605a      	str	r2, [r3, #4]
 800065c:	609a      	str	r2, [r3, #8]
 800065e:	60da      	str	r2, [r3, #12]
 8000660:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000662:	2000      	movs	r0, #0
 8000664:	f000 fc78 	bl	8000f58 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000668:	2302      	movs	r3, #2
 800066a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800066c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000670:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000672:	2340      	movs	r3, #64	@ 0x40
 8000674:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000676:	2302      	movs	r3, #2
 8000678:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067a:	2302      	movs	r3, #2
 800067c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800067e:	2304      	movs	r3, #4
 8000680:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000682:	2355      	movs	r3, #85	@ 0x55
 8000684:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000686:	2302      	movs	r3, #2
 8000688:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800068a:	2302      	movs	r3, #2
 800068c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800068e:	2302      	movs	r3, #2
 8000690:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000692:	f107 0318 	add.w	r3, r7, #24
 8000696:	4618      	mov	r0, r3
 8000698:	f000 fd12 	bl	80010c0 <HAL_RCC_OscConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006a2:	f000 f818 	bl	80006d6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a6:	230f      	movs	r3, #15
 80006a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006aa:	2303      	movs	r3, #3
 80006ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b6:	2300      	movs	r3, #0
 80006b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2104      	movs	r1, #4
 80006be:	4618      	mov	r0, r3
 80006c0:	f001 f810 	bl	80016e4 <HAL_RCC_ClockConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006ca:	f000 f804 	bl	80006d6 <Error_Handler>
  }
}
 80006ce:	bf00      	nop
 80006d0:	3750      	adds	r7, #80	@ 0x50
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d6:	b480      	push	{r7}
 80006d8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006da:	b672      	cpsid	i
}
 80006dc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006de:	bf00      	nop
 80006e0:	e7fd      	b.n	80006de <Error_Handler+0x8>

080006e2 <Button_Init>:

#include <main.h>
#include <state_mashine.h>

void Button_Init(Button_t *Button, GPIO_TypeDef *GpioPort, uint16_t GpioPin, uint32_t TimerDebounce)
{
 80006e2:	b480      	push	{r7}
 80006e4:	b085      	sub	sp, #20
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	60f8      	str	r0, [r7, #12]
 80006ea:	60b9      	str	r1, [r7, #8]
 80006ec:	603b      	str	r3, [r7, #0]
 80006ee:	4613      	mov	r3, r2
 80006f0:	80fb      	strh	r3, [r7, #6]
	Button->GpioPort = GpioPort;
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	68ba      	ldr	r2, [r7, #8]
 80006f6:	605a      	str	r2, [r3, #4]
	Button->GpioPin = GpioPin;
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	88fa      	ldrh	r2, [r7, #6]
 80006fc:	811a      	strh	r2, [r3, #8]

	Button->TimerDebounce = TimerDebounce;
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	683a      	ldr	r2, [r7, #0]
 8000702:	60da      	str	r2, [r3, #12]

	Button->State = IDLE;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	2200      	movs	r2, #0
 8000708:	701a      	strb	r2, [r3, #0]
}
 800070a:	bf00      	nop
 800070c:	3714      	adds	r7, #20
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
	...

08000718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800071e:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <HAL_MspInit+0x44>)
 8000720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000722:	4a0e      	ldr	r2, [pc, #56]	@ (800075c <HAL_MspInit+0x44>)
 8000724:	f043 0301 	orr.w	r3, r3, #1
 8000728:	6613      	str	r3, [r2, #96]	@ 0x60
 800072a:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <HAL_MspInit+0x44>)
 800072c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000736:	4b09      	ldr	r3, [pc, #36]	@ (800075c <HAL_MspInit+0x44>)
 8000738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800073a:	4a08      	ldr	r2, [pc, #32]	@ (800075c <HAL_MspInit+0x44>)
 800073c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000740:	6593      	str	r3, [r2, #88]	@ 0x58
 8000742:	4b06      	ldr	r3, [pc, #24]	@ (800075c <HAL_MspInit+0x44>)
 8000744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800074e:	f000 fca7 	bl	80010a0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40021000 	.word	0x40021000

08000760 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <NMI_Handler+0x4>

08000768 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800076c:	bf00      	nop
 800076e:	e7fd      	b.n	800076c <HardFault_Handler+0x4>

08000770 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000774:	bf00      	nop
 8000776:	e7fd      	b.n	8000774 <MemManage_Handler+0x4>

08000778 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800077c:	bf00      	nop
 800077e:	e7fd      	b.n	800077c <BusFault_Handler+0x4>

08000780 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <UsageFault_Handler+0x4>

08000788 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr

08000796 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000796:	b480      	push	{r7}
 8000798:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr

080007a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr

080007b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007b6:	f000 f933 	bl	8000a20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
	...

080007c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80007c4:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <SystemInit+0x20>)
 80007c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007ca:	4a05      	ldr	r2, [pc, #20]	@ (80007e0 <SystemInit+0x20>)
 80007cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80007e8:	4b21      	ldr	r3, [pc, #132]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 80007ea:	4a22      	ldr	r2, [pc, #136]	@ (8000874 <MX_LPUART1_UART_Init+0x90>)
 80007ec:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80007ee:	4b20      	ldr	r3, [pc, #128]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 80007f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007f4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000802:	4b1b      	ldr	r3, [pc, #108]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000808:	4b19      	ldr	r3, [pc, #100]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 800080a:	220c      	movs	r2, #12
 800080c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080e:	4b18      	ldr	r3, [pc, #96]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000814:	4b16      	ldr	r3, [pc, #88]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 8000816:	2200      	movs	r2, #0
 8000818:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800081a:	4b15      	ldr	r3, [pc, #84]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 800081c:	2200      	movs	r2, #0
 800081e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000820:	4b13      	ldr	r3, [pc, #76]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 8000822:	2200      	movs	r2, #0
 8000824:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000826:	4812      	ldr	r0, [pc, #72]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 8000828:	f001 fbc6 	bl	8001fb8 <HAL_UART_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000832:	f7ff ff50 	bl	80006d6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000836:	2100      	movs	r1, #0
 8000838:	480d      	ldr	r0, [pc, #52]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 800083a:	f002 f961 	bl	8002b00 <HAL_UARTEx_SetTxFifoThreshold>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000844:	f7ff ff47 	bl	80006d6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000848:	2100      	movs	r1, #0
 800084a:	4809      	ldr	r0, [pc, #36]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 800084c:	f002 f996 	bl	8002b7c <HAL_UARTEx_SetRxFifoThreshold>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000856:	f7ff ff3e 	bl	80006d6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_LPUART1_UART_Init+0x8c>)
 800085c:	f002 f917 	bl	8002a8e <HAL_UARTEx_DisableFifoMode>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000866:	f7ff ff36 	bl	80006d6 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000044 	.word	0x20000044
 8000874:	40008000 	.word	0x40008000

08000878 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b09e      	sub	sp, #120	@ 0x78
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
 800088e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000890:	f107 0310 	add.w	r3, r7, #16
 8000894:	2254      	movs	r2, #84	@ 0x54
 8000896:	2100      	movs	r1, #0
 8000898:	4618      	mov	r0, r3
 800089a:	f002 f9fb 	bl	8002c94 <memset>
  if(uartHandle->Instance==LPUART1)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a1f      	ldr	r2, [pc, #124]	@ (8000920 <HAL_UART_MspInit+0xa8>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d136      	bne.n	8000916 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80008a8:	2320      	movs	r3, #32
 80008aa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80008ac:	2300      	movs	r3, #0
 80008ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008b0:	f107 0310 	add.w	r3, r7, #16
 80008b4:	4618      	mov	r0, r3
 80008b6:	f001 f931 	bl	8001b1c <HAL_RCCEx_PeriphCLKConfig>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008c0:	f7ff ff09 	bl	80006d6 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80008c4:	4b17      	ldr	r3, [pc, #92]	@ (8000924 <HAL_UART_MspInit+0xac>)
 80008c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80008c8:	4a16      	ldr	r2, [pc, #88]	@ (8000924 <HAL_UART_MspInit+0xac>)
 80008ca:	f043 0301 	orr.w	r3, r3, #1
 80008ce:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80008d0:	4b14      	ldr	r3, [pc, #80]	@ (8000924 <HAL_UART_MspInit+0xac>)
 80008d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80008d4:	f003 0301 	and.w	r3, r3, #1
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008dc:	4b11      	ldr	r3, [pc, #68]	@ (8000924 <HAL_UART_MspInit+0xac>)
 80008de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e0:	4a10      	ldr	r2, [pc, #64]	@ (8000924 <HAL_UART_MspInit+0xac>)
 80008e2:	f043 0301 	orr.w	r3, r3, #1
 80008e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000924 <HAL_UART_MspInit+0xac>)
 80008ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ec:	f003 0301 	and.w	r3, r3, #1
 80008f0:	60bb      	str	r3, [r7, #8]
 80008f2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80008f4:	230c      	movs	r3, #12
 80008f6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f8:	2302      	movs	r3, #2
 80008fa:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000900:	2300      	movs	r3, #0
 8000902:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000904:	230c      	movs	r3, #12
 8000906:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000908:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800090c:	4619      	mov	r1, r3
 800090e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000912:	f000 f987 	bl	8000c24 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000916:	bf00      	nop
 8000918:	3778      	adds	r7, #120	@ 0x78
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40008000 	.word	0x40008000
 8000924:	40021000 	.word	0x40021000

08000928 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000928:	480d      	ldr	r0, [pc, #52]	@ (8000960 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800092a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800092c:	f7ff ff48 	bl	80007c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000930:	480c      	ldr	r0, [pc, #48]	@ (8000964 <LoopForever+0x6>)
  ldr r1, =_edata
 8000932:	490d      	ldr	r1, [pc, #52]	@ (8000968 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000934:	4a0d      	ldr	r2, [pc, #52]	@ (800096c <LoopForever+0xe>)
  movs r3, #0
 8000936:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000938:	e002      	b.n	8000940 <LoopCopyDataInit>

0800093a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800093a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800093c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800093e:	3304      	adds	r3, #4

08000940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000944:	d3f9      	bcc.n	800093a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000946:	4a0a      	ldr	r2, [pc, #40]	@ (8000970 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000948:	4c0a      	ldr	r4, [pc, #40]	@ (8000974 <LoopForever+0x16>)
  movs r3, #0
 800094a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800094c:	e001      	b.n	8000952 <LoopFillZerobss>

0800094e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800094e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000950:	3204      	adds	r2, #4

08000952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000954:	d3fb      	bcc.n	800094e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000956:	f002 f9a5 	bl	8002ca4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800095a:	f7ff fe59 	bl	8000610 <main>

0800095e <LoopForever>:

LoopForever:
    b LoopForever
 800095e:	e7fe      	b.n	800095e <LoopForever>
  ldr   r0, =_estack
 8000960:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000964:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000968:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800096c:	08002d54 	.word	0x08002d54
  ldr r2, =_sbss
 8000970:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000974:	200000dc 	.word	0x200000dc

08000978 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000978:	e7fe      	b.n	8000978 <ADC1_2_IRQHandler>

0800097a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	b082      	sub	sp, #8
 800097e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000980:	2300      	movs	r3, #0
 8000982:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000984:	2003      	movs	r0, #3
 8000986:	f000 f91b 	bl	8000bc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800098a:	2000      	movs	r0, #0
 800098c:	f000 f80e 	bl	80009ac <HAL_InitTick>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d002      	beq.n	800099c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000996:	2301      	movs	r3, #1
 8000998:	71fb      	strb	r3, [r7, #7]
 800099a:	e001      	b.n	80009a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800099c:	f7ff febc 	bl	8000718 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009a0:	79fb      	ldrb	r3, [r7, #7]

}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009b4:	2300      	movs	r3, #0
 80009b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80009b8:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <HAL_InitTick+0x68>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d022      	beq.n	8000a06 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80009c0:	4b15      	ldr	r3, [pc, #84]	@ (8000a18 <HAL_InitTick+0x6c>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	4b13      	ldr	r3, [pc, #76]	@ (8000a14 <HAL_InitTick+0x68>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80009cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80009d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80009d4:	4618      	mov	r0, r3
 80009d6:	f000 f918 	bl	8000c0a <HAL_SYSTICK_Config>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d10f      	bne.n	8000a00 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2b0f      	cmp	r3, #15
 80009e4:	d809      	bhi.n	80009fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009e6:	2200      	movs	r2, #0
 80009e8:	6879      	ldr	r1, [r7, #4]
 80009ea:	f04f 30ff 	mov.w	r0, #4294967295
 80009ee:	f000 f8f2 	bl	8000bd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009f2:	4a0a      	ldr	r2, [pc, #40]	@ (8000a1c <HAL_InitTick+0x70>)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6013      	str	r3, [r2, #0]
 80009f8:	e007      	b.n	8000a0a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
 80009fc:	73fb      	strb	r3, [r7, #15]
 80009fe:	e004      	b.n	8000a0a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a00:	2301      	movs	r3, #1
 8000a02:	73fb      	strb	r3, [r7, #15]
 8000a04:	e001      	b.n	8000a0a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a06:	2301      	movs	r3, #1
 8000a08:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3710      	adds	r7, #16
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	2000000c 	.word	0x2000000c
 8000a18:	20000004 	.word	0x20000004
 8000a1c:	20000008 	.word	0x20000008

08000a20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a24:	4b05      	ldr	r3, [pc, #20]	@ (8000a3c <HAL_IncTick+0x1c>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	4b05      	ldr	r3, [pc, #20]	@ (8000a40 <HAL_IncTick+0x20>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	4a03      	ldr	r2, [pc, #12]	@ (8000a3c <HAL_IncTick+0x1c>)
 8000a30:	6013      	str	r3, [r2, #0]
}
 8000a32:	bf00      	nop
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	200000d8 	.word	0x200000d8
 8000a40:	2000000c 	.word	0x2000000c

08000a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  return uwTick;
 8000a48:	4b03      	ldr	r3, [pc, #12]	@ (8000a58 <HAL_GetTick+0x14>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	200000d8 	.word	0x200000d8

08000a5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f003 0307 	and.w	r3, r3, #7
 8000a6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a72:	68ba      	ldr	r2, [r7, #8]
 8000a74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a78:	4013      	ands	r3, r2
 8000a7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a8e:	4a04      	ldr	r2, [pc, #16]	@ (8000aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	60d3      	str	r3, [r2, #12]
}
 8000a94:	bf00      	nop
 8000a96:	3714      	adds	r7, #20
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa8:	4b04      	ldr	r3, [pc, #16]	@ (8000abc <__NVIC_GetPriorityGrouping+0x18>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	0a1b      	lsrs	r3, r3, #8
 8000aae:	f003 0307 	and.w	r3, r3, #7
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	6039      	str	r1, [r7, #0]
 8000aca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db0a      	blt.n	8000aea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	b2da      	uxtb	r2, r3
 8000ad8:	490c      	ldr	r1, [pc, #48]	@ (8000b0c <__NVIC_SetPriority+0x4c>)
 8000ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ade:	0112      	lsls	r2, r2, #4
 8000ae0:	b2d2      	uxtb	r2, r2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ae8:	e00a      	b.n	8000b00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	4908      	ldr	r1, [pc, #32]	@ (8000b10 <__NVIC_SetPriority+0x50>)
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	f003 030f 	and.w	r3, r3, #15
 8000af6:	3b04      	subs	r3, #4
 8000af8:	0112      	lsls	r2, r2, #4
 8000afa:	b2d2      	uxtb	r2, r2
 8000afc:	440b      	add	r3, r1
 8000afe:	761a      	strb	r2, [r3, #24]
}
 8000b00:	bf00      	nop
 8000b02:	370c      	adds	r7, #12
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	e000e100 	.word	0xe000e100
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b089      	sub	sp, #36	@ 0x24
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	60f8      	str	r0, [r7, #12]
 8000b1c:	60b9      	str	r1, [r7, #8]
 8000b1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b28:	69fb      	ldr	r3, [r7, #28]
 8000b2a:	f1c3 0307 	rsb	r3, r3, #7
 8000b2e:	2b04      	cmp	r3, #4
 8000b30:	bf28      	it	cs
 8000b32:	2304      	movcs	r3, #4
 8000b34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	3304      	adds	r3, #4
 8000b3a:	2b06      	cmp	r3, #6
 8000b3c:	d902      	bls.n	8000b44 <NVIC_EncodePriority+0x30>
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	3b03      	subs	r3, #3
 8000b42:	e000      	b.n	8000b46 <NVIC_EncodePriority+0x32>
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b48:	f04f 32ff 	mov.w	r2, #4294967295
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b52:	43da      	mvns	r2, r3
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	401a      	ands	r2, r3
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	fa01 f303 	lsl.w	r3, r1, r3
 8000b66:	43d9      	mvns	r1, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b6c:	4313      	orrs	r3, r2
         );
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3724      	adds	r7, #36	@ 0x24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
	...

08000b7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	3b01      	subs	r3, #1
 8000b88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b8c:	d301      	bcc.n	8000b92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b8e:	2301      	movs	r3, #1
 8000b90:	e00f      	b.n	8000bb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b92:	4a0a      	ldr	r2, [pc, #40]	@ (8000bbc <SysTick_Config+0x40>)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3b01      	subs	r3, #1
 8000b98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b9a:	210f      	movs	r1, #15
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	f7ff ff8e 	bl	8000ac0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ba4:	4b05      	ldr	r3, [pc, #20]	@ (8000bbc <SysTick_Config+0x40>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000baa:	4b04      	ldr	r3, [pc, #16]	@ (8000bbc <SysTick_Config+0x40>)
 8000bac:	2207      	movs	r2, #7
 8000bae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	e000e010 	.word	0xe000e010

08000bc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f7ff ff47 	bl	8000a5c <__NVIC_SetPriorityGrouping>
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b086      	sub	sp, #24
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	4603      	mov	r3, r0
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
 8000be2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000be4:	f7ff ff5e 	bl	8000aa4 <__NVIC_GetPriorityGrouping>
 8000be8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	68b9      	ldr	r1, [r7, #8]
 8000bee:	6978      	ldr	r0, [r7, #20]
 8000bf0:	f7ff ff90 	bl	8000b14 <NVIC_EncodePriority>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bfa:	4611      	mov	r1, r2
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff ff5f 	bl	8000ac0 <__NVIC_SetPriority>
}
 8000c02:	bf00      	nop
 8000c04:	3718      	adds	r7, #24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	b082      	sub	sp, #8
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c12:	6878      	ldr	r0, [r7, #4]
 8000c14:	f7ff ffb2 	bl	8000b7c <SysTick_Config>
 8000c18:	4603      	mov	r3, r0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
	...

08000c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b087      	sub	sp, #28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000c32:	e15a      	b.n	8000eea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	2101      	movs	r1, #1
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c40:	4013      	ands	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f000 814c 	beq.w	8000ee4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f003 0303 	and.w	r3, r3, #3
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d005      	beq.n	8000c64 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c60:	2b02      	cmp	r3, #2
 8000c62:	d130      	bne.n	8000cc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	2203      	movs	r2, #3
 8000c70:	fa02 f303 	lsl.w	r3, r2, r3
 8000c74:	43db      	mvns	r3, r3
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	68da      	ldr	r2, [r3, #12]
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	693a      	ldr	r2, [r7, #16]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	091b      	lsrs	r3, r3, #4
 8000cb0:	f003 0201 	and.w	r2, r3, #1
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f003 0303 	and.w	r3, r3, #3
 8000cce:	2b03      	cmp	r3, #3
 8000cd0:	d017      	beq.n	8000d02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	68db      	ldr	r3, [r3, #12]
 8000cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	2203      	movs	r2, #3
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	f003 0303 	and.w	r3, r3, #3
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d123      	bne.n	8000d56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	08da      	lsrs	r2, r3, #3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3208      	adds	r2, #8
 8000d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	f003 0307 	and.w	r3, r3, #7
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	220f      	movs	r2, #15
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	43db      	mvns	r3, r3
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	691a      	ldr	r2, [r3, #16]
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	f003 0307 	and.w	r3, r3, #7
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	08da      	lsrs	r2, r3, #3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3208      	adds	r2, #8
 8000d50:	6939      	ldr	r1, [r7, #16]
 8000d52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	2203      	movs	r2, #3
 8000d62:	fa02 f303 	lsl.w	r3, r2, r3
 8000d66:	43db      	mvns	r3, r3
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f003 0203 	and.w	r2, r3, #3
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f000 80a6 	beq.w	8000ee4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d98:	4b5b      	ldr	r3, [pc, #364]	@ (8000f08 <HAL_GPIO_Init+0x2e4>)
 8000d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d9c:	4a5a      	ldr	r2, [pc, #360]	@ (8000f08 <HAL_GPIO_Init+0x2e4>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000da4:	4b58      	ldr	r3, [pc, #352]	@ (8000f08 <HAL_GPIO_Init+0x2e4>)
 8000da6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000db0:	4a56      	ldr	r2, [pc, #344]	@ (8000f0c <HAL_GPIO_Init+0x2e8>)
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	089b      	lsrs	r3, r3, #2
 8000db6:	3302      	adds	r3, #2
 8000db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	f003 0303 	and.w	r3, r3, #3
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	220f      	movs	r2, #15
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000dda:	d01f      	beq.n	8000e1c <HAL_GPIO_Init+0x1f8>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4a4c      	ldr	r2, [pc, #304]	@ (8000f10 <HAL_GPIO_Init+0x2ec>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d019      	beq.n	8000e18 <HAL_GPIO_Init+0x1f4>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a4b      	ldr	r2, [pc, #300]	@ (8000f14 <HAL_GPIO_Init+0x2f0>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d013      	beq.n	8000e14 <HAL_GPIO_Init+0x1f0>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a4a      	ldr	r2, [pc, #296]	@ (8000f18 <HAL_GPIO_Init+0x2f4>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d00d      	beq.n	8000e10 <HAL_GPIO_Init+0x1ec>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4a49      	ldr	r2, [pc, #292]	@ (8000f1c <HAL_GPIO_Init+0x2f8>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d007      	beq.n	8000e0c <HAL_GPIO_Init+0x1e8>
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	4a48      	ldr	r2, [pc, #288]	@ (8000f20 <HAL_GPIO_Init+0x2fc>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d101      	bne.n	8000e08 <HAL_GPIO_Init+0x1e4>
 8000e04:	2305      	movs	r3, #5
 8000e06:	e00a      	b.n	8000e1e <HAL_GPIO_Init+0x1fa>
 8000e08:	2306      	movs	r3, #6
 8000e0a:	e008      	b.n	8000e1e <HAL_GPIO_Init+0x1fa>
 8000e0c:	2304      	movs	r3, #4
 8000e0e:	e006      	b.n	8000e1e <HAL_GPIO_Init+0x1fa>
 8000e10:	2303      	movs	r3, #3
 8000e12:	e004      	b.n	8000e1e <HAL_GPIO_Init+0x1fa>
 8000e14:	2302      	movs	r3, #2
 8000e16:	e002      	b.n	8000e1e <HAL_GPIO_Init+0x1fa>
 8000e18:	2301      	movs	r3, #1
 8000e1a:	e000      	b.n	8000e1e <HAL_GPIO_Init+0x1fa>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	697a      	ldr	r2, [r7, #20]
 8000e20:	f002 0203 	and.w	r2, r2, #3
 8000e24:	0092      	lsls	r2, r2, #2
 8000e26:	4093      	lsls	r3, r2
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e2e:	4937      	ldr	r1, [pc, #220]	@ (8000f0c <HAL_GPIO_Init+0x2e8>)
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	089b      	lsrs	r3, r3, #2
 8000e34:	3302      	adds	r3, #2
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e3c:	4b39      	ldr	r3, [pc, #228]	@ (8000f24 <HAL_GPIO_Init+0x300>)
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	43db      	mvns	r3, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d003      	beq.n	8000e60 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e60:	4a30      	ldr	r2, [pc, #192]	@ (8000f24 <HAL_GPIO_Init+0x300>)
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e66:	4b2f      	ldr	r3, [pc, #188]	@ (8000f24 <HAL_GPIO_Init+0x300>)
 8000e68:	68db      	ldr	r3, [r3, #12]
 8000e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e8a:	4a26      	ldr	r2, [pc, #152]	@ (8000f24 <HAL_GPIO_Init+0x300>)
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000e90:	4b24      	ldr	r3, [pc, #144]	@ (8000f24 <HAL_GPIO_Init+0x300>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d003      	beq.n	8000eb4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8000f24 <HAL_GPIO_Init+0x300>)
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000eba:	4b1a      	ldr	r3, [pc, #104]	@ (8000f24 <HAL_GPIO_Init+0x300>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d003      	beq.n	8000ede <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ede:	4a11      	ldr	r2, [pc, #68]	@ (8000f24 <HAL_GPIO_Init+0x300>)
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	f47f ae9d 	bne.w	8000c34 <HAL_GPIO_Init+0x10>
  }
}
 8000efa:	bf00      	nop
 8000efc:	bf00      	nop
 8000efe:	371c      	adds	r7, #28
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	40010000 	.word	0x40010000
 8000f10:	48000400 	.word	0x48000400
 8000f14:	48000800 	.word	0x48000800
 8000f18:	48000c00 	.word	0x48000c00
 8000f1c:	48001000 	.word	0x48001000
 8000f20:	48001400 	.word	0x48001400
 8000f24:	40010400 	.word	0x40010400

08000f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	460b      	mov	r3, r1
 8000f32:	807b      	strh	r3, [r7, #2]
 8000f34:	4613      	mov	r3, r2
 8000f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f38:	787b      	ldrb	r3, [r7, #1]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f3e:	887a      	ldrh	r2, [r7, #2]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f44:	e002      	b.n	8000f4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f46:	887a      	ldrh	r2, [r7, #2]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d141      	bne.n	8000fea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f66:	4b4b      	ldr	r3, [pc, #300]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000f6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f72:	d131      	bne.n	8000fd8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f74:	4b47      	ldr	r3, [pc, #284]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f7a:	4a46      	ldr	r2, [pc, #280]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f84:	4b43      	ldr	r3, [pc, #268]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f8c:	4a41      	ldr	r2, [pc, #260]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f94:	4b40      	ldr	r3, [pc, #256]	@ (8001098 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2232      	movs	r2, #50	@ 0x32
 8000f9a:	fb02 f303 	mul.w	r3, r2, r3
 8000f9e:	4a3f      	ldr	r2, [pc, #252]	@ (800109c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa4:	0c9b      	lsrs	r3, r3, #18
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000faa:	e002      	b.n	8000fb2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fb2:	4b38      	ldr	r3, [pc, #224]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fbe:	d102      	bne.n	8000fc6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1f2      	bne.n	8000fac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fc6:	4b33      	ldr	r3, [pc, #204]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fd2:	d158      	bne.n	8001086 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	e057      	b.n	8001088 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000fd8:	4b2e      	ldr	r3, [pc, #184]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fde:	4a2d      	ldr	r2, [pc, #180]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fe0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000fe4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000fe8:	e04d      	b.n	8001086 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ff0:	d141      	bne.n	8001076 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000ff2:	4b28      	ldr	r3, [pc, #160]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ffe:	d131      	bne.n	8001064 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001000:	4b24      	ldr	r3, [pc, #144]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001006:	4a23      	ldr	r2, [pc, #140]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800100c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001010:	4b20      	ldr	r3, [pc, #128]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001018:	4a1e      	ldr	r2, [pc, #120]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800101a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800101e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001020:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2232      	movs	r2, #50	@ 0x32
 8001026:	fb02 f303 	mul.w	r3, r2, r3
 800102a:	4a1c      	ldr	r2, [pc, #112]	@ (800109c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800102c:	fba2 2303 	umull	r2, r3, r2, r3
 8001030:	0c9b      	lsrs	r3, r3, #18
 8001032:	3301      	adds	r3, #1
 8001034:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001036:	e002      	b.n	800103e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	3b01      	subs	r3, #1
 800103c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800103e:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800104a:	d102      	bne.n	8001052 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1f2      	bne.n	8001038 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001052:	4b10      	ldr	r3, [pc, #64]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800105a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800105e:	d112      	bne.n	8001086 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001060:	2303      	movs	r3, #3
 8001062:	e011      	b.n	8001088 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001064:	4b0b      	ldr	r3, [pc, #44]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800106a:	4a0a      	ldr	r2, [pc, #40]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800106c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001070:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001074:	e007      	b.n	8001086 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001076:	4b07      	ldr	r3, [pc, #28]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800107e:	4a05      	ldr	r2, [pc, #20]	@ (8001094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001080:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001084:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001086:	2300      	movs	r3, #0
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	40007000 	.word	0x40007000
 8001098:	20000004 	.word	0x20000004
 800109c:	431bde83 	.word	0x431bde83

080010a0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80010a4:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	4a04      	ldr	r2, [pc, #16]	@ (80010bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80010aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ae:	6093      	str	r3, [r2, #8]
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	40007000 	.word	0x40007000

080010c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b088      	sub	sp, #32
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e2fe      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d075      	beq.n	80011ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010de:	4b97      	ldr	r3, [pc, #604]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	f003 030c 	and.w	r3, r3, #12
 80010e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010e8:	4b94      	ldr	r3, [pc, #592]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	f003 0303 	and.w	r3, r3, #3
 80010f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	2b0c      	cmp	r3, #12
 80010f6:	d102      	bne.n	80010fe <HAL_RCC_OscConfig+0x3e>
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	2b03      	cmp	r3, #3
 80010fc:	d002      	beq.n	8001104 <HAL_RCC_OscConfig+0x44>
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	2b08      	cmp	r3, #8
 8001102:	d10b      	bne.n	800111c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001104:	4b8d      	ldr	r3, [pc, #564]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d05b      	beq.n	80011c8 <HAL_RCC_OscConfig+0x108>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d157      	bne.n	80011c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	e2d9      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001124:	d106      	bne.n	8001134 <HAL_RCC_OscConfig+0x74>
 8001126:	4b85      	ldr	r3, [pc, #532]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a84      	ldr	r2, [pc, #528]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 800112c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001130:	6013      	str	r3, [r2, #0]
 8001132:	e01d      	b.n	8001170 <HAL_RCC_OscConfig+0xb0>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800113c:	d10c      	bne.n	8001158 <HAL_RCC_OscConfig+0x98>
 800113e:	4b7f      	ldr	r3, [pc, #508]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a7e      	ldr	r2, [pc, #504]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001144:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001148:	6013      	str	r3, [r2, #0]
 800114a:	4b7c      	ldr	r3, [pc, #496]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a7b      	ldr	r2, [pc, #492]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001154:	6013      	str	r3, [r2, #0]
 8001156:	e00b      	b.n	8001170 <HAL_RCC_OscConfig+0xb0>
 8001158:	4b78      	ldr	r3, [pc, #480]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a77      	ldr	r2, [pc, #476]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 800115e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001162:	6013      	str	r3, [r2, #0]
 8001164:	4b75      	ldr	r3, [pc, #468]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a74      	ldr	r2, [pc, #464]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 800116a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800116e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d013      	beq.n	80011a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001178:	f7ff fc64 	bl	8000a44 <HAL_GetTick>
 800117c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001180:	f7ff fc60 	bl	8000a44 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b64      	cmp	r3, #100	@ 0x64
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e29e      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001192:	4b6a      	ldr	r3, [pc, #424]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d0f0      	beq.n	8001180 <HAL_RCC_OscConfig+0xc0>
 800119e:	e014      	b.n	80011ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011a0:	f7ff fc50 	bl	8000a44 <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011a8:	f7ff fc4c 	bl	8000a44 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b64      	cmp	r3, #100	@ 0x64
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e28a      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011ba:	4b60      	ldr	r3, [pc, #384]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d1f0      	bne.n	80011a8 <HAL_RCC_OscConfig+0xe8>
 80011c6:	e000      	b.n	80011ca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d075      	beq.n	80012c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d6:	4b59      	ldr	r3, [pc, #356]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	f003 030c 	and.w	r3, r3, #12
 80011de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011e0:	4b56      	ldr	r3, [pc, #344]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f003 0303 	and.w	r3, r3, #3
 80011e8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	2b0c      	cmp	r3, #12
 80011ee:	d102      	bne.n	80011f6 <HAL_RCC_OscConfig+0x136>
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d002      	beq.n	80011fc <HAL_RCC_OscConfig+0x13c>
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	2b04      	cmp	r3, #4
 80011fa:	d11f      	bne.n	800123c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011fc:	4b4f      	ldr	r3, [pc, #316]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001204:	2b00      	cmp	r3, #0
 8001206:	d005      	beq.n	8001214 <HAL_RCC_OscConfig+0x154>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e25d      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001214:	4b49      	ldr	r3, [pc, #292]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	691b      	ldr	r3, [r3, #16]
 8001220:	061b      	lsls	r3, r3, #24
 8001222:	4946      	ldr	r1, [pc, #280]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001224:	4313      	orrs	r3, r2
 8001226:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001228:	4b45      	ldr	r3, [pc, #276]	@ (8001340 <HAL_RCC_OscConfig+0x280>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff fbbd 	bl	80009ac <HAL_InitTick>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d043      	beq.n	80012c0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e249      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d023      	beq.n	800128c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001244:	4b3d      	ldr	r3, [pc, #244]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a3c      	ldr	r2, [pc, #240]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 800124a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800124e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001250:	f7ff fbf8 	bl	8000a44 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001258:	f7ff fbf4 	bl	8000a44 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e232      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800126a:	4b34      	ldr	r3, [pc, #208]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001272:	2b00      	cmp	r3, #0
 8001274:	d0f0      	beq.n	8001258 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001276:	4b31      	ldr	r3, [pc, #196]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	691b      	ldr	r3, [r3, #16]
 8001282:	061b      	lsls	r3, r3, #24
 8001284:	492d      	ldr	r1, [pc, #180]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001286:	4313      	orrs	r3, r2
 8001288:	604b      	str	r3, [r1, #4]
 800128a:	e01a      	b.n	80012c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800128c:	4b2b      	ldr	r3, [pc, #172]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a2a      	ldr	r2, [pc, #168]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001292:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001296:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001298:	f7ff fbd4 	bl	8000a44 <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012a0:	f7ff fbd0 	bl	8000a44 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e20e      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012b2:	4b22      	ldr	r3, [pc, #136]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1f0      	bne.n	80012a0 <HAL_RCC_OscConfig+0x1e0>
 80012be:	e000      	b.n	80012c2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d041      	beq.n	8001352 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d01c      	beq.n	8001310 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012d6:	4b19      	ldr	r3, [pc, #100]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80012d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012dc:	4a17      	ldr	r2, [pc, #92]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012e6:	f7ff fbad 	bl	8000a44 <HAL_GetTick>
 80012ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012ec:	e008      	b.n	8001300 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012ee:	f7ff fba9 	bl	8000a44 <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d901      	bls.n	8001300 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e1e7      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001300:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001302:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d0ef      	beq.n	80012ee <HAL_RCC_OscConfig+0x22e>
 800130e:	e020      	b.n	8001352 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001312:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001316:	4a09      	ldr	r2, [pc, #36]	@ (800133c <HAL_RCC_OscConfig+0x27c>)
 8001318:	f023 0301 	bic.w	r3, r3, #1
 800131c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001320:	f7ff fb90 	bl	8000a44 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001326:	e00d      	b.n	8001344 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001328:	f7ff fb8c 	bl	8000a44 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b02      	cmp	r3, #2
 8001334:	d906      	bls.n	8001344 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e1ca      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
 800133a:	bf00      	nop
 800133c:	40021000 	.word	0x40021000
 8001340:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001344:	4b8c      	ldr	r3, [pc, #560]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001346:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d1ea      	bne.n	8001328 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0304 	and.w	r3, r3, #4
 800135a:	2b00      	cmp	r3, #0
 800135c:	f000 80a6 	beq.w	80014ac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001360:	2300      	movs	r3, #0
 8001362:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001364:	4b84      	ldr	r3, [pc, #528]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d101      	bne.n	8001374 <HAL_RCC_OscConfig+0x2b4>
 8001370:	2301      	movs	r3, #1
 8001372:	e000      	b.n	8001376 <HAL_RCC_OscConfig+0x2b6>
 8001374:	2300      	movs	r3, #0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d00d      	beq.n	8001396 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800137a:	4b7f      	ldr	r3, [pc, #508]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 800137c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137e:	4a7e      	ldr	r2, [pc, #504]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001384:	6593      	str	r3, [r2, #88]	@ 0x58
 8001386:	4b7c      	ldr	r3, [pc, #496]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800138a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001392:	2301      	movs	r3, #1
 8001394:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001396:	4b79      	ldr	r3, [pc, #484]	@ (800157c <HAL_RCC_OscConfig+0x4bc>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d118      	bne.n	80013d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013a2:	4b76      	ldr	r3, [pc, #472]	@ (800157c <HAL_RCC_OscConfig+0x4bc>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a75      	ldr	r2, [pc, #468]	@ (800157c <HAL_RCC_OscConfig+0x4bc>)
 80013a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013ae:	f7ff fb49 	bl	8000a44 <HAL_GetTick>
 80013b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013b4:	e008      	b.n	80013c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013b6:	f7ff fb45 	bl	8000a44 <HAL_GetTick>
 80013ba:	4602      	mov	r2, r0
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d901      	bls.n	80013c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80013c4:	2303      	movs	r3, #3
 80013c6:	e183      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013c8:	4b6c      	ldr	r3, [pc, #432]	@ (800157c <HAL_RCC_OscConfig+0x4bc>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d0f0      	beq.n	80013b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d108      	bne.n	80013ee <HAL_RCC_OscConfig+0x32e>
 80013dc:	4b66      	ldr	r3, [pc, #408]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80013de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013e2:	4a65      	ldr	r2, [pc, #404]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013ec:	e024      	b.n	8001438 <HAL_RCC_OscConfig+0x378>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	2b05      	cmp	r3, #5
 80013f4:	d110      	bne.n	8001418 <HAL_RCC_OscConfig+0x358>
 80013f6:	4b60      	ldr	r3, [pc, #384]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80013f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013fc:	4a5e      	ldr	r2, [pc, #376]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80013fe:	f043 0304 	orr.w	r3, r3, #4
 8001402:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001406:	4b5c      	ldr	r3, [pc, #368]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800140c:	4a5a      	ldr	r2, [pc, #360]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 800140e:	f043 0301 	orr.w	r3, r3, #1
 8001412:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001416:	e00f      	b.n	8001438 <HAL_RCC_OscConfig+0x378>
 8001418:	4b57      	ldr	r3, [pc, #348]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 800141a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800141e:	4a56      	ldr	r2, [pc, #344]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001420:	f023 0301 	bic.w	r3, r3, #1
 8001424:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001428:	4b53      	ldr	r3, [pc, #332]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 800142a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800142e:	4a52      	ldr	r2, [pc, #328]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001430:	f023 0304 	bic.w	r3, r3, #4
 8001434:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d016      	beq.n	800146e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001440:	f7ff fb00 	bl	8000a44 <HAL_GetTick>
 8001444:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001446:	e00a      	b.n	800145e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001448:	f7ff fafc 	bl	8000a44 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001456:	4293      	cmp	r3, r2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e138      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800145e:	4b46      	ldr	r3, [pc, #280]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001464:	f003 0302 	and.w	r3, r3, #2
 8001468:	2b00      	cmp	r3, #0
 800146a:	d0ed      	beq.n	8001448 <HAL_RCC_OscConfig+0x388>
 800146c:	e015      	b.n	800149a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146e:	f7ff fae9 	bl	8000a44 <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001474:	e00a      	b.n	800148c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001476:	f7ff fae5 	bl	8000a44 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001484:	4293      	cmp	r3, r2
 8001486:	d901      	bls.n	800148c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e121      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800148c:	4b3a      	ldr	r3, [pc, #232]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 800148e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1ed      	bne.n	8001476 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800149a:	7ffb      	ldrb	r3, [r7, #31]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d105      	bne.n	80014ac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014a0:	4b35      	ldr	r3, [pc, #212]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80014a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a4:	4a34      	ldr	r2, [pc, #208]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80014a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014aa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0320 	and.w	r3, r3, #32
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d03c      	beq.n	8001532 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d01c      	beq.n	80014fa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80014c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80014c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80014c8:	f043 0301 	orr.w	r3, r3, #1
 80014cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d0:	f7ff fab8 	bl	8000a44 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014d8:	f7ff fab4 	bl	8000a44 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e0f2      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014ea:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80014ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d0ef      	beq.n	80014d8 <HAL_RCC_OscConfig+0x418>
 80014f8:	e01b      	b.n	8001532 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80014fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 80014fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001500:	4a1d      	ldr	r2, [pc, #116]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001502:	f023 0301 	bic.w	r3, r3, #1
 8001506:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800150a:	f7ff fa9b 	bl	8000a44 <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001510:	e008      	b.n	8001524 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001512:	f7ff fa97 	bl	8000a44 <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e0d5      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001524:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001526:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1ef      	bne.n	8001512 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	2b00      	cmp	r3, #0
 8001538:	f000 80c9 	beq.w	80016ce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800153c:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	f003 030c 	and.w	r3, r3, #12
 8001544:	2b0c      	cmp	r3, #12
 8001546:	f000 8083 	beq.w	8001650 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	2b02      	cmp	r3, #2
 8001550:	d15e      	bne.n	8001610 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001552:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a08      	ldr	r2, [pc, #32]	@ (8001578 <HAL_RCC_OscConfig+0x4b8>)
 8001558:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800155c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155e:	f7ff fa71 	bl	8000a44 <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001564:	e00c      	b.n	8001580 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001566:	f7ff fa6d 	bl	8000a44 <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d905      	bls.n	8001580 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e0ab      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
 8001578:	40021000 	.word	0x40021000
 800157c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001580:	4b55      	ldr	r3, [pc, #340]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1ec      	bne.n	8001566 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800158c:	4b52      	ldr	r3, [pc, #328]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 800158e:	68da      	ldr	r2, [r3, #12]
 8001590:	4b52      	ldr	r3, [pc, #328]	@ (80016dc <HAL_RCC_OscConfig+0x61c>)
 8001592:	4013      	ands	r3, r2
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	6a11      	ldr	r1, [r2, #32]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800159c:	3a01      	subs	r2, #1
 800159e:	0112      	lsls	r2, r2, #4
 80015a0:	4311      	orrs	r1, r2
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80015a6:	0212      	lsls	r2, r2, #8
 80015a8:	4311      	orrs	r1, r2
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80015ae:	0852      	lsrs	r2, r2, #1
 80015b0:	3a01      	subs	r2, #1
 80015b2:	0552      	lsls	r2, r2, #21
 80015b4:	4311      	orrs	r1, r2
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80015ba:	0852      	lsrs	r2, r2, #1
 80015bc:	3a01      	subs	r2, #1
 80015be:	0652      	lsls	r2, r2, #25
 80015c0:	4311      	orrs	r1, r2
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80015c6:	06d2      	lsls	r2, r2, #27
 80015c8:	430a      	orrs	r2, r1
 80015ca:	4943      	ldr	r1, [pc, #268]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 80015cc:	4313      	orrs	r3, r2
 80015ce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015d0:	4b41      	ldr	r3, [pc, #260]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a40      	ldr	r2, [pc, #256]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 80015d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015da:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015dc:	4b3e      	ldr	r3, [pc, #248]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	4a3d      	ldr	r2, [pc, #244]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 80015e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e8:	f7ff fa2c 	bl	8000a44 <HAL_GetTick>
 80015ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015ee:	e008      	b.n	8001602 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015f0:	f7ff fa28 	bl	8000a44 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d901      	bls.n	8001602 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e066      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001602:	4b35      	ldr	r3, [pc, #212]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d0f0      	beq.n	80015f0 <HAL_RCC_OscConfig+0x530>
 800160e:	e05e      	b.n	80016ce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001610:	4b31      	ldr	r3, [pc, #196]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a30      	ldr	r2, [pc, #192]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 8001616:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800161a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800161c:	f7ff fa12 	bl	8000a44 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001624:	f7ff fa0e 	bl	8000a44 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e04c      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001636:	4b28      	ldr	r3, [pc, #160]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1f0      	bne.n	8001624 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001642:	4b25      	ldr	r3, [pc, #148]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 8001644:	68da      	ldr	r2, [r3, #12]
 8001646:	4924      	ldr	r1, [pc, #144]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 8001648:	4b25      	ldr	r3, [pc, #148]	@ (80016e0 <HAL_RCC_OscConfig+0x620>)
 800164a:	4013      	ands	r3, r2
 800164c:	60cb      	str	r3, [r1, #12]
 800164e:	e03e      	b.n	80016ce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d101      	bne.n	800165c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e039      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800165c:	4b1e      	ldr	r3, [pc, #120]	@ (80016d8 <HAL_RCC_OscConfig+0x618>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	f003 0203 	and.w	r2, r3, #3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a1b      	ldr	r3, [r3, #32]
 800166c:	429a      	cmp	r2, r3
 800166e:	d12c      	bne.n	80016ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800167a:	3b01      	subs	r3, #1
 800167c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800167e:	429a      	cmp	r2, r3
 8001680:	d123      	bne.n	80016ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800168c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800168e:	429a      	cmp	r2, r3
 8001690:	d11b      	bne.n	80016ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800169c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800169e:	429a      	cmp	r2, r3
 80016a0:	d113      	bne.n	80016ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ac:	085b      	lsrs	r3, r3, #1
 80016ae:	3b01      	subs	r3, #1
 80016b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d109      	bne.n	80016ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016c0:	085b      	lsrs	r3, r3, #1
 80016c2:	3b01      	subs	r3, #1
 80016c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d001      	beq.n	80016ce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e000      	b.n	80016d0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3720      	adds	r7, #32
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40021000 	.word	0x40021000
 80016dc:	019f800c 	.word	0x019f800c
 80016e0:	feeefffc 	.word	0xfeeefffc

080016e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e11e      	b.n	800193a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016fc:	4b91      	ldr	r3, [pc, #580]	@ (8001944 <HAL_RCC_ClockConfig+0x260>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 030f 	and.w	r3, r3, #15
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	429a      	cmp	r2, r3
 8001708:	d910      	bls.n	800172c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800170a:	4b8e      	ldr	r3, [pc, #568]	@ (8001944 <HAL_RCC_ClockConfig+0x260>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f023 020f 	bic.w	r2, r3, #15
 8001712:	498c      	ldr	r1, [pc, #560]	@ (8001944 <HAL_RCC_ClockConfig+0x260>)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	4313      	orrs	r3, r2
 8001718:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800171a:	4b8a      	ldr	r3, [pc, #552]	@ (8001944 <HAL_RCC_ClockConfig+0x260>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 030f 	and.w	r3, r3, #15
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	429a      	cmp	r2, r3
 8001726:	d001      	beq.n	800172c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e106      	b.n	800193a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 0301 	and.w	r3, r3, #1
 8001734:	2b00      	cmp	r3, #0
 8001736:	d073      	beq.n	8001820 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b03      	cmp	r3, #3
 800173e:	d129      	bne.n	8001794 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001740:	4b81      	ldr	r3, [pc, #516]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d101      	bne.n	8001750 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e0f4      	b.n	800193a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001750:	f000 f99e 	bl	8001a90 <RCC_GetSysClockFreqFromPLLSource>
 8001754:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	4a7c      	ldr	r2, [pc, #496]	@ (800194c <HAL_RCC_ClockConfig+0x268>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d93f      	bls.n	80017de <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800175e:	4b7a      	ldr	r3, [pc, #488]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d009      	beq.n	800177e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001772:	2b00      	cmp	r3, #0
 8001774:	d033      	beq.n	80017de <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800177a:	2b00      	cmp	r3, #0
 800177c:	d12f      	bne.n	80017de <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800177e:	4b72      	ldr	r3, [pc, #456]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001786:	4a70      	ldr	r2, [pc, #448]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800178c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800178e:	2380      	movs	r3, #128	@ 0x80
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	e024      	b.n	80017de <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2b02      	cmp	r3, #2
 800179a:	d107      	bne.n	80017ac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800179c:	4b6a      	ldr	r3, [pc, #424]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d109      	bne.n	80017bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e0c6      	b.n	800193a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017ac:	4b66      	ldr	r3, [pc, #408]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e0be      	b.n	800193a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80017bc:	f000 f8ce 	bl	800195c <HAL_RCC_GetSysClockFreq>
 80017c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	4a61      	ldr	r2, [pc, #388]	@ (800194c <HAL_RCC_ClockConfig+0x268>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d909      	bls.n	80017de <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80017ca:	4b5f      	ldr	r3, [pc, #380]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80017d2:	4a5d      	ldr	r2, [pc, #372]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 80017d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80017da:	2380      	movs	r3, #128	@ 0x80
 80017dc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80017de:	4b5a      	ldr	r3, [pc, #360]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f023 0203 	bic.w	r2, r3, #3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	4957      	ldr	r1, [pc, #348]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017f0:	f7ff f928 	bl	8000a44 <HAL_GetTick>
 80017f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f6:	e00a      	b.n	800180e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f8:	f7ff f924 	bl	8000a44 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001806:	4293      	cmp	r3, r2
 8001808:	d901      	bls.n	800180e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e095      	b.n	800193a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180e:	4b4e      	ldr	r3, [pc, #312]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 020c 	and.w	r2, r3, #12
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	429a      	cmp	r2, r3
 800181e:	d1eb      	bne.n	80017f8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d023      	beq.n	8001874 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0304 	and.w	r3, r3, #4
 8001834:	2b00      	cmp	r3, #0
 8001836:	d005      	beq.n	8001844 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001838:	4b43      	ldr	r3, [pc, #268]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	4a42      	ldr	r2, [pc, #264]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 800183e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001842:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0308 	and.w	r3, r3, #8
 800184c:	2b00      	cmp	r3, #0
 800184e:	d007      	beq.n	8001860 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001850:	4b3d      	ldr	r3, [pc, #244]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001858:	4a3b      	ldr	r2, [pc, #236]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 800185a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800185e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001860:	4b39      	ldr	r3, [pc, #228]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	4936      	ldr	r1, [pc, #216]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 800186e:	4313      	orrs	r3, r2
 8001870:	608b      	str	r3, [r1, #8]
 8001872:	e008      	b.n	8001886 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	2b80      	cmp	r3, #128	@ 0x80
 8001878:	d105      	bne.n	8001886 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800187a:	4b33      	ldr	r3, [pc, #204]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	4a32      	ldr	r2, [pc, #200]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001880:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001884:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001886:	4b2f      	ldr	r3, [pc, #188]	@ (8001944 <HAL_RCC_ClockConfig+0x260>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 030f 	and.w	r3, r3, #15
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d21d      	bcs.n	80018d0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001894:	4b2b      	ldr	r3, [pc, #172]	@ (8001944 <HAL_RCC_ClockConfig+0x260>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f023 020f 	bic.w	r2, r3, #15
 800189c:	4929      	ldr	r1, [pc, #164]	@ (8001944 <HAL_RCC_ClockConfig+0x260>)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018a4:	f7ff f8ce 	bl	8000a44 <HAL_GetTick>
 80018a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018aa:	e00a      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ac:	f7ff f8ca 	bl	8000a44 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e03b      	b.n	800193a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c2:	4b20      	ldr	r3, [pc, #128]	@ (8001944 <HAL_RCC_ClockConfig+0x260>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d1ed      	bne.n	80018ac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d008      	beq.n	80018ee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	4917      	ldr	r1, [pc, #92]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d009      	beq.n	800190e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018fa:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	00db      	lsls	r3, r3, #3
 8001908:	490f      	ldr	r1, [pc, #60]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 800190a:	4313      	orrs	r3, r2
 800190c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800190e:	f000 f825 	bl	800195c <HAL_RCC_GetSysClockFreq>
 8001912:	4602      	mov	r2, r0
 8001914:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <HAL_RCC_ClockConfig+0x264>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	091b      	lsrs	r3, r3, #4
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	490c      	ldr	r1, [pc, #48]	@ (8001950 <HAL_RCC_ClockConfig+0x26c>)
 8001920:	5ccb      	ldrb	r3, [r1, r3]
 8001922:	f003 031f 	and.w	r3, r3, #31
 8001926:	fa22 f303 	lsr.w	r3, r2, r3
 800192a:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <HAL_RCC_ClockConfig+0x270>)
 800192c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800192e:	4b0a      	ldr	r3, [pc, #40]	@ (8001958 <HAL_RCC_ClockConfig+0x274>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff f83a 	bl	80009ac <HAL_InitTick>
 8001938:	4603      	mov	r3, r0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3718      	adds	r7, #24
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40022000 	.word	0x40022000
 8001948:	40021000 	.word	0x40021000
 800194c:	04c4b400 	.word	0x04c4b400
 8001950:	08002d04 	.word	0x08002d04
 8001954:	20000004 	.word	0x20000004
 8001958:	20000008 	.word	0x20000008

0800195c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800195c:	b480      	push	{r7}
 800195e:	b087      	sub	sp, #28
 8001960:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001962:	4b2c      	ldr	r3, [pc, #176]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 030c 	and.w	r3, r3, #12
 800196a:	2b04      	cmp	r3, #4
 800196c:	d102      	bne.n	8001974 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800196e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	e047      	b.n	8001a04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001974:	4b27      	ldr	r3, [pc, #156]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 030c 	and.w	r3, r3, #12
 800197c:	2b08      	cmp	r3, #8
 800197e:	d102      	bne.n	8001986 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001980:	4b26      	ldr	r3, [pc, #152]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	e03e      	b.n	8001a04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001986:	4b23      	ldr	r3, [pc, #140]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f003 030c 	and.w	r3, r3, #12
 800198e:	2b0c      	cmp	r3, #12
 8001990:	d136      	bne.n	8001a00 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001992:	4b20      	ldr	r3, [pc, #128]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	f003 0303 	and.w	r3, r3, #3
 800199a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800199c:	4b1d      	ldr	r3, [pc, #116]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	091b      	lsrs	r3, r3, #4
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	3301      	adds	r3, #1
 80019a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d10c      	bne.n	80019ca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019b0:	4a1a      	ldr	r2, [pc, #104]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0xc0>)
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b8:	4a16      	ldr	r2, [pc, #88]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019ba:	68d2      	ldr	r2, [r2, #12]
 80019bc:	0a12      	lsrs	r2, r2, #8
 80019be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80019c2:	fb02 f303 	mul.w	r3, r2, r3
 80019c6:	617b      	str	r3, [r7, #20]
      break;
 80019c8:	e00c      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019ca:	4a13      	ldr	r2, [pc, #76]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0xbc>)
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d2:	4a10      	ldr	r2, [pc, #64]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019d4:	68d2      	ldr	r2, [r2, #12]
 80019d6:	0a12      	lsrs	r2, r2, #8
 80019d8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80019dc:	fb02 f303 	mul.w	r3, r2, r3
 80019e0:	617b      	str	r3, [r7, #20]
      break;
 80019e2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	0e5b      	lsrs	r3, r3, #25
 80019ea:	f003 0303 	and.w	r3, r3, #3
 80019ee:	3301      	adds	r3, #1
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	e001      	b.n	8001a04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a04:	693b      	ldr	r3, [r7, #16]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	371c      	adds	r7, #28
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	40021000 	.word	0x40021000
 8001a18:	00f42400 	.word	0x00f42400
 8001a1c:	016e3600 	.word	0x016e3600

08001a20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a24:	4b03      	ldr	r3, [pc, #12]	@ (8001a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a26:	681b      	ldr	r3, [r3, #0]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	20000004 	.word	0x20000004

08001a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001a3c:	f7ff fff0 	bl	8001a20 <HAL_RCC_GetHCLKFreq>
 8001a40:	4602      	mov	r2, r0
 8001a42:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	0a1b      	lsrs	r3, r3, #8
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	4904      	ldr	r1, [pc, #16]	@ (8001a60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a4e:	5ccb      	ldrb	r3, [r1, r3]
 8001a50:	f003 031f 	and.w	r3, r3, #31
 8001a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	08002d14 	.word	0x08002d14

08001a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001a68:	f7ff ffda 	bl	8001a20 <HAL_RCC_GetHCLKFreq>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	0adb      	lsrs	r3, r3, #11
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	4904      	ldr	r1, [pc, #16]	@ (8001a8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a7a:	5ccb      	ldrb	r3, [r1, r3]
 8001a7c:	f003 031f 	and.w	r3, r3, #31
 8001a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	08002d14 	.word	0x08002d14

08001a90 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b087      	sub	sp, #28
 8001a94:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a96:	4b1e      	ldr	r3, [pc, #120]	@ (8001b10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	091b      	lsrs	r3, r3, #4
 8001aa6:	f003 030f 	and.w	r3, r3, #15
 8001aaa:	3301      	adds	r3, #1
 8001aac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	2b03      	cmp	r3, #3
 8001ab2:	d10c      	bne.n	8001ace <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ab4:	4a17      	ldr	r2, [pc, #92]	@ (8001b14 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001abc:	4a14      	ldr	r2, [pc, #80]	@ (8001b10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001abe:	68d2      	ldr	r2, [r2, #12]
 8001ac0:	0a12      	lsrs	r2, r2, #8
 8001ac2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ac6:	fb02 f303 	mul.w	r3, r2, r3
 8001aca:	617b      	str	r3, [r7, #20]
    break;
 8001acc:	e00c      	b.n	8001ae8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ace:	4a12      	ldr	r2, [pc, #72]	@ (8001b18 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ad8:	68d2      	ldr	r2, [r2, #12]
 8001ada:	0a12      	lsrs	r2, r2, #8
 8001adc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ae0:	fb02 f303 	mul.w	r3, r2, r3
 8001ae4:	617b      	str	r3, [r7, #20]
    break;
 8001ae6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ae8:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	0e5b      	lsrs	r3, r3, #25
 8001aee:	f003 0303 	and.w	r3, r3, #3
 8001af2:	3301      	adds	r3, #1
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b00:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001b02:	687b      	ldr	r3, [r7, #4]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	371c      	adds	r7, #28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	40021000 	.word	0x40021000
 8001b14:	016e3600 	.word	0x016e3600
 8001b18:	00f42400 	.word	0x00f42400

08001b1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001b24:	2300      	movs	r3, #0
 8001b26:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001b28:	2300      	movs	r3, #0
 8001b2a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 8098 	beq.w	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b3e:	4b43      	ldr	r3, [pc, #268]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10d      	bne.n	8001b66 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b4a:	4b40      	ldr	r3, [pc, #256]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4e:	4a3f      	ldr	r2, [pc, #252]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b56:	4b3d      	ldr	r3, [pc, #244]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b5e:	60bb      	str	r3, [r7, #8]
 8001b60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b62:	2301      	movs	r3, #1
 8001b64:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b66:	4b3a      	ldr	r3, [pc, #232]	@ (8001c50 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a39      	ldr	r2, [pc, #228]	@ (8001c50 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001b6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001b72:	f7fe ff67 	bl	8000a44 <HAL_GetTick>
 8001b76:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b78:	e009      	b.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b7a:	f7fe ff63 	bl	8000a44 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d902      	bls.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	74fb      	strb	r3, [r7, #19]
        break;
 8001b8c:	e005      	b.n	8001b9a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b8e:	4b30      	ldr	r3, [pc, #192]	@ (8001c50 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0ef      	beq.n	8001b7a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001b9a:	7cfb      	ldrb	r3, [r7, #19]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d159      	bne.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001ba0:	4b2a      	ldr	r3, [pc, #168]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ba6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001baa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d01e      	beq.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d019      	beq.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001bbc:	4b23      	ldr	r3, [pc, #140]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001bc6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001bc8:	4b20      	ldr	r3, [pc, #128]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bce:	4a1f      	ldr	r2, [pc, #124]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bde:	4a1b      	ldr	r2, [pc, #108]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001be0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001be4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001be8:	4a18      	ldr	r2, [pc, #96]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d016      	beq.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfa:	f7fe ff23 	bl	8000a44 <HAL_GetTick>
 8001bfe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c00:	e00b      	b.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c02:	f7fe ff1f 	bl	8000a44 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d902      	bls.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	74fb      	strb	r3, [r7, #19]
            break;
 8001c18:	e006      	b.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d0ec      	beq.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001c28:	7cfb      	ldrb	r3, [r7, #19]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d10b      	bne.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c2e:	4b07      	ldr	r3, [pc, #28]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c3c:	4903      	ldr	r1, [pc, #12]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001c44:	e008      	b.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001c46:	7cfb      	ldrb	r3, [r7, #19]
 8001c48:	74bb      	strb	r3, [r7, #18]
 8001c4a:	e005      	b.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001c54:	7cfb      	ldrb	r3, [r7, #19]
 8001c56:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c58:	7c7b      	ldrb	r3, [r7, #17]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d105      	bne.n	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c5e:	4ba7      	ldr	r3, [pc, #668]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c62:	4aa6      	ldr	r2, [pc, #664]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c68:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00a      	beq.n	8001c8c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c76:	4ba1      	ldr	r3, [pc, #644]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c7c:	f023 0203 	bic.w	r2, r3, #3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	499d      	ldr	r1, [pc, #628]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d00a      	beq.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c98:	4b98      	ldr	r3, [pc, #608]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9e:	f023 020c 	bic.w	r2, r3, #12
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	4995      	ldr	r1, [pc, #596]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0304 	and.w	r3, r3, #4
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00a      	beq.n	8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001cba:	4b90      	ldr	r3, [pc, #576]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cc0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	498c      	ldr	r1, [pc, #560]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d00a      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001cdc:	4b87      	ldr	r3, [pc, #540]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ce2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	4984      	ldr	r1, [pc, #528]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001cec:	4313      	orrs	r3, r2
 8001cee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0310 	and.w	r3, r3, #16
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00a      	beq.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001cfe:	4b7f      	ldr	r3, [pc, #508]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	497b      	ldr	r1, [pc, #492]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0320 	and.w	r3, r3, #32
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00a      	beq.n	8001d36 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001d20:	4b76      	ldr	r3, [pc, #472]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d26:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	4973      	ldr	r1, [pc, #460]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00a      	beq.n	8001d58 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d42:	4b6e      	ldr	r3, [pc, #440]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d48:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	496a      	ldr	r1, [pc, #424]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d00a      	beq.n	8001d7a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001d64:	4b65      	ldr	r3, [pc, #404]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d6a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	4962      	ldr	r1, [pc, #392]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d74:	4313      	orrs	r3, r2
 8001d76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d00a      	beq.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001d86:	4b5d      	ldr	r3, [pc, #372]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d8c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d94:	4959      	ldr	r1, [pc, #356]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00a      	beq.n	8001dbe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001da8:	4b54      	ldr	r3, [pc, #336]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001daa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001dae:	f023 0203 	bic.w	r2, r3, #3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db6:	4951      	ldr	r1, [pc, #324]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00a      	beq.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001dca:	4b4c      	ldr	r3, [pc, #304]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dd0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd8:	4948      	ldr	r1, [pc, #288]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d015      	beq.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001dec:	4b43      	ldr	r3, [pc, #268]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001df2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	4940      	ldr	r1, [pc, #256]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e0a:	d105      	bne.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001e0c:	4b3b      	ldr	r3, [pc, #236]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	4a3a      	ldr	r2, [pc, #232]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e16:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d015      	beq.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e24:	4b35      	ldr	r3, [pc, #212]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e2a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e32:	4932      	ldr	r1, [pc, #200]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e42:	d105      	bne.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001e44:	4b2d      	ldr	r3, [pc, #180]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	4a2c      	ldr	r2, [pc, #176]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e4e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d015      	beq.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001e5c:	4b27      	ldr	r3, [pc, #156]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e62:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e6a:	4924      	ldr	r1, [pc, #144]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e7a:	d105      	bne.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	4a1e      	ldr	r2, [pc, #120]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e86:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d015      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e94:	4b19      	ldr	r3, [pc, #100]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ea2:	4916      	ldr	r1, [pc, #88]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001eb2:	d105      	bne.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001eb4:	4b11      	ldr	r3, [pc, #68]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	4a10      	ldr	r2, [pc, #64]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001eba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ebe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d019      	beq.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ed2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eda:	4908      	ldr	r1, [pc, #32]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001eea:	d109      	bne.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001eec:	4b03      	ldr	r3, [pc, #12]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	4a02      	ldr	r2, [pc, #8]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ef2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ef6:	60d3      	str	r3, [r2, #12]
 8001ef8:	e002      	b.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d015      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001f0c:	4b29      	ldr	r3, [pc, #164]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f12:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1a:	4926      	ldr	r1, [pc, #152]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f2a:	d105      	bne.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001f2c:	4b21      	ldr	r3, [pc, #132]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4a20      	ldr	r2, [pc, #128]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f36:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d015      	beq.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8001f44:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f4a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f52:	4918      	ldr	r1, [pc, #96]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f62:	d105      	bne.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001f64:	4b13      	ldr	r3, [pc, #76]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	4a12      	ldr	r2, [pc, #72]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f6e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d015      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8001f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8a:	490a      	ldr	r1, [pc, #40]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001f9a:	d105      	bne.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f9c:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	4a04      	ldr	r2, [pc, #16]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8001fa2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001fa6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8001fa8:	7cbb      	ldrb	r3, [r7, #18]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000

08001fb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e042      	b.n	8002050 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d106      	bne.n	8001fe2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7fe fc4b 	bl	8000878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2224      	movs	r2, #36	@ 0x24
 8001fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f022 0201 	bic.w	r2, r2, #1
 8001ff8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d002      	beq.n	8002008 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 fb24 	bl	8002650 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 f825 	bl	8002058 <UART_SetConfig>
 800200e:	4603      	mov	r3, r0
 8002010:	2b01      	cmp	r3, #1
 8002012:	d101      	bne.n	8002018 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e01b      	b.n	8002050 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	685a      	ldr	r2, [r3, #4]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002026:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002036:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 fba3 	bl	8002794 <UART_CheckIdleState>
 800204e:	4603      	mov	r3, r0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002058:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800205c:	b08c      	sub	sp, #48	@ 0x30
 800205e:	af00      	add	r7, sp, #0
 8002060:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	689a      	ldr	r2, [r3, #8]
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	431a      	orrs	r2, r3
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	695b      	ldr	r3, [r3, #20]
 8002076:	431a      	orrs	r2, r3
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	69db      	ldr	r3, [r3, #28]
 800207c:	4313      	orrs	r3, r2
 800207e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	4baa      	ldr	r3, [pc, #680]	@ (8002330 <UART_SetConfig+0x2d8>)
 8002088:	4013      	ands	r3, r2
 800208a:	697a      	ldr	r2, [r7, #20]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002090:	430b      	orrs	r3, r1
 8002092:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a9f      	ldr	r2, [pc, #636]	@ (8002334 <UART_SetConfig+0x2dc>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d004      	beq.n	80020c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020c0:	4313      	orrs	r3, r2
 80020c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80020ce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80020d8:	430b      	orrs	r3, r1
 80020da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e2:	f023 010f 	bic.w	r1, r3, #15
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	430a      	orrs	r2, r1
 80020f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a90      	ldr	r2, [pc, #576]	@ (8002338 <UART_SetConfig+0x2e0>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d125      	bne.n	8002148 <UART_SetConfig+0xf0>
 80020fc:	4b8f      	ldr	r3, [pc, #572]	@ (800233c <UART_SetConfig+0x2e4>)
 80020fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002102:	f003 0303 	and.w	r3, r3, #3
 8002106:	2b03      	cmp	r3, #3
 8002108:	d81a      	bhi.n	8002140 <UART_SetConfig+0xe8>
 800210a:	a201      	add	r2, pc, #4	@ (adr r2, 8002110 <UART_SetConfig+0xb8>)
 800210c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002110:	08002121 	.word	0x08002121
 8002114:	08002131 	.word	0x08002131
 8002118:	08002129 	.word	0x08002129
 800211c:	08002139 	.word	0x08002139
 8002120:	2301      	movs	r3, #1
 8002122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002126:	e116      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002128:	2302      	movs	r3, #2
 800212a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800212e:	e112      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002130:	2304      	movs	r3, #4
 8002132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002136:	e10e      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002138:	2308      	movs	r3, #8
 800213a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800213e:	e10a      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002140:	2310      	movs	r3, #16
 8002142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002146:	e106      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a7c      	ldr	r2, [pc, #496]	@ (8002340 <UART_SetConfig+0x2e8>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d138      	bne.n	80021c4 <UART_SetConfig+0x16c>
 8002152:	4b7a      	ldr	r3, [pc, #488]	@ (800233c <UART_SetConfig+0x2e4>)
 8002154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002158:	f003 030c 	and.w	r3, r3, #12
 800215c:	2b0c      	cmp	r3, #12
 800215e:	d82d      	bhi.n	80021bc <UART_SetConfig+0x164>
 8002160:	a201      	add	r2, pc, #4	@ (adr r2, 8002168 <UART_SetConfig+0x110>)
 8002162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002166:	bf00      	nop
 8002168:	0800219d 	.word	0x0800219d
 800216c:	080021bd 	.word	0x080021bd
 8002170:	080021bd 	.word	0x080021bd
 8002174:	080021bd 	.word	0x080021bd
 8002178:	080021ad 	.word	0x080021ad
 800217c:	080021bd 	.word	0x080021bd
 8002180:	080021bd 	.word	0x080021bd
 8002184:	080021bd 	.word	0x080021bd
 8002188:	080021a5 	.word	0x080021a5
 800218c:	080021bd 	.word	0x080021bd
 8002190:	080021bd 	.word	0x080021bd
 8002194:	080021bd 	.word	0x080021bd
 8002198:	080021b5 	.word	0x080021b5
 800219c:	2300      	movs	r3, #0
 800219e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021a2:	e0d8      	b.n	8002356 <UART_SetConfig+0x2fe>
 80021a4:	2302      	movs	r3, #2
 80021a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021aa:	e0d4      	b.n	8002356 <UART_SetConfig+0x2fe>
 80021ac:	2304      	movs	r3, #4
 80021ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021b2:	e0d0      	b.n	8002356 <UART_SetConfig+0x2fe>
 80021b4:	2308      	movs	r3, #8
 80021b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021ba:	e0cc      	b.n	8002356 <UART_SetConfig+0x2fe>
 80021bc:	2310      	movs	r3, #16
 80021be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021c2:	e0c8      	b.n	8002356 <UART_SetConfig+0x2fe>
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a5e      	ldr	r2, [pc, #376]	@ (8002344 <UART_SetConfig+0x2ec>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d125      	bne.n	800221a <UART_SetConfig+0x1c2>
 80021ce:	4b5b      	ldr	r3, [pc, #364]	@ (800233c <UART_SetConfig+0x2e4>)
 80021d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80021d8:	2b30      	cmp	r3, #48	@ 0x30
 80021da:	d016      	beq.n	800220a <UART_SetConfig+0x1b2>
 80021dc:	2b30      	cmp	r3, #48	@ 0x30
 80021de:	d818      	bhi.n	8002212 <UART_SetConfig+0x1ba>
 80021e0:	2b20      	cmp	r3, #32
 80021e2:	d00a      	beq.n	80021fa <UART_SetConfig+0x1a2>
 80021e4:	2b20      	cmp	r3, #32
 80021e6:	d814      	bhi.n	8002212 <UART_SetConfig+0x1ba>
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d002      	beq.n	80021f2 <UART_SetConfig+0x19a>
 80021ec:	2b10      	cmp	r3, #16
 80021ee:	d008      	beq.n	8002202 <UART_SetConfig+0x1aa>
 80021f0:	e00f      	b.n	8002212 <UART_SetConfig+0x1ba>
 80021f2:	2300      	movs	r3, #0
 80021f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021f8:	e0ad      	b.n	8002356 <UART_SetConfig+0x2fe>
 80021fa:	2302      	movs	r3, #2
 80021fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002200:	e0a9      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002202:	2304      	movs	r3, #4
 8002204:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002208:	e0a5      	b.n	8002356 <UART_SetConfig+0x2fe>
 800220a:	2308      	movs	r3, #8
 800220c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002210:	e0a1      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002212:	2310      	movs	r3, #16
 8002214:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002218:	e09d      	b.n	8002356 <UART_SetConfig+0x2fe>
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a4a      	ldr	r2, [pc, #296]	@ (8002348 <UART_SetConfig+0x2f0>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d125      	bne.n	8002270 <UART_SetConfig+0x218>
 8002224:	4b45      	ldr	r3, [pc, #276]	@ (800233c <UART_SetConfig+0x2e4>)
 8002226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800222a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800222e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002230:	d016      	beq.n	8002260 <UART_SetConfig+0x208>
 8002232:	2bc0      	cmp	r3, #192	@ 0xc0
 8002234:	d818      	bhi.n	8002268 <UART_SetConfig+0x210>
 8002236:	2b80      	cmp	r3, #128	@ 0x80
 8002238:	d00a      	beq.n	8002250 <UART_SetConfig+0x1f8>
 800223a:	2b80      	cmp	r3, #128	@ 0x80
 800223c:	d814      	bhi.n	8002268 <UART_SetConfig+0x210>
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <UART_SetConfig+0x1f0>
 8002242:	2b40      	cmp	r3, #64	@ 0x40
 8002244:	d008      	beq.n	8002258 <UART_SetConfig+0x200>
 8002246:	e00f      	b.n	8002268 <UART_SetConfig+0x210>
 8002248:	2300      	movs	r3, #0
 800224a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800224e:	e082      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002250:	2302      	movs	r3, #2
 8002252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002256:	e07e      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002258:	2304      	movs	r3, #4
 800225a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800225e:	e07a      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002260:	2308      	movs	r3, #8
 8002262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002266:	e076      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002268:	2310      	movs	r3, #16
 800226a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800226e:	e072      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a35      	ldr	r2, [pc, #212]	@ (800234c <UART_SetConfig+0x2f4>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d12a      	bne.n	80022d0 <UART_SetConfig+0x278>
 800227a:	4b30      	ldr	r3, [pc, #192]	@ (800233c <UART_SetConfig+0x2e4>)
 800227c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002280:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002284:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002288:	d01a      	beq.n	80022c0 <UART_SetConfig+0x268>
 800228a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800228e:	d81b      	bhi.n	80022c8 <UART_SetConfig+0x270>
 8002290:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002294:	d00c      	beq.n	80022b0 <UART_SetConfig+0x258>
 8002296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800229a:	d815      	bhi.n	80022c8 <UART_SetConfig+0x270>
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <UART_SetConfig+0x250>
 80022a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022a4:	d008      	beq.n	80022b8 <UART_SetConfig+0x260>
 80022a6:	e00f      	b.n	80022c8 <UART_SetConfig+0x270>
 80022a8:	2300      	movs	r3, #0
 80022aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022ae:	e052      	b.n	8002356 <UART_SetConfig+0x2fe>
 80022b0:	2302      	movs	r3, #2
 80022b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022b6:	e04e      	b.n	8002356 <UART_SetConfig+0x2fe>
 80022b8:	2304      	movs	r3, #4
 80022ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022be:	e04a      	b.n	8002356 <UART_SetConfig+0x2fe>
 80022c0:	2308      	movs	r3, #8
 80022c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022c6:	e046      	b.n	8002356 <UART_SetConfig+0x2fe>
 80022c8:	2310      	movs	r3, #16
 80022ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022ce:	e042      	b.n	8002356 <UART_SetConfig+0x2fe>
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a17      	ldr	r2, [pc, #92]	@ (8002334 <UART_SetConfig+0x2dc>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d13a      	bne.n	8002350 <UART_SetConfig+0x2f8>
 80022da:	4b18      	ldr	r3, [pc, #96]	@ (800233c <UART_SetConfig+0x2e4>)
 80022dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80022e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80022e8:	d01a      	beq.n	8002320 <UART_SetConfig+0x2c8>
 80022ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80022ee:	d81b      	bhi.n	8002328 <UART_SetConfig+0x2d0>
 80022f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80022f4:	d00c      	beq.n	8002310 <UART_SetConfig+0x2b8>
 80022f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80022fa:	d815      	bhi.n	8002328 <UART_SetConfig+0x2d0>
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d003      	beq.n	8002308 <UART_SetConfig+0x2b0>
 8002300:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002304:	d008      	beq.n	8002318 <UART_SetConfig+0x2c0>
 8002306:	e00f      	b.n	8002328 <UART_SetConfig+0x2d0>
 8002308:	2300      	movs	r3, #0
 800230a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800230e:	e022      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002310:	2302      	movs	r3, #2
 8002312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002316:	e01e      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002318:	2304      	movs	r3, #4
 800231a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800231e:	e01a      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002320:	2308      	movs	r3, #8
 8002322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002326:	e016      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002328:	2310      	movs	r3, #16
 800232a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800232e:	e012      	b.n	8002356 <UART_SetConfig+0x2fe>
 8002330:	cfff69f3 	.word	0xcfff69f3
 8002334:	40008000 	.word	0x40008000
 8002338:	40013800 	.word	0x40013800
 800233c:	40021000 	.word	0x40021000
 8002340:	40004400 	.word	0x40004400
 8002344:	40004800 	.word	0x40004800
 8002348:	40004c00 	.word	0x40004c00
 800234c:	40005000 	.word	0x40005000
 8002350:	2310      	movs	r3, #16
 8002352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4aae      	ldr	r2, [pc, #696]	@ (8002614 <UART_SetConfig+0x5bc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	f040 8097 	bne.w	8002490 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002362:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002366:	2b08      	cmp	r3, #8
 8002368:	d823      	bhi.n	80023b2 <UART_SetConfig+0x35a>
 800236a:	a201      	add	r2, pc, #4	@ (adr r2, 8002370 <UART_SetConfig+0x318>)
 800236c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002370:	08002395 	.word	0x08002395
 8002374:	080023b3 	.word	0x080023b3
 8002378:	0800239d 	.word	0x0800239d
 800237c:	080023b3 	.word	0x080023b3
 8002380:	080023a3 	.word	0x080023a3
 8002384:	080023b3 	.word	0x080023b3
 8002388:	080023b3 	.word	0x080023b3
 800238c:	080023b3 	.word	0x080023b3
 8002390:	080023ab 	.word	0x080023ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002394:	f7ff fb50 	bl	8001a38 <HAL_RCC_GetPCLK1Freq>
 8002398:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800239a:	e010      	b.n	80023be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800239c:	4b9e      	ldr	r3, [pc, #632]	@ (8002618 <UART_SetConfig+0x5c0>)
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80023a0:	e00d      	b.n	80023be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023a2:	f7ff fadb 	bl	800195c <HAL_RCC_GetSysClockFreq>
 80023a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80023a8:	e009      	b.n	80023be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80023aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80023b0:	e005      	b.n	80023be <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80023bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 8130 	beq.w	8002626 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ca:	4a94      	ldr	r2, [pc, #592]	@ (800261c <UART_SetConfig+0x5c4>)
 80023cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023d0:	461a      	mov	r2, r3
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	4613      	mov	r3, r2
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	4413      	add	r3, r2
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d305      	bcc.n	80023f6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d903      	bls.n	80023fe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80023fc:	e113      	b.n	8002626 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80023fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002400:	2200      	movs	r2, #0
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	60fa      	str	r2, [r7, #12]
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240a:	4a84      	ldr	r2, [pc, #528]	@ (800261c <UART_SetConfig+0x5c4>)
 800240c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002410:	b29b      	uxth	r3, r3
 8002412:	2200      	movs	r2, #0
 8002414:	603b      	str	r3, [r7, #0]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	e9d7 2300 	ldrd	r2, r3, [r7]
 800241c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002420:	f7fd fefa 	bl	8000218 <__aeabi_uldivmod>
 8002424:	4602      	mov	r2, r0
 8002426:	460b      	mov	r3, r1
 8002428:	4610      	mov	r0, r2
 800242a:	4619      	mov	r1, r3
 800242c:	f04f 0200 	mov.w	r2, #0
 8002430:	f04f 0300 	mov.w	r3, #0
 8002434:	020b      	lsls	r3, r1, #8
 8002436:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800243a:	0202      	lsls	r2, r0, #8
 800243c:	6979      	ldr	r1, [r7, #20]
 800243e:	6849      	ldr	r1, [r1, #4]
 8002440:	0849      	lsrs	r1, r1, #1
 8002442:	2000      	movs	r0, #0
 8002444:	460c      	mov	r4, r1
 8002446:	4605      	mov	r5, r0
 8002448:	eb12 0804 	adds.w	r8, r2, r4
 800244c:	eb43 0905 	adc.w	r9, r3, r5
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	469a      	mov	sl, r3
 8002458:	4693      	mov	fp, r2
 800245a:	4652      	mov	r2, sl
 800245c:	465b      	mov	r3, fp
 800245e:	4640      	mov	r0, r8
 8002460:	4649      	mov	r1, r9
 8002462:	f7fd fed9 	bl	8000218 <__aeabi_uldivmod>
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	4613      	mov	r3, r2
 800246c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800246e:	6a3b      	ldr	r3, [r7, #32]
 8002470:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002474:	d308      	bcc.n	8002488 <UART_SetConfig+0x430>
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800247c:	d204      	bcs.n	8002488 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6a3a      	ldr	r2, [r7, #32]
 8002484:	60da      	str	r2, [r3, #12]
 8002486:	e0ce      	b.n	8002626 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800248e:	e0ca      	b.n	8002626 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	69db      	ldr	r3, [r3, #28]
 8002494:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002498:	d166      	bne.n	8002568 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800249a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d827      	bhi.n	80024f2 <UART_SetConfig+0x49a>
 80024a2:	a201      	add	r2, pc, #4	@ (adr r2, 80024a8 <UART_SetConfig+0x450>)
 80024a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a8:	080024cd 	.word	0x080024cd
 80024ac:	080024d5 	.word	0x080024d5
 80024b0:	080024dd 	.word	0x080024dd
 80024b4:	080024f3 	.word	0x080024f3
 80024b8:	080024e3 	.word	0x080024e3
 80024bc:	080024f3 	.word	0x080024f3
 80024c0:	080024f3 	.word	0x080024f3
 80024c4:	080024f3 	.word	0x080024f3
 80024c8:	080024eb 	.word	0x080024eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024cc:	f7ff fab4 	bl	8001a38 <HAL_RCC_GetPCLK1Freq>
 80024d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80024d2:	e014      	b.n	80024fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80024d4:	f7ff fac6 	bl	8001a64 <HAL_RCC_GetPCLK2Freq>
 80024d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80024da:	e010      	b.n	80024fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024dc:	4b4e      	ldr	r3, [pc, #312]	@ (8002618 <UART_SetConfig+0x5c0>)
 80024de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80024e0:	e00d      	b.n	80024fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024e2:	f7ff fa3b 	bl	800195c <HAL_RCC_GetSysClockFreq>
 80024e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80024e8:	e009      	b.n	80024fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80024f0:	e005      	b.n	80024fe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80024f2:	2300      	movs	r3, #0
 80024f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80024fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80024fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 8090 	beq.w	8002626 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250a:	4a44      	ldr	r2, [pc, #272]	@ (800261c <UART_SetConfig+0x5c4>)
 800250c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002510:	461a      	mov	r2, r3
 8002512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002514:	fbb3 f3f2 	udiv	r3, r3, r2
 8002518:	005a      	lsls	r2, r3, #1
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	085b      	lsrs	r3, r3, #1
 8002520:	441a      	add	r2, r3
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	fbb2 f3f3 	udiv	r3, r2, r3
 800252a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800252c:	6a3b      	ldr	r3, [r7, #32]
 800252e:	2b0f      	cmp	r3, #15
 8002530:	d916      	bls.n	8002560 <UART_SetConfig+0x508>
 8002532:	6a3b      	ldr	r3, [r7, #32]
 8002534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002538:	d212      	bcs.n	8002560 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800253a:	6a3b      	ldr	r3, [r7, #32]
 800253c:	b29b      	uxth	r3, r3
 800253e:	f023 030f 	bic.w	r3, r3, #15
 8002542:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002544:	6a3b      	ldr	r3, [r7, #32]
 8002546:	085b      	lsrs	r3, r3, #1
 8002548:	b29b      	uxth	r3, r3
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	b29a      	uxth	r2, r3
 8002550:	8bfb      	ldrh	r3, [r7, #30]
 8002552:	4313      	orrs	r3, r2
 8002554:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	8bfa      	ldrh	r2, [r7, #30]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	e062      	b.n	8002626 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002566:	e05e      	b.n	8002626 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002568:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800256c:	2b08      	cmp	r3, #8
 800256e:	d828      	bhi.n	80025c2 <UART_SetConfig+0x56a>
 8002570:	a201      	add	r2, pc, #4	@ (adr r2, 8002578 <UART_SetConfig+0x520>)
 8002572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002576:	bf00      	nop
 8002578:	0800259d 	.word	0x0800259d
 800257c:	080025a5 	.word	0x080025a5
 8002580:	080025ad 	.word	0x080025ad
 8002584:	080025c3 	.word	0x080025c3
 8002588:	080025b3 	.word	0x080025b3
 800258c:	080025c3 	.word	0x080025c3
 8002590:	080025c3 	.word	0x080025c3
 8002594:	080025c3 	.word	0x080025c3
 8002598:	080025bb 	.word	0x080025bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800259c:	f7ff fa4c 	bl	8001a38 <HAL_RCC_GetPCLK1Freq>
 80025a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025a2:	e014      	b.n	80025ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025a4:	f7ff fa5e 	bl	8001a64 <HAL_RCC_GetPCLK2Freq>
 80025a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025aa:	e010      	b.n	80025ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002618 <UART_SetConfig+0x5c0>)
 80025ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80025b0:	e00d      	b.n	80025ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025b2:	f7ff f9d3 	bl	800195c <HAL_RCC_GetSysClockFreq>
 80025b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025b8:	e009      	b.n	80025ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80025c0:	e005      	b.n	80025ce <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80025cc:	bf00      	nop
    }

    if (pclk != 0U)
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d028      	beq.n	8002626 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d8:	4a10      	ldr	r2, [pc, #64]	@ (800261c <UART_SetConfig+0x5c4>)
 80025da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025de:	461a      	mov	r2, r3
 80025e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e2:	fbb3 f2f2 	udiv	r2, r3, r2
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	085b      	lsrs	r3, r3, #1
 80025ec:	441a      	add	r2, r3
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025f8:	6a3b      	ldr	r3, [r7, #32]
 80025fa:	2b0f      	cmp	r3, #15
 80025fc:	d910      	bls.n	8002620 <UART_SetConfig+0x5c8>
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002604:	d20c      	bcs.n	8002620 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002606:	6a3b      	ldr	r3, [r7, #32]
 8002608:	b29a      	uxth	r2, r3
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	60da      	str	r2, [r3, #12]
 8002610:	e009      	b.n	8002626 <UART_SetConfig+0x5ce>
 8002612:	bf00      	nop
 8002614:	40008000 	.word	0x40008000
 8002618:	00f42400 	.word	0x00f42400
 800261c:	08002d1c 	.word	0x08002d1c
      }
      else
      {
        ret = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2201      	movs	r2, #1
 800262a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2201      	movs	r2, #1
 8002632:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	2200      	movs	r2, #0
 800263a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	2200      	movs	r2, #0
 8002640:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002642:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002646:	4618      	mov	r0, r3
 8002648:	3730      	adds	r7, #48	@ 0x30
 800264a:	46bd      	mov	sp, r7
 800264c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002650 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800265c:	f003 0308 	and.w	r3, r3, #8
 8002660:	2b00      	cmp	r3, #0
 8002662:	d00a      	beq.n	800267a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00a      	beq.n	800269c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	430a      	orrs	r2, r1
 800269a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00a      	beq.n	80026be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c2:	f003 0304 	and.w	r3, r3, #4
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d00a      	beq.n	80026e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	430a      	orrs	r2, r1
 80026de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e4:	f003 0310 	and.w	r3, r3, #16
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00a      	beq.n	8002702 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	430a      	orrs	r2, r1
 8002700:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002706:	f003 0320 	and.w	r3, r3, #32
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00a      	beq.n	8002724 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800272c:	2b00      	cmp	r3, #0
 800272e:	d01a      	beq.n	8002766 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	430a      	orrs	r2, r1
 8002744:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800274e:	d10a      	bne.n	8002766 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	605a      	str	r2, [r3, #4]
  }
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b098      	sub	sp, #96	@ 0x60
 8002798:	af02      	add	r7, sp, #8
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80027a4:	f7fe f94e 	bl	8000a44 <HAL_GetTick>
 80027a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0308 	and.w	r3, r3, #8
 80027b4:	2b08      	cmp	r3, #8
 80027b6:	d12f      	bne.n	8002818 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c0:	2200      	movs	r2, #0
 80027c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f88e 	bl	80028e8 <UART_WaitOnFlagUntilTimeout>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d022      	beq.n	8002818 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027da:	e853 3f00 	ldrex	r3, [r3]
 80027de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80027e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	461a      	mov	r2, r3
 80027ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80027f2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80027f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027f8:	e841 2300 	strex	r3, r2, [r1]
 80027fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80027fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1e6      	bne.n	80027d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2220      	movs	r2, #32
 8002808:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e063      	b.n	80028e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	2b04      	cmp	r3, #4
 8002824:	d149      	bne.n	80028ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002826:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800282e:	2200      	movs	r2, #0
 8002830:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f000 f857 	bl	80028e8 <UART_WaitOnFlagUntilTimeout>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d03c      	beq.n	80028ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002848:	e853 3f00 	ldrex	r3, [r3]
 800284c:	623b      	str	r3, [r7, #32]
   return(result);
 800284e:	6a3b      	ldr	r3, [r7, #32]
 8002850:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002854:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	461a      	mov	r2, r3
 800285c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800285e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002860:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002866:	e841 2300 	strex	r3, r2, [r1]
 800286a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800286c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1e6      	bne.n	8002840 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	3308      	adds	r3, #8
 8002878:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	e853 3f00 	ldrex	r3, [r3]
 8002880:	60fb      	str	r3, [r7, #12]
   return(result);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f023 0301 	bic.w	r3, r3, #1
 8002888:	64bb      	str	r3, [r7, #72]	@ 0x48
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	3308      	adds	r3, #8
 8002890:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002892:	61fa      	str	r2, [r7, #28]
 8002894:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002896:	69b9      	ldr	r1, [r7, #24]
 8002898:	69fa      	ldr	r2, [r7, #28]
 800289a:	e841 2300 	strex	r3, r2, [r1]
 800289e:	617b      	str	r3, [r7, #20]
   return(result);
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1e5      	bne.n	8002872 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2220      	movs	r2, #32
 80028aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e012      	b.n	80028e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2220      	movs	r2, #32
 80028be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2220      	movs	r2, #32
 80028c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3758      	adds	r7, #88	@ 0x58
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	603b      	str	r3, [r7, #0]
 80028f4:	4613      	mov	r3, r2
 80028f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028f8:	e04f      	b.n	800299a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002900:	d04b      	beq.n	800299a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002902:	f7fe f89f 	bl	8000a44 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	429a      	cmp	r2, r3
 8002910:	d302      	bcc.n	8002918 <UART_WaitOnFlagUntilTimeout+0x30>
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d101      	bne.n	800291c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e04e      	b.n	80029ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	d037      	beq.n	800299a <UART_WaitOnFlagUntilTimeout+0xb2>
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	2b80      	cmp	r3, #128	@ 0x80
 800292e:	d034      	beq.n	800299a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	2b40      	cmp	r3, #64	@ 0x40
 8002934:	d031      	beq.n	800299a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	f003 0308 	and.w	r3, r3, #8
 8002940:	2b08      	cmp	r3, #8
 8002942:	d110      	bne.n	8002966 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2208      	movs	r2, #8
 800294a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f838 	bl	80029c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2208      	movs	r2, #8
 8002956:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e029      	b.n	80029ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002974:	d111      	bne.n	800299a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800297e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 f81e 	bl	80029c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2220      	movs	r2, #32
 800298a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e00f      	b.n	80029ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	69da      	ldr	r2, [r3, #28]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	4013      	ands	r3, r2
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	bf0c      	ite	eq
 80029aa:	2301      	moveq	r3, #1
 80029ac:	2300      	movne	r3, #0
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	461a      	mov	r2, r3
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d0a0      	beq.n	80028fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b095      	sub	sp, #84	@ 0x54
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029d2:	e853 3f00 	ldrex	r3, [r3]
 80029d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80029d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80029de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	461a      	mov	r2, r3
 80029e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80029ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80029ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029f0:	e841 2300 	strex	r3, r2, [r1]
 80029f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80029f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1e6      	bne.n	80029ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	3308      	adds	r3, #8
 8002a02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a04:	6a3b      	ldr	r3, [r7, #32]
 8002a06:	e853 3f00 	ldrex	r3, [r3]
 8002a0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a12:	f023 0301 	bic.w	r3, r3, #1
 8002a16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	3308      	adds	r3, #8
 8002a1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a28:	e841 2300 	strex	r3, r2, [r1]
 8002a2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1e3      	bne.n	80029fc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d118      	bne.n	8002a6e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	e853 3f00 	ldrex	r3, [r3]
 8002a48:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	f023 0310 	bic.w	r3, r3, #16
 8002a50:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a5a:	61bb      	str	r3, [r7, #24]
 8002a5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a5e:	6979      	ldr	r1, [r7, #20]
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	e841 2300 	strex	r3, r2, [r1]
 8002a66:	613b      	str	r3, [r7, #16]
   return(result);
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1e6      	bne.n	8002a3c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2220      	movs	r2, #32
 8002a72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002a82:	bf00      	nop
 8002a84:	3754      	adds	r7, #84	@ 0x54
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr

08002a8e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b085      	sub	sp, #20
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d101      	bne.n	8002aa4 <HAL_UARTEx_DisableFifoMode+0x16>
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	e027      	b.n	8002af4 <HAL_UARTEx_DisableFifoMode+0x66>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2224      	movs	r2, #36	@ 0x24
 8002ab0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f022 0201 	bic.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002ad2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e02d      	b.n	8002b74 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2224      	movs	r2, #36	@ 0x24
 8002b24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0201 	bic.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 f84f 	bl	8002bf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68fa      	ldr	r2, [r7, #12]
 8002b60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2220      	movs	r2, #32
 8002b66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d101      	bne.n	8002b94 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002b90:	2302      	movs	r3, #2
 8002b92:	e02d      	b.n	8002bf0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2224      	movs	r2, #36	@ 0x24
 8002ba0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f022 0201 	bic.w	r2, r2, #1
 8002bba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f811 	bl	8002bf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2220      	movs	r2, #32
 8002be2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d108      	bne.n	8002c1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002c18:	e031      	b.n	8002c7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002c1a:	2308      	movs	r3, #8
 8002c1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002c1e:	2308      	movs	r3, #8
 8002c20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	0e5b      	lsrs	r3, r3, #25
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	0f5b      	lsrs	r3, r3, #29
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	f003 0307 	and.w	r3, r3, #7
 8002c40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002c42:	7bbb      	ldrb	r3, [r7, #14]
 8002c44:	7b3a      	ldrb	r2, [r7, #12]
 8002c46:	4911      	ldr	r1, [pc, #68]	@ (8002c8c <UARTEx_SetNbDataToProcess+0x94>)
 8002c48:	5c8a      	ldrb	r2, [r1, r2]
 8002c4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002c4e:	7b3a      	ldrb	r2, [r7, #12]
 8002c50:	490f      	ldr	r1, [pc, #60]	@ (8002c90 <UARTEx_SetNbDataToProcess+0x98>)
 8002c52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002c54:	fb93 f3f2 	sdiv	r3, r3, r2
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
 8002c62:	7b7a      	ldrb	r2, [r7, #13]
 8002c64:	4909      	ldr	r1, [pc, #36]	@ (8002c8c <UARTEx_SetNbDataToProcess+0x94>)
 8002c66:	5c8a      	ldrb	r2, [r1, r2]
 8002c68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002c6c:	7b7a      	ldrb	r2, [r7, #13]
 8002c6e:	4908      	ldr	r1, [pc, #32]	@ (8002c90 <UARTEx_SetNbDataToProcess+0x98>)
 8002c70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c72:	fb93 f3f2 	sdiv	r3, r3, r2
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8002c7e:	bf00      	nop
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	08002d34 	.word	0x08002d34
 8002c90:	08002d3c 	.word	0x08002d3c

08002c94 <memset>:
 8002c94:	4402      	add	r2, r0
 8002c96:	4603      	mov	r3, r0
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d100      	bne.n	8002c9e <memset+0xa>
 8002c9c:	4770      	bx	lr
 8002c9e:	f803 1b01 	strb.w	r1, [r3], #1
 8002ca2:	e7f9      	b.n	8002c98 <memset+0x4>

08002ca4 <__libc_init_array>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	4d0d      	ldr	r5, [pc, #52]	@ (8002cdc <__libc_init_array+0x38>)
 8002ca8:	4c0d      	ldr	r4, [pc, #52]	@ (8002ce0 <__libc_init_array+0x3c>)
 8002caa:	1b64      	subs	r4, r4, r5
 8002cac:	10a4      	asrs	r4, r4, #2
 8002cae:	2600      	movs	r6, #0
 8002cb0:	42a6      	cmp	r6, r4
 8002cb2:	d109      	bne.n	8002cc8 <__libc_init_array+0x24>
 8002cb4:	4d0b      	ldr	r5, [pc, #44]	@ (8002ce4 <__libc_init_array+0x40>)
 8002cb6:	4c0c      	ldr	r4, [pc, #48]	@ (8002ce8 <__libc_init_array+0x44>)
 8002cb8:	f000 f818 	bl	8002cec <_init>
 8002cbc:	1b64      	subs	r4, r4, r5
 8002cbe:	10a4      	asrs	r4, r4, #2
 8002cc0:	2600      	movs	r6, #0
 8002cc2:	42a6      	cmp	r6, r4
 8002cc4:	d105      	bne.n	8002cd2 <__libc_init_array+0x2e>
 8002cc6:	bd70      	pop	{r4, r5, r6, pc}
 8002cc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ccc:	4798      	blx	r3
 8002cce:	3601      	adds	r6, #1
 8002cd0:	e7ee      	b.n	8002cb0 <__libc_init_array+0xc>
 8002cd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cd6:	4798      	blx	r3
 8002cd8:	3601      	adds	r6, #1
 8002cda:	e7f2      	b.n	8002cc2 <__libc_init_array+0x1e>
 8002cdc:	08002d4c 	.word	0x08002d4c
 8002ce0:	08002d4c 	.word	0x08002d4c
 8002ce4:	08002d4c 	.word	0x08002d4c
 8002ce8:	08002d50 	.word	0x08002d50

08002cec <_init>:
 8002cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cee:	bf00      	nop
 8002cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cf2:	bc08      	pop	{r3}
 8002cf4:	469e      	mov	lr, r3
 8002cf6:	4770      	bx	lr

08002cf8 <_fini>:
 8002cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfa:	bf00      	nop
 8002cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cfe:	bc08      	pop	{r3}
 8002d00:	469e      	mov	lr, r3
 8002d02:	4770      	bx	lr
