{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "system_bram_byte2word_0_1",
    "cell_name": "bram_byte2word_0",
    "component_reference": "xilinx.com:module_ref:bram_byte2word:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../utn_fmcw.gen/sources_1/bd/system/ip/system_bram_byte2word_0_1",
    "parameters": {
      "component_parameters": {
        "BRAM_WORD_ADDR_WIDTH": [ { "value": "13", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BRAM_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "system_bram_byte2word_0_1", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "BRAM_WORD_ADDR_WIDTH": [ { "value": "13", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BRAM_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z010" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../utn_fmcw.gen/sources_1/bd/system/ip/system_bram_byte2word_0_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2025.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "bram_clk": [ { "direction": "out" } ],
        "bram_rst": [ { "direction": "out" } ],
        "bram_en": [ { "direction": "out" } ],
        "bram_addr": [ { "direction": "out", "size_left": "12", "size_right": "0" } ],
        "bram_dout": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "bram_din": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "bram_we": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "bram_ctrl_clk": [ { "direction": "in" } ],
        "bram_ctrl_rst": [ { "direction": "in" } ],
        "bram_ctrl_en": [ { "direction": "in" } ],
        "bram_ctrl_addr": [ { "direction": "in", "size_left": "14", "size_right": "0" } ],
        "bram_ctrl_dout": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "bram_ctrl_din": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "bram_ctrl_we": [ { "direction": "in", "size_left": "3", "size_right": "0" } ]
      },
      "interfaces": {
        "BRAM_PORT": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "bram_en" } ],
            "DOUT": [ { "physical_name": "bram_dout" } ],
            "DIN": [ { "physical_name": "bram_din" } ],
            "WE": [ { "physical_name": "bram_we" } ],
            "ADDR": [ { "physical_name": "bram_addr" } ],
            "CLK": [ { "physical_name": "bram_clk" } ],
            "RST": [ { "physical_name": "bram_rst" } ]
          }
        },
        "BRAM_CTRL_PORT": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "MEM_SIZE": [ { "value": "32768", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "bram_ctrl_en" } ],
            "DOUT": [ { "physical_name": "bram_ctrl_dout" } ],
            "DIN": [ { "physical_name": "bram_ctrl_din" } ],
            "WE": [ { "physical_name": "bram_ctrl_we" } ],
            "ADDR": [ { "physical_name": "bram_ctrl_addr" } ],
            "CLK": [ { "physical_name": "bram_ctrl_clk" } ],
            "RST": [ { "physical_name": "bram_ctrl_rst" } ]
          }
        }
      }
    }
  }
}