Assembler report for PBL4
<<<<<<< HEAD
Mon Jun 27 18:23:39 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
=======
Mon Jun 27 16:39:55 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: E:/User Diego/UEFS/MI Peojetos de Circuitos Digitais/PBL 4/output_files/PBL4.pof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
<<<<<<< HEAD
; Assembler Status      ; Successful - Mon Jun 27 18:23:39 2022 ;
; Revision Name         ; PBL4                                  ;
; Top-level Entity Name ; validacao_entrada_cedula              ;
=======
; Assembler Status      ; Successful - Mon Jun 27 16:39:55 2022 ;
; Revision Name         ; PBL4                                  ;
; Top-level Entity Name ; modoLavagem                           ;
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
; Family                ; MAX II                                ;
; Device                ; EPM240T100C5                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+----------------------------------------------------------------------------------+
; Assembler Generated Files                                                        ;
+----------------------------------------------------------------------------------+
; File Name                                                                        ;
+----------------------------------------------------------------------------------+
; E:/User Diego/UEFS/MI Peojetos de Circuitos Digitais/PBL 4/output_files/PBL4.pof ;
+----------------------------------------------------------------------------------+


<<<<<<< HEAD
+---------------------------------------------------------------------------------+
; Assembler Device Options: D:/workspace/2022/verilog/PBL-4/output_files/PBL4.pof ;
+----------------+----------------------------------------------------------------+
; Option         ; Setting                                                        ;
+----------------+----------------------------------------------------------------+
; JTAG usercode  ; 0x0018D2D8                                                     ;
; Checksum       ; 0x0018D658                                                     ;
+----------------+----------------------------------------------------------------+
=======
+------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/User Diego/UEFS/MI Peojetos de Circuitos Digitais/PBL 4/output_files/PBL4.pof ;
+----------------+-------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                   ;
+----------------+-------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x00192A51                                                                                ;
; Checksum       ; 0x00192E51                                                                                ;
+----------------+-------------------------------------------------------------------------------------------+
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
<<<<<<< HEAD
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jun 27 18:23:38 2022
=======
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jun 27 16:39:54 2022
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL4 -c PBL4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
<<<<<<< HEAD
    Info: Peak virtual memory: 4657 megabytes
    Info: Processing ended: Mon Jun 27 18:23:39 2022
=======
    Info: Peak virtual memory: 4659 megabytes
    Info: Processing ended: Mon Jun 27 16:39:55 2022
>>>>>>> daca1071302adbfce43ce2a29ac26739ca9480a8
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


