TimeQuest Timing Analyzer report for project
Mon Nov 27 20:44:03 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'CLOCK_50_I'
 13. Slow Model Hold: 'CLOCK_50_I'
 14. Slow Model Hold: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50_I'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 31. Fast Model Setup: 'CLOCK_50_I'
 32. Fast Model Hold: 'CLOCK_50_I'
 33. Fast Model Hold: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 34. Fast Model Minimum Pulse Width: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50_I'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; project                                            ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------+--------------------------------------------------------------+
; CLOCK_50_I                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                            ; { CLOCK_50_I }                                               ;
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50_I ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|inclk[0] ; { SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 85.08 MHz ; 85.08 MHz       ; CLOCK_50_I ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 2.496 ; 0.000         ;
; CLOCK_50_I                                               ; 8.246 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50_I                                               ; 0.391 ; 0.000         ;
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 7.274 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 4.000 ; 0.000         ;
; CLOCK_50_I                                               ; 7.500 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                  ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.496 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.286      ; 2.826      ;
; 2.496 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.286      ; 2.826      ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50_I'                                                                                                                                                    ;
+-------+-------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.246 ; milestone1:milestone1_unit|Mult3_op_1[4]  ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.808     ;
; 8.246 ; milestone1:milestone1_unit|Mult3_op_1[4]  ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.808     ;
; 8.247 ; milestone1:milestone1_unit|Mult3_op_1[4]  ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.807     ;
; 8.247 ; milestone1:milestone1_unit|Mult3_op_1[4]  ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.807     ;
; 8.247 ; milestone1:milestone1_unit|Mult3_op_1[4]  ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.807     ;
; 8.250 ; milestone1:milestone1_unit|Mult3_op_1[4]  ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.804     ;
; 8.250 ; milestone1:milestone1_unit|Mult3_op_1[4]  ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.804     ;
; 8.251 ; milestone1:milestone1_unit|Mult3_op_1[4]  ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.803     ;
; 8.300 ; milestone1:milestone1_unit|Mult3_op_1[1]  ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.754     ;
; 8.300 ; milestone1:milestone1_unit|Mult3_op_1[1]  ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.754     ;
; 8.301 ; milestone1:milestone1_unit|Mult3_op_1[1]  ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.753     ;
; 8.301 ; milestone1:milestone1_unit|Mult3_op_1[1]  ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.753     ;
; 8.301 ; milestone1:milestone1_unit|Mult3_op_1[1]  ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.753     ;
; 8.304 ; milestone1:milestone1_unit|Mult3_op_1[1]  ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.750     ;
; 8.304 ; milestone1:milestone1_unit|Mult3_op_1[1]  ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.750     ;
; 8.305 ; milestone1:milestone1_unit|Mult3_op_1[1]  ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.749     ;
; 8.315 ; milestone1:milestone1_unit|Mult3_op_1[0]  ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.739     ;
; 8.315 ; milestone1:milestone1_unit|Mult3_op_1[0]  ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.739     ;
; 8.316 ; milestone1:milestone1_unit|Mult3_op_1[0]  ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.738     ;
; 8.316 ; milestone1:milestone1_unit|Mult3_op_1[0]  ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.738     ;
; 8.316 ; milestone1:milestone1_unit|Mult3_op_1[0]  ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.738     ;
; 8.319 ; milestone1:milestone1_unit|Mult3_op_1[0]  ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.735     ;
; 8.319 ; milestone1:milestone1_unit|Mult3_op_1[0]  ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.735     ;
; 8.320 ; milestone1:milestone1_unit|Mult3_op_1[0]  ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.734     ;
; 8.459 ; milestone1:milestone1_unit|Mult3_op_1[2]  ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.595     ;
; 8.459 ; milestone1:milestone1_unit|Mult3_op_1[2]  ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.595     ;
; 8.460 ; milestone1:milestone1_unit|Mult3_op_1[3]  ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.594     ;
; 8.460 ; milestone1:milestone1_unit|Mult3_op_1[3]  ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.594     ;
; 8.460 ; milestone1:milestone1_unit|Mult3_op_1[2]  ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.594     ;
; 8.460 ; milestone1:milestone1_unit|Mult3_op_1[2]  ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.594     ;
; 8.460 ; milestone1:milestone1_unit|Mult3_op_1[2]  ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.594     ;
; 8.461 ; milestone1:milestone1_unit|Mult3_op_1[3]  ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.593     ;
; 8.461 ; milestone1:milestone1_unit|Mult3_op_1[3]  ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.593     ;
; 8.461 ; milestone1:milestone1_unit|Mult3_op_1[3]  ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.593     ;
; 8.463 ; milestone1:milestone1_unit|Mult3_op_1[2]  ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.591     ;
; 8.463 ; milestone1:milestone1_unit|Mult3_op_1[2]  ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.591     ;
; 8.464 ; milestone1:milestone1_unit|Mult3_op_1[3]  ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.590     ;
; 8.464 ; milestone1:milestone1_unit|Mult3_op_1[3]  ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.590     ;
; 8.464 ; milestone1:milestone1_unit|Mult3_op_1[2]  ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.590     ;
; 8.465 ; milestone1:milestone1_unit|Mult3_op_1[3]  ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.589     ;
; 8.653 ; milestone1:milestone1_unit|Mult3_op_1[11] ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.401     ;
; 8.653 ; milestone1:milestone1_unit|Mult3_op_1[11] ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.401     ;
; 8.654 ; milestone1:milestone1_unit|Mult3_op_1[11] ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.400     ;
; 8.654 ; milestone1:milestone1_unit|Mult3_op_1[11] ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.400     ;
; 8.654 ; milestone1:milestone1_unit|Mult3_op_1[11] ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.400     ;
; 8.657 ; milestone1:milestone1_unit|Mult3_op_1[11] ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.397     ;
; 8.657 ; milestone1:milestone1_unit|Mult3_op_1[11] ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.397     ;
; 8.658 ; milestone1:milestone1_unit|Mult3_op_1[11] ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.396     ;
; 8.693 ; milestone1:milestone1_unit|Mult4_op_1[1]  ; milestone1:milestone1_unit|G_even[1][0]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.360     ;
; 8.718 ; milestone1:milestone1_unit|Mult4_op_1[1]  ; milestone1:milestone1_unit|G_even[1][3]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.335     ;
; 8.778 ; milestone1:milestone1_unit|M1_state~4     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_10 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.229     ;
; 8.778 ; milestone1:milestone1_unit|M1_state~4     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_13 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.229     ;
; 8.778 ; milestone1:milestone1_unit|M1_state~4     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_16 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.229     ;
; 8.778 ; milestone1:milestone1_unit|M1_state~4     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_19 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.229     ;
; 8.778 ; milestone1:milestone1_unit|M1_state~4     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_22 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.229     ;
; 8.863 ; milestone1:milestone1_unit|M1_state~5     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_10 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.144     ;
; 8.863 ; milestone1:milestone1_unit|M1_state~5     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_13 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.144     ;
; 8.863 ; milestone1:milestone1_unit|M1_state~5     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_16 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.144     ;
; 8.863 ; milestone1:milestone1_unit|M1_state~5     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_19 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.144     ;
; 8.863 ; milestone1:milestone1_unit|M1_state~5     ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_22 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.054      ; 11.144     ;
; 8.864 ; milestone1:milestone1_unit|Mult3_op_1[10] ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.193     ;
; 8.864 ; milestone1:milestone1_unit|Mult3_op_1[10] ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.193     ;
; 8.865 ; milestone1:milestone1_unit|Mult3_op_1[10] ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.192     ;
; 8.865 ; milestone1:milestone1_unit|Mult3_op_1[10] ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.192     ;
; 8.865 ; milestone1:milestone1_unit|Mult3_op_1[10] ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.192     ;
; 8.866 ; milestone1:milestone1_unit|Mult3_op_1[17] ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.191     ;
; 8.866 ; milestone1:milestone1_unit|Mult3_op_1[17] ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.191     ;
; 8.867 ; milestone1:milestone1_unit|Mult3_op_1[17] ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.190     ;
; 8.867 ; milestone1:milestone1_unit|Mult3_op_1[17] ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.190     ;
; 8.867 ; milestone1:milestone1_unit|Mult3_op_1[17] ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.190     ;
; 8.868 ; milestone1:milestone1_unit|Mult3_op_1[10] ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.189     ;
; 8.868 ; milestone1:milestone1_unit|Mult3_op_1[10] ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.189     ;
; 8.869 ; milestone1:milestone1_unit|Mult3_op_1[10] ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.188     ;
; 8.870 ; milestone1:milestone1_unit|Mult3_op_1[17] ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.187     ;
; 8.870 ; milestone1:milestone1_unit|Mult3_op_1[17] ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.187     ;
; 8.871 ; milestone1:milestone1_unit|Mult3_op_1[17] ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.186     ;
; 8.891 ; milestone1:milestone1_unit|Mult4_op_1[17] ; milestone1:milestone1_unit|G_even[1][0]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.162     ;
; 8.916 ; milestone1:milestone1_unit|Mult4_op_1[17] ; milestone1:milestone1_unit|G_even[1][3]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.137     ;
; 8.919 ; milestone1:milestone1_unit|Mult3_op_1[13] ; milestone1:milestone1_unit|G_odd[1][1]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.135     ;
; 8.919 ; milestone1:milestone1_unit|Mult3_op_1[13] ; milestone1:milestone1_unit|G_odd[1][6]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.135     ;
; 8.920 ; milestone1:milestone1_unit|Mult3_op_1[13] ; milestone1:milestone1_unit|G_odd[1][3]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.134     ;
; 8.920 ; milestone1:milestone1_unit|Mult3_op_1[13] ; milestone1:milestone1_unit|G_odd[1][2]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.134     ;
; 8.920 ; milestone1:milestone1_unit|Mult3_op_1[13] ; milestone1:milestone1_unit|G_odd[1][7]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.134     ;
; 8.923 ; milestone1:milestone1_unit|Mult3_op_1[13] ; milestone1:milestone1_unit|G_odd[1][4]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.131     ;
; 8.923 ; milestone1:milestone1_unit|Mult3_op_1[13] ; milestone1:milestone1_unit|G_odd[1][0]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.131     ;
; 8.924 ; milestone1:milestone1_unit|Mult3_op_1[13] ; milestone1:milestone1_unit|G_odd[1][5]                  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.018      ; 11.130     ;
; 8.964 ; milestone1:milestone1_unit|Mult4_op_1[1]  ; milestone1:milestone1_unit|G_even[1][7]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.089     ;
; 8.965 ; milestone1:milestone1_unit|Mult4_op_1[1]  ; milestone1:milestone1_unit|G_even[1][5]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.088     ;
; 8.966 ; milestone1:milestone1_unit|M1_state~6     ; milestone1:milestone1_unit|Mult3_op_2[2]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.069      ; 11.056     ;
; 8.966 ; milestone1:milestone1_unit|Mult4_op_1[1]  ; milestone1:milestone1_unit|G_even[1][4]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.087     ;
; 8.967 ; milestone1:milestone1_unit|Mult4_op_1[1]  ; milestone1:milestone1_unit|G_even[1][2]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.086     ;
; 8.967 ; milestone1:milestone1_unit|Mult4_op_1[1]  ; milestone1:milestone1_unit|G_even[1][1]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.086     ;
; 8.968 ; milestone1:milestone1_unit|Mult4_op_1[1]  ; milestone1:milestone1_unit|G_even[1][6]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.085     ;
; 8.969 ; milestone1:milestone1_unit|Mult4_op_1[2]  ; milestone1:milestone1_unit|G_even[1][0]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.088     ;
; 8.981 ; milestone1:milestone1_unit|M1_state~4     ; milestone1:milestone1_unit|Reg_V1[1]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.032      ; 11.087     ;
; 8.986 ; milestone1:milestone1_unit|Mult4_op_1[14] ; milestone1:milestone1_unit|G_even[1][0]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.071     ;
; 8.994 ; milestone1:milestone1_unit|Mult4_op_1[2]  ; milestone1:milestone1_unit|G_even[1][3]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.063     ;
; 9.000 ; milestone1:milestone1_unit|Mult4_op_1[0]  ; milestone1:milestone1_unit|G_even[1][0]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.017      ; 11.053     ;
; 9.004 ; milestone1:milestone1_unit|Mult4_op_1[3]  ; milestone1:milestone1_unit|G_even[1][0]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.053     ;
; 9.011 ; milestone1:milestone1_unit|Mult4_op_1[14] ; milestone1:milestone1_unit|G_even[1][3]                 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.021      ; 11.046     ;
+-------+-------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50_I'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; UART_SRAM_interface:UART_unit|new_line_count[1]                             ; UART_SRAM_interface:UART_unit|new_line_count[1]                             ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|new_line_count[0]                             ; UART_SRAM_interface:UART_unit|new_line_count[0]                             ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top_state[2]                                                                ; top_state[2]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|M1_end                                           ; milestone1:milestone1_unit|M1_end                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; PB_Controller:PB_unit|clock_1kHz                                            ; PB_Controller:PB_unit|clock_1kHz                                            ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|SP_dataRow_b[0]                                  ; milestone2:milestone2_unit|SP_dataRow_b[0]                                  ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|SP_dataRow_b[1]                                  ; milestone2:milestone2_unit|SP_dataRow_b[1]                                  ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|SP_dataRow_b[2]                                  ; milestone2:milestone2_unit|SP_dataRow_b[2]                                  ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_dataRow[0]                                 ; milestone2:milestone2_unit|FETCH_dataRow[0]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_dataRow[1]                                 ; milestone2:milestone2_unit|FETCH_dataRow[1]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_dataRow[2]                                 ; milestone2:milestone2_unit|FETCH_dataRow[2]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_blockCol[1]                                ; milestone2:milestone2_unit|FETCH_blockCol[1]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_blockCol[2]                                ; milestone2:milestone2_unit|FETCH_blockCol[2]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_blockCol[3]                                ; milestone2:milestone2_unit|FETCH_blockCol[3]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_blockCol[5]                                ; milestone2:milestone2_unit|FETCH_blockCol[5]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_Y_to_UV_flag                               ; milestone2:milestone2_unit|FETCH_Y_to_UV_flag                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_blockCol[4]                                ; milestone2:milestone2_unit|FETCH_blockCol[4]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|YUV_dataRow[0]                                   ; milestone2:milestone2_unit|YUV_dataRow[0]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|YUV_dataRow[1]                                   ; milestone2:milestone2_unit|YUV_dataRow[1]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|YUV_dataRow[2]                                   ; milestone2:milestone2_unit|YUV_dataRow[2]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; M2_start                                                                    ; M2_start                                                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|M2_end                                           ; milestone2:milestone2_unit|M2_end                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top_state[1]                                                                ; top_state[1]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top_state[0]                                                                ; top_state[0]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                           ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty         ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                            ; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                            ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|SRAM_we_n                                     ; UART_SRAM_interface:UART_unit|SRAM_we_n                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8   ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable          ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|YUV_Y_to_UV_flag                                 ; milestone2:milestone2_unit|YUV_Y_to_UV_flag                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                               ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                               ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_dataCol[0]                                 ; milestone2:milestone2_unit|FETCH_dataCol[0]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_dataCol[1]                                 ; milestone2:milestone2_unit|FETCH_dataCol[1]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|YUV_dataCol[1]                                   ; milestone2:milestone2_unit|YUV_dataCol[1]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|YUV_dataCol[2]                                   ; milestone2:milestone2_unit|YUV_dataCol[2]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|FETCH_dataCol[2]                                 ; milestone2:milestone2_unit|FETCH_dataCol[2]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult1_op_1[1]                                    ; milestone1:milestone1_unit|Mult1_op_1[1]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult1_op_1[5]                                    ; milestone1:milestone1_unit|Mult1_op_1[5]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Reg_U0[10]                                       ; milestone1:milestone1_unit|Reg_U0[10]                                       ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Y_buff[2][8]                                     ; milestone1:milestone1_unit|Y_buff[2][8]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|U_even[2][8]                                     ; milestone1:milestone1_unit|U_even[2][8]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|M1_SRAM_we_n                                     ; milestone1:milestone1_unit|M1_SRAM_we_n                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|U_even[2][0]                                     ; milestone1:milestone1_unit|U_even[2][0]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|V_even[2][8]                                     ; milestone1:milestone1_unit|V_even[2][8]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|V_even[2][0]                                     ; milestone1:milestone1_unit|V_even[2][0]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[0]                                    ; milestone1:milestone1_unit|Mult4_op_1[0]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[17]                                   ; milestone1:milestone1_unit|Mult3_op_1[17]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[11]                                   ; milestone1:milestone1_unit|Mult3_op_1[11]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[12]                                   ; milestone1:milestone1_unit|Mult3_op_1[12]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[14]                                   ; milestone1:milestone1_unit|Mult3_op_1[14]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[13]                                   ; milestone1:milestone1_unit|Mult3_op_1[13]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[10]                                   ; milestone1:milestone1_unit|Mult3_op_1[10]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[2]                                    ; milestone1:milestone1_unit|Mult3_op_1[2]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[7]                                    ; milestone1:milestone1_unit|Mult3_op_1[7]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[5]                                    ; milestone1:milestone1_unit|Mult3_op_1[5]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[4]                                    ; milestone1:milestone1_unit|Mult3_op_1[4]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[3]                                    ; milestone1:milestone1_unit|Mult3_op_1[3]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[1]                                    ; milestone1:milestone1_unit|Mult3_op_1[1]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult3_op_1[0]                                    ; milestone1:milestone1_unit|Mult3_op_1[0]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_odd[0][1]                                      ; milestone1:milestone1_unit|G_odd[0][1]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[17]                                   ; milestone1:milestone1_unit|Mult4_op_1[17]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[11]                                   ; milestone1:milestone1_unit|Mult4_op_1[11]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[12]                                   ; milestone1:milestone1_unit|Mult4_op_1[12]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[14]                                   ; milestone1:milestone1_unit|Mult4_op_1[14]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[13]                                   ; milestone1:milestone1_unit|Mult4_op_1[13]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[10]                                   ; milestone1:milestone1_unit|Mult4_op_1[10]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[2]                                    ; milestone1:milestone1_unit|Mult4_op_1[2]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[7]                                    ; milestone1:milestone1_unit|Mult4_op_1[7]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[5]                                    ; milestone1:milestone1_unit|Mult4_op_1[5]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[4]                                    ; milestone1:milestone1_unit|Mult4_op_1[4]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[3]                                    ; milestone1:milestone1_unit|Mult4_op_1[3]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|Mult4_op_1[1]                                    ; milestone1:milestone1_unit|Mult4_op_1[1]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_even[0][4]                                     ; milestone1:milestone1_unit|B_even[0][4]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_odd[0][4]                                      ; milestone1:milestone1_unit|G_odd[0][4]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|R_even[0][4]                                     ; milestone1:milestone1_unit|R_even[0][4]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone2:milestone2_unit|Mult1_op_1[0]                                    ; milestone2:milestone2_unit|Mult1_op_1[0]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_even[0][6]                                     ; milestone1:milestone1_unit|B_even[0][6]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|R_even[0][6]                                     ; milestone1:milestone1_unit|R_even[0][6]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_odd[0][6]                                      ; milestone1:milestone1_unit|G_odd[0][6]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_even[0][5]                                     ; milestone1:milestone1_unit|B_even[0][5]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_odd[0][5]                                      ; milestone1:milestone1_unit|G_odd[0][5]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|R_even[0][5]                                     ; milestone1:milestone1_unit|R_even[0][5]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_even[0][3]                                     ; milestone1:milestone1_unit|B_even[0][3]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|R_even[0][3]                                     ; milestone1:milestone1_unit|R_even[0][3]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_odd[0][3]                                      ; milestone1:milestone1_unit|G_odd[0][3]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_even[0][7]                                     ; milestone1:milestone1_unit|G_even[0][7]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_odd[0][7]                                      ; milestone1:milestone1_unit|B_odd[0][7]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_even[0][6]                                     ; milestone1:milestone1_unit|G_even[0][6]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_odd[0][6]                                      ; milestone1:milestone1_unit|B_odd[0][6]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_odd[0][4]                                      ; milestone1:milestone1_unit|B_odd[0][4]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_even[0][4]                                     ; milestone1:milestone1_unit|G_even[0][4]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_even[0][3]                                     ; milestone1:milestone1_unit|G_even[0][3]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_odd[0][3]                                      ; milestone1:milestone1_unit|B_odd[0][3]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|G_even[0][2]                                     ; milestone1:milestone1_unit|G_even[0][2]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; milestone1:milestone1_unit|B_odd[0][2]                                      ; milestone1:milestone1_unit|B_odd[0][2]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                   ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 7.274 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; -5.000       ; 0.286      ; 2.826      ;
; 7.274 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; -5.000       ; 0.286      ; 2.826      ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Fall       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Fall       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|SRAM_LB_N_O|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|SRAM_LB_N_O|clk                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50_I'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; 4.368 ; 4.368 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; 4.368 ; 4.368 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 4.346 ; 4.346 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 4.192 ; 4.192 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 4.346 ; 4.346 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 4.309 ; 4.309 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 4.317 ; 4.317 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 4.200 ; 4.200 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 4.175 ; 4.175 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 4.209 ; 4.209 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 3.850 ; 3.850 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 4.220 ; 4.220 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 4.320 ; 4.320 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 4.142 ; 4.142 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 3.523 ; 3.523 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 4.136 ; 4.136 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 4.083 ; 4.083 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 3.488 ; 3.488 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 3.710 ; 3.710 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; 7.718 ; 7.718 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; 7.718 ; 7.718 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; 8.129 ; 8.129 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; 2.504 ; 2.504 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; -4.138 ; -4.138 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; -4.138 ; -4.138 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; -3.258 ; -3.258 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; -3.962 ; -3.962 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; -4.116 ; -4.116 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; -4.079 ; -4.079 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; -4.087 ; -4.087 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; -3.970 ; -3.970 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; -3.945 ; -3.945 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; -3.979 ; -3.979 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; -3.620 ; -3.620 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; -3.990 ; -3.990 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; -4.090 ; -4.090 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; -3.912 ; -3.912 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; -3.293 ; -3.293 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; -3.906 ; -3.906 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; -3.853 ; -3.853 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; -3.258 ; -3.258 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; -3.480 ; -3.480 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; -4.266 ; -4.266 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; -4.266 ; -4.266 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; -4.284 ; -4.284 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; -2.274 ; -2.274 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]      ; CLOCK_50_I ; 13.932 ; 13.932 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]     ; CLOCK_50_I ; 9.002  ; 9.002  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]     ; CLOCK_50_I ; 10.010 ; 10.010 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]     ; CLOCK_50_I ; 10.519 ; 10.519 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]     ; CLOCK_50_I ; 8.623  ; 8.623  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]     ; CLOCK_50_I ; 8.622  ; 8.622  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]     ; CLOCK_50_I ; 8.827  ; 8.827  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]     ; CLOCK_50_I ; 8.853  ; 8.853  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]     ; CLOCK_50_I ; 13.932 ; 13.932 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]     ; CLOCK_50_I ; 8.289  ; 8.289  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]   ; CLOCK_50_I ; 9.866  ; 9.866  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]  ; CLOCK_50_I ; 9.866  ; 9.866  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]  ; CLOCK_50_I ; 9.069  ; 9.069  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]  ; CLOCK_50_I ; 9.363  ; 9.363  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]  ; CLOCK_50_I ; 8.636  ; 8.636  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]  ; CLOCK_50_I ; 9.292  ; 9.292  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]  ; CLOCK_50_I ; 9.575  ; 9.575  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]  ; CLOCK_50_I ; 8.348  ; 8.348  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]  ; CLOCK_50_I ; 9.044  ; 9.044  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]  ; CLOCK_50_I ; 8.841  ; 8.841  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]  ; CLOCK_50_I ; 9.049  ; 9.049  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10] ; CLOCK_50_I ; 9.059  ; 9.059  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11] ; CLOCK_50_I ; 9.046  ; 9.046  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12] ; CLOCK_50_I ; 8.606  ; 8.606  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13] ; CLOCK_50_I ; 9.447  ; 9.447  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14] ; CLOCK_50_I ; 8.852  ; 8.852  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15] ; CLOCK_50_I ; 8.250  ; 8.250  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16] ; CLOCK_50_I ; 8.696  ; 8.696  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17] ; CLOCK_50_I ; 8.618  ; 8.618  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O         ; CLOCK_50_I ; 7.286  ; 7.286  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]     ; CLOCK_50_I ; 9.645  ; 9.645  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]    ; CLOCK_50_I ; 9.645  ; 9.645  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]    ; CLOCK_50_I ; 9.176  ; 9.176  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]    ; CLOCK_50_I ; 8.637  ; 8.637  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]    ; CLOCK_50_I ; 9.094  ; 9.094  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]    ; CLOCK_50_I ; 8.533  ; 8.533  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]    ; CLOCK_50_I ; 8.540  ; 8.540  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]    ; CLOCK_50_I ; 9.307  ; 9.307  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]    ; CLOCK_50_I ; 8.840  ; 8.840  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]    ; CLOCK_50_I ; 9.146  ; 9.146  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]    ; CLOCK_50_I ; 9.089  ; 9.089  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]   ; CLOCK_50_I ; 9.083  ; 9.083  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]   ; CLOCK_50_I ; 9.082  ; 9.082  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]   ; CLOCK_50_I ; 8.930  ; 8.930  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]   ; CLOCK_50_I ; 8.834  ; 8.834  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]   ; CLOCK_50_I ; 8.891  ; 8.891  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]   ; CLOCK_50_I ; 9.064  ; 9.064  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O         ; CLOCK_50_I ; 7.286  ; 7.286  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O         ; CLOCK_50_I ; 8.848  ; 8.848  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O         ; CLOCK_50_I ; 8.831  ; 8.831  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]       ; CLOCK_50_I ; 8.242  ; 8.242  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]      ; CLOCK_50_I ; 6.998  ; 6.998  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]      ; CLOCK_50_I ; 6.988  ; 6.988  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]      ; CLOCK_50_I ; 7.227  ; 7.227  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]      ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]      ; CLOCK_50_I ; 7.289  ; 7.289  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]      ; CLOCK_50_I ; 7.274  ; 7.274  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]      ; CLOCK_50_I ; 8.242  ; 8.242  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]      ; CLOCK_50_I ; 7.258  ; 7.258  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]      ; CLOCK_50_I ; 7.429  ; 7.429  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]      ; CLOCK_50_I ; 7.722  ; 7.722  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 6.115  ; 6.115  ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]      ; CLOCK_50_I ; 7.476  ; 7.476  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]     ; CLOCK_50_I ; 7.231  ; 7.231  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]     ; CLOCK_50_I ; 7.237  ; 7.237  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]     ; CLOCK_50_I ; 7.250  ; 7.250  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]     ; CLOCK_50_I ; 7.298  ; 7.298  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]     ; CLOCK_50_I ; 7.255  ; 7.255  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]     ; CLOCK_50_I ; 7.265  ; 7.265  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]     ; CLOCK_50_I ; 7.223  ; 7.223  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]     ; CLOCK_50_I ; 7.243  ; 7.243  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]     ; CLOCK_50_I ; 7.476  ; 7.476  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]     ; CLOCK_50_I ; 7.000  ; 7.000  ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O         ; CLOCK_50_I ; 8.332  ; 8.332  ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]        ; CLOCK_50_I ; 7.759  ; 7.759  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]       ; CLOCK_50_I ; 7.677  ; 7.677  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]       ; CLOCK_50_I ; 7.666  ; 7.666  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]       ; CLOCK_50_I ; 7.759  ; 7.759  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]       ; CLOCK_50_I ; 7.471  ; 7.471  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]       ; CLOCK_50_I ; 7.472  ; 7.472  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]       ; CLOCK_50_I ; 7.480  ; 7.480  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]       ; CLOCK_50_I ; 7.484  ; 7.484  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]       ; CLOCK_50_I ; 7.503  ; 7.503  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]       ; CLOCK_50_I ; 7.480  ; 7.480  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]       ; CLOCK_50_I ; 7.493  ; 7.493  ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O         ; CLOCK_50_I ; 8.026  ; 8.026  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 6.115  ; 6.115  ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O         ; CLOCK_50_I ; 4.943  ; 4.943  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O         ; CLOCK_50_I ; 4.943  ; 4.943  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]      ; CLOCK_50_I ; 8.289  ; 8.289  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]     ; CLOCK_50_I ; 9.002  ; 9.002  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]     ; CLOCK_50_I ; 10.010 ; 10.010 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]     ; CLOCK_50_I ; 10.519 ; 10.519 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]     ; CLOCK_50_I ; 8.623  ; 8.623  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]     ; CLOCK_50_I ; 8.622  ; 8.622  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]     ; CLOCK_50_I ; 8.827  ; 8.827  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]     ; CLOCK_50_I ; 8.853  ; 8.853  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]     ; CLOCK_50_I ; 11.055 ; 11.055 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]     ; CLOCK_50_I ; 8.289  ; 8.289  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]   ; CLOCK_50_I ; 8.250  ; 8.250  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]  ; CLOCK_50_I ; 9.866  ; 9.866  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]  ; CLOCK_50_I ; 9.069  ; 9.069  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]  ; CLOCK_50_I ; 9.363  ; 9.363  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]  ; CLOCK_50_I ; 8.636  ; 8.636  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]  ; CLOCK_50_I ; 9.292  ; 9.292  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]  ; CLOCK_50_I ; 9.575  ; 9.575  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]  ; CLOCK_50_I ; 8.348  ; 8.348  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]  ; CLOCK_50_I ; 9.044  ; 9.044  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]  ; CLOCK_50_I ; 8.841  ; 8.841  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]  ; CLOCK_50_I ; 9.049  ; 9.049  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10] ; CLOCK_50_I ; 9.059  ; 9.059  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11] ; CLOCK_50_I ; 9.046  ; 9.046  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12] ; CLOCK_50_I ; 8.606  ; 8.606  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13] ; CLOCK_50_I ; 9.447  ; 9.447  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14] ; CLOCK_50_I ; 8.852  ; 8.852  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15] ; CLOCK_50_I ; 8.250  ; 8.250  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16] ; CLOCK_50_I ; 8.696  ; 8.696  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17] ; CLOCK_50_I ; 8.618  ; 8.618  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O         ; CLOCK_50_I ; 7.286  ; 7.286  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]     ; CLOCK_50_I ; 8.533  ; 8.533  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]    ; CLOCK_50_I ; 9.645  ; 9.645  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]    ; CLOCK_50_I ; 9.176  ; 9.176  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]    ; CLOCK_50_I ; 8.637  ; 8.637  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]    ; CLOCK_50_I ; 9.094  ; 9.094  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]    ; CLOCK_50_I ; 8.533  ; 8.533  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]    ; CLOCK_50_I ; 8.540  ; 8.540  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]    ; CLOCK_50_I ; 9.307  ; 9.307  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]    ; CLOCK_50_I ; 8.840  ; 8.840  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]    ; CLOCK_50_I ; 9.146  ; 9.146  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]    ; CLOCK_50_I ; 9.089  ; 9.089  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]   ; CLOCK_50_I ; 9.083  ; 9.083  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]   ; CLOCK_50_I ; 9.082  ; 9.082  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]   ; CLOCK_50_I ; 8.930  ; 8.930  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]   ; CLOCK_50_I ; 8.834  ; 8.834  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]   ; CLOCK_50_I ; 8.891  ; 8.891  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]   ; CLOCK_50_I ; 9.064  ; 9.064  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O         ; CLOCK_50_I ; 7.286  ; 7.286  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O         ; CLOCK_50_I ; 8.848  ; 8.848  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O         ; CLOCK_50_I ; 8.698  ; 8.698  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]       ; CLOCK_50_I ; 6.988  ; 6.988  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]      ; CLOCK_50_I ; 6.998  ; 6.998  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]      ; CLOCK_50_I ; 6.988  ; 6.988  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]      ; CLOCK_50_I ; 7.227  ; 7.227  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]      ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]      ; CLOCK_50_I ; 7.289  ; 7.289  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]      ; CLOCK_50_I ; 7.274  ; 7.274  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]      ; CLOCK_50_I ; 8.242  ; 8.242  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]      ; CLOCK_50_I ; 7.258  ; 7.258  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]      ; CLOCK_50_I ; 7.429  ; 7.429  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]      ; CLOCK_50_I ; 7.722  ; 7.722  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 6.115  ; 6.115  ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]      ; CLOCK_50_I ; 7.000  ; 7.000  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]     ; CLOCK_50_I ; 7.231  ; 7.231  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]     ; CLOCK_50_I ; 7.237  ; 7.237  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]     ; CLOCK_50_I ; 7.250  ; 7.250  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]     ; CLOCK_50_I ; 7.298  ; 7.298  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]     ; CLOCK_50_I ; 7.255  ; 7.255  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]     ; CLOCK_50_I ; 7.265  ; 7.265  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]     ; CLOCK_50_I ; 7.223  ; 7.223  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]     ; CLOCK_50_I ; 7.243  ; 7.243  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]     ; CLOCK_50_I ; 7.476  ; 7.476  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]     ; CLOCK_50_I ; 7.000  ; 7.000  ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O         ; CLOCK_50_I ; 8.332  ; 8.332  ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]        ; CLOCK_50_I ; 7.471  ; 7.471  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]       ; CLOCK_50_I ; 7.677  ; 7.677  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]       ; CLOCK_50_I ; 7.666  ; 7.666  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]       ; CLOCK_50_I ; 7.759  ; 7.759  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]       ; CLOCK_50_I ; 7.471  ; 7.471  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]       ; CLOCK_50_I ; 7.472  ; 7.472  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]       ; CLOCK_50_I ; 7.480  ; 7.480  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]       ; CLOCK_50_I ; 7.484  ; 7.484  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]       ; CLOCK_50_I ; 7.503  ; 7.503  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]       ; CLOCK_50_I ; 7.480  ; 7.480  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]       ; CLOCK_50_I ; 7.493  ; 7.493  ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O         ; CLOCK_50_I ; 8.026  ; 8.026  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 6.115  ; 6.115  ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O         ; CLOCK_50_I ; 4.943  ; 4.943  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O         ; CLOCK_50_I ; 4.943  ; 4.943  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+-------------------+------------+-------+------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 8.345 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 8.870 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 8.880 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 8.867 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 8.847 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 8.568 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 8.568 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 8.568 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 8.551 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 8.601 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 8.601 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 8.355 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 8.355 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 8.345 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 8.345 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 8.604 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 8.604 ;      ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-------+------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+-------------------+------------+-------+------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 8.345 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 8.870 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 8.880 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 8.867 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 8.847 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 8.568 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 8.568 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 8.568 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 8.551 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 8.601 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 8.601 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 8.355 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 8.355 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 8.345 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 8.345 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 8.604 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 8.604 ;      ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-------+------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Output Disable Times                                                                  ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; Data Port         ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 8.345     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 8.870     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 8.880     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 8.867     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 8.847     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 8.568     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 8.568     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 8.568     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 8.551     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 8.601     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 8.601     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 8.355     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 8.355     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 8.345     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 8.345     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 8.604     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 8.604     ;           ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                          ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; Data Port         ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 8.345     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 8.870     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 8.880     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 8.867     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 8.847     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 8.568     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 8.568     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 8.568     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 8.551     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 8.601     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 8.601     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 8.355     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 8.355     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 8.345     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 8.345     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 8.604     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 8.604     ;           ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                          ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 3.562  ; 0.000         ;
; CLOCK_50_I                                               ; 14.931 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50_I                                               ; 0.215 ; 0.000         ;
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 6.318 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 4.000 ; 0.000         ;
; CLOCK_50_I                                               ; 7.500 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                  ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 3.562 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.041      ; 1.511      ;
; 3.562 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.041      ; 1.511      ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50_I'                                                                                                                                                 ;
+--------+---------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.931 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_10 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.097      ;
; 14.931 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_13 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.097      ;
; 14.931 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_16 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.097      ;
; 14.931 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_19 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.097      ;
; 14.931 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_22 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.097      ;
; 14.957 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_10 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.071      ;
; 14.957 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_13 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.071      ;
; 14.957 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_16 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.071      ;
; 14.957 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_19 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.071      ;
; 14.957 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_22 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 5.071      ;
; 14.987 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Reg_V1[1]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.026      ; 5.071      ;
; 15.013 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Reg_V1[1]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.026      ; 5.045      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_11 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_12 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_14 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_15 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_17 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_18 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_20 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_21 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.033 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_23 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.995      ;
; 15.057 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Reg_V1[2]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.030      ; 5.005      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_11 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_12 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_14 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_15 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_17 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_18 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_20 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_21 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.059 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_23 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.053      ; 4.969      ;
; 15.080 ; milestone1:milestone1_unit|M1_state~6 ; milestone1:milestone1_unit|Mult3_op_2[2]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.069      ; 4.964      ;
; 15.083 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Reg_V1[2]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.030      ; 4.979      ;
; 15.102 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Reg_V1[3]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.013      ; 4.943      ;
; 15.128 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Reg_V1[3]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.013      ; 4.917      ;
; 15.160 ; milestone1:milestone1_unit|M1_state~6 ; milestone1:milestone1_unit|Mult4_op_2[5]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.057      ; 4.872      ;
; 15.180 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]               ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.854      ;
; 15.180 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_2  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.854      ;
; 15.180 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_3  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.854      ;
; 15.180 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_5  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.854      ;
; 15.180 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_6  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.854      ;
; 15.180 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_8  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.854      ;
; 15.180 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_9  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.854      ;
; 15.180 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[2]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.854      ;
; 15.182 ; milestone2:milestone2_unit|M2_state~9 ; milestone2:milestone2_unit|T_data_write_a[14]           ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.027     ; 4.823      ;
; 15.185 ; milestone2:milestone2_unit|M2_state~9 ; milestone2:milestone2_unit|T_data_write_a[10]           ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.027     ; 4.820      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_10 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_11 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_13 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_14 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_16 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_17 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_19 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_20 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_22 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.193 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult4_op_2[10]~_Duplicate_23 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.056      ; 4.838      ;
; 15.198 ; milestone2:milestone2_unit|M2_state~9 ; milestone2:milestone2_unit|T_data_write_a[9]            ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.026     ; 4.808      ;
; 15.200 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Reg_V1[6]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.035      ; 4.867      ;
; 15.200 ; milestone2:milestone2_unit|M2_state~4 ; milestone2:milestone2_unit|T_data_write_a[14]           ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.023     ; 4.809      ;
; 15.203 ; milestone2:milestone2_unit|M2_state~4 ; milestone2:milestone2_unit|T_data_write_a[10]           ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; -0.023     ; 4.806      ;
; 15.204 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_1  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.830      ;
; 15.204 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_4  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.830      ;
; 15.204 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_7  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.830      ;
; 15.206 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]               ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.828      ;
; 15.206 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_2  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.828      ;
; 15.206 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_3  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.828      ;
; 15.206 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_5  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.828      ;
; 15.206 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_6  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.828      ;
; 15.206 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_8  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.828      ;
; 15.206 ; milestone1:milestone1_unit|M1_state~5 ; milestone1:milestone1_unit|Mult3_op_2[10]~_Duplicate_9  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.059      ; 4.828      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[0]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[1]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[2]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[3]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[4]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[5]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[6]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[7]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_8  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_9  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_10 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_11 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_12 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_13 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_14 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.207 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_15 ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.036      ; 4.804      ;
; 15.212 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Reg_V0[6]                    ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.035      ; 4.855      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult2_op_2[0]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult2_op_2[1]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult2_op_2[2]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult2_op_2[3]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult2_op_2[4]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult2_op_2[5]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult2_op_2[6]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult2_op_2[7]                ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]               ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_1  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_2  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_3  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
; 15.214 ; milestone1:milestone1_unit|M1_state~4 ; milestone1:milestone1_unit|Mult1_op_2[10]~_Duplicate_4  ; CLOCK_50_I   ; CLOCK_50_I  ; 20.000       ; 0.045      ; 4.806      ;
+--------+---------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50_I'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; UART_SRAM_interface:UART_unit|new_line_count[1]                             ; UART_SRAM_interface:UART_unit|new_line_count[1]                             ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|new_line_count[0]                             ; UART_SRAM_interface:UART_unit|new_line_count[0]                             ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top_state[2]                                                                ; top_state[2]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|M1_end                                           ; milestone1:milestone1_unit|M1_end                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PB_Controller:PB_unit|clock_1kHz                                            ; PB_Controller:PB_unit|clock_1kHz                                            ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|SP_dataRow_b[0]                                  ; milestone2:milestone2_unit|SP_dataRow_b[0]                                  ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|SP_dataRow_b[1]                                  ; milestone2:milestone2_unit|SP_dataRow_b[1]                                  ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|SP_dataRow_b[2]                                  ; milestone2:milestone2_unit|SP_dataRow_b[2]                                  ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_dataRow[0]                                 ; milestone2:milestone2_unit|FETCH_dataRow[0]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_dataRow[1]                                 ; milestone2:milestone2_unit|FETCH_dataRow[1]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_dataRow[2]                                 ; milestone2:milestone2_unit|FETCH_dataRow[2]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_blockCol[1]                                ; milestone2:milestone2_unit|FETCH_blockCol[1]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_blockCol[2]                                ; milestone2:milestone2_unit|FETCH_blockCol[2]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_blockCol[3]                                ; milestone2:milestone2_unit|FETCH_blockCol[3]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_blockCol[5]                                ; milestone2:milestone2_unit|FETCH_blockCol[5]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_Y_to_UV_flag                               ; milestone2:milestone2_unit|FETCH_Y_to_UV_flag                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_blockCol[4]                                ; milestone2:milestone2_unit|FETCH_blockCol[4]                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|YUV_dataRow[0]                                   ; milestone2:milestone2_unit|YUV_dataRow[0]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|YUV_dataRow[1]                                   ; milestone2:milestone2_unit|YUV_dataRow[1]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|YUV_dataRow[2]                                   ; milestone2:milestone2_unit|YUV_dataRow[2]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; M2_start                                                                    ; M2_start                                                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|M2_end                                           ; milestone2:milestone2_unit|M2_end                                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top_state[1]                                                                ; top_state[1]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top_state[0]                                                                ; top_state[0]                                                                ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                           ; UART_SRAM_interface:UART_unit|UART_rx_unload_data                           ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty         ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty         ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                            ; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                            ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|SRAM_we_n                                     ; UART_SRAM_interface:UART_unit|SRAM_we_n                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8   ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state~8   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[1] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2] ; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[2] ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable          ; VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|counter_enable          ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|YUV_Y_to_UV_flag                                 ; milestone2:milestone2_unit|YUV_Y_to_UV_flag                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                               ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                               ; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                               ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_dataCol[0]                                 ; milestone2:milestone2_unit|FETCH_dataCol[0]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_dataCol[1]                                 ; milestone2:milestone2_unit|FETCH_dataCol[1]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|YUV_dataCol[1]                                   ; milestone2:milestone2_unit|YUV_dataCol[1]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|YUV_dataCol[2]                                   ; milestone2:milestone2_unit|YUV_dataCol[2]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|FETCH_dataCol[2]                                 ; milestone2:milestone2_unit|FETCH_dataCol[2]                                 ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult1_op_1[1]                                    ; milestone1:milestone1_unit|Mult1_op_1[1]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult1_op_1[5]                                    ; milestone1:milestone1_unit|Mult1_op_1[5]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Reg_U0[10]                                       ; milestone1:milestone1_unit|Reg_U0[10]                                       ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Y_buff[2][8]                                     ; milestone1:milestone1_unit|Y_buff[2][8]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|U_even[2][8]                                     ; milestone1:milestone1_unit|U_even[2][8]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|M1_SRAM_we_n                                     ; milestone1:milestone1_unit|M1_SRAM_we_n                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|U_even[2][0]                                     ; milestone1:milestone1_unit|U_even[2][0]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|V_even[2][8]                                     ; milestone1:milestone1_unit|V_even[2][8]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|V_even[2][0]                                     ; milestone1:milestone1_unit|V_even[2][0]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[0]                                    ; milestone1:milestone1_unit|Mult4_op_1[0]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[17]                                   ; milestone1:milestone1_unit|Mult3_op_1[17]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[11]                                   ; milestone1:milestone1_unit|Mult3_op_1[11]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[12]                                   ; milestone1:milestone1_unit|Mult3_op_1[12]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[14]                                   ; milestone1:milestone1_unit|Mult3_op_1[14]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[13]                                   ; milestone1:milestone1_unit|Mult3_op_1[13]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[10]                                   ; milestone1:milestone1_unit|Mult3_op_1[10]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[2]                                    ; milestone1:milestone1_unit|Mult3_op_1[2]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[7]                                    ; milestone1:milestone1_unit|Mult3_op_1[7]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[5]                                    ; milestone1:milestone1_unit|Mult3_op_1[5]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[4]                                    ; milestone1:milestone1_unit|Mult3_op_1[4]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[3]                                    ; milestone1:milestone1_unit|Mult3_op_1[3]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[1]                                    ; milestone1:milestone1_unit|Mult3_op_1[1]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult3_op_1[0]                                    ; milestone1:milestone1_unit|Mult3_op_1[0]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_odd[0][1]                                      ; milestone1:milestone1_unit|G_odd[0][1]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[17]                                   ; milestone1:milestone1_unit|Mult4_op_1[17]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[11]                                   ; milestone1:milestone1_unit|Mult4_op_1[11]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[12]                                   ; milestone1:milestone1_unit|Mult4_op_1[12]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[14]                                   ; milestone1:milestone1_unit|Mult4_op_1[14]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[13]                                   ; milestone1:milestone1_unit|Mult4_op_1[13]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[10]                                   ; milestone1:milestone1_unit|Mult4_op_1[10]                                   ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[2]                                    ; milestone1:milestone1_unit|Mult4_op_1[2]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[7]                                    ; milestone1:milestone1_unit|Mult4_op_1[7]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[5]                                    ; milestone1:milestone1_unit|Mult4_op_1[5]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[4]                                    ; milestone1:milestone1_unit|Mult4_op_1[4]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[3]                                    ; milestone1:milestone1_unit|Mult4_op_1[3]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|Mult4_op_1[1]                                    ; milestone1:milestone1_unit|Mult4_op_1[1]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_even[0][4]                                     ; milestone1:milestone1_unit|B_even[0][4]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_odd[0][4]                                      ; milestone1:milestone1_unit|G_odd[0][4]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|R_even[0][4]                                     ; milestone1:milestone1_unit|R_even[0][4]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone2:milestone2_unit|Mult1_op_1[0]                                    ; milestone2:milestone2_unit|Mult1_op_1[0]                                    ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_even[0][6]                                     ; milestone1:milestone1_unit|B_even[0][6]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|R_even[0][6]                                     ; milestone1:milestone1_unit|R_even[0][6]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_odd[0][6]                                      ; milestone1:milestone1_unit|G_odd[0][6]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_even[0][5]                                     ; milestone1:milestone1_unit|B_even[0][5]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_odd[0][5]                                      ; milestone1:milestone1_unit|G_odd[0][5]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|R_even[0][5]                                     ; milestone1:milestone1_unit|R_even[0][5]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_even[0][3]                                     ; milestone1:milestone1_unit|B_even[0][3]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|R_even[0][3]                                     ; milestone1:milestone1_unit|R_even[0][3]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_odd[0][3]                                      ; milestone1:milestone1_unit|G_odd[0][3]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_even[0][7]                                     ; milestone1:milestone1_unit|G_even[0][7]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_odd[0][7]                                      ; milestone1:milestone1_unit|B_odd[0][7]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_even[0][6]                                     ; milestone1:milestone1_unit|G_even[0][6]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_odd[0][6]                                      ; milestone1:milestone1_unit|B_odd[0][6]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_odd[0][4]                                      ; milestone1:milestone1_unit|B_odd[0][4]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_even[0][4]                                     ; milestone1:milestone1_unit|G_even[0][4]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_even[0][3]                                     ; milestone1:milestone1_unit|G_even[0][3]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_odd[0][3]                                      ; milestone1:milestone1_unit|B_odd[0][3]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|G_even[0][2]                                     ; milestone1:milestone1_unit|G_even[0][2]                                     ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; milestone1:milestone1_unit|B_odd[0][2]                                      ; milestone1:milestone1_unit|B_odd[0][2]                                      ; CLOCK_50_I   ; CLOCK_50_I  ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                   ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                               ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 6.318 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; -5.000       ; 0.041      ; 1.511      ;
; 6.318 ; CLOCK_50_I ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O ; CLOCK_50_I   ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; -5.000       ; 0.041      ; 1.511      ;
+-------+------------+---------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]'                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Fall       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Fall       ; SRAM_Controller:SRAM_unit|SRAM_LB_N_O                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|SRAM_LB_N_O|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; SRAM_unit|SRAM_LB_N_O|clk                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50_I'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg16 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg17 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50_I ; Rise       ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; 2.414 ; 2.414 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; 2.414 ; 2.414 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 2.389 ; 2.389 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 2.312 ; 2.312 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 2.389 ; 2.389 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 2.363 ; 2.363 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 2.380 ; 2.380 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 2.279 ; 2.279 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 2.258 ; 2.258 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 2.275 ; 2.275 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 2.062 ; 2.062 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 2.299 ; 2.299 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 2.310 ; 2.310 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 2.254 ; 2.254 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 1.914 ; 1.914 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 2.249 ; 2.249 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 2.211 ; 2.211 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 1.881 ; 1.881 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 2.019 ; 2.019 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; 3.995 ; 3.995 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; 3.995 ; 3.995 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; 4.109 ; 4.109 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; 1.438 ; 1.438 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; -2.294 ; -2.294 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; -2.294 ; -2.294 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; -1.761 ; -1.761 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; -2.192 ; -2.192 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; -2.269 ; -2.269 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; -2.243 ; -2.243 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; -2.260 ; -2.260 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; -2.159 ; -2.159 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; -2.138 ; -2.138 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; -2.155 ; -2.155 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; -1.942 ; -1.942 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; -2.179 ; -2.179 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; -2.190 ; -2.190 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; -2.134 ; -2.134 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; -1.794 ; -1.794 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; -2.129 ; -2.129 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; -2.091 ; -2.091 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; -1.761 ; -1.761 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; -1.899 ; -1.899 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; -2.383 ; -2.383 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; -2.383 ; -2.383 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; -2.373 ; -2.373 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; -1.318 ; -1.318 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]      ; CLOCK_50_I ; 7.457 ; 7.457 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]     ; CLOCK_50_I ; 5.249 ; 5.249 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]     ; CLOCK_50_I ; 5.642 ; 5.642 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]     ; CLOCK_50_I ; 6.007 ; 6.007 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]     ; CLOCK_50_I ; 5.033 ; 5.033 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]     ; CLOCK_50_I ; 5.064 ; 5.064 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]     ; CLOCK_50_I ; 5.145 ; 5.145 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]     ; CLOCK_50_I ; 5.123 ; 5.123 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]     ; CLOCK_50_I ; 7.457 ; 7.457 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]     ; CLOCK_50_I ; 4.833 ; 4.833 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]   ; CLOCK_50_I ; 5.726 ; 5.726 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]  ; CLOCK_50_I ; 5.726 ; 5.726 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]  ; CLOCK_50_I ; 5.261 ; 5.261 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]  ; CLOCK_50_I ; 5.361 ; 5.361 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]  ; CLOCK_50_I ; 5.110 ; 5.110 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]  ; CLOCK_50_I ; 5.317 ; 5.317 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]  ; CLOCK_50_I ; 5.585 ; 5.585 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]  ; CLOCK_50_I ; 4.950 ; 4.950 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]  ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]  ; CLOCK_50_I ; 5.148 ; 5.148 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]  ; CLOCK_50_I ; 5.203 ; 5.203 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10] ; CLOCK_50_I ; 5.206 ; 5.206 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11] ; CLOCK_50_I ; 5.207 ; 5.207 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12] ; CLOCK_50_I ; 5.023 ; 5.023 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13] ; CLOCK_50_I ; 5.441 ; 5.441 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14] ; CLOCK_50_I ; 5.113 ; 5.113 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15] ; CLOCK_50_I ; 4.864 ; 4.864 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16] ; CLOCK_50_I ; 5.065 ; 5.065 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17] ; CLOCK_50_I ; 5.013 ; 5.013 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O         ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]     ; CLOCK_50_I ; 5.566 ; 5.566 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]    ; CLOCK_50_I ; 5.566 ; 5.566 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]    ; CLOCK_50_I ; 5.295 ; 5.295 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]    ; CLOCK_50_I ; 5.114 ; 5.114 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]    ; CLOCK_50_I ; 5.263 ; 5.263 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]    ; CLOCK_50_I ; 5.045 ; 5.045 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]    ; CLOCK_50_I ; 4.993 ; 4.993 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]    ; CLOCK_50_I ; 5.313 ; 5.313 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]    ; CLOCK_50_I ; 5.145 ; 5.145 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]    ; CLOCK_50_I ; 5.275 ; 5.275 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]    ; CLOCK_50_I ; 5.234 ; 5.234 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]   ; CLOCK_50_I ; 5.223 ; 5.223 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]   ; CLOCK_50_I ; 5.221 ; 5.221 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]   ; CLOCK_50_I ; 5.166 ; 5.166 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]   ; CLOCK_50_I ; 5.107 ; 5.107 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]   ; CLOCK_50_I ; 5.164 ; 5.164 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]   ; CLOCK_50_I ; 5.237 ; 5.237 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O         ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O         ; CLOCK_50_I ; 5.113 ; 5.113 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O         ; CLOCK_50_I ; 5.096 ; 5.096 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]       ; CLOCK_50_I ; 4.849 ; 4.849 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]      ; CLOCK_50_I ; 4.244 ; 4.244 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]      ; CLOCK_50_I ; 4.241 ; 4.241 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]      ; CLOCK_50_I ; 4.347 ; 4.347 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]      ; CLOCK_50_I ; 4.337 ; 4.337 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]      ; CLOCK_50_I ; 4.410 ; 4.410 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]      ; CLOCK_50_I ; 4.396 ; 4.396 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]      ; CLOCK_50_I ; 4.849 ; 4.849 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]      ; CLOCK_50_I ; 4.379 ; 4.379 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]      ; CLOCK_50_I ; 4.443 ; 4.443 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]      ; CLOCK_50_I ; 4.577 ; 4.577 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 3.584 ; 3.584 ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]      ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]     ; CLOCK_50_I ; 4.360 ; 4.360 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]     ; CLOCK_50_I ; 4.364 ; 4.364 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]     ; CLOCK_50_I ; 4.356 ; 4.356 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]     ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]     ; CLOCK_50_I ; 4.366 ; 4.366 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]     ; CLOCK_50_I ; 4.372 ; 4.372 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]     ; CLOCK_50_I ; 4.329 ; 4.329 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]     ; CLOCK_50_I ; 4.352 ; 4.352 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]     ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]     ; CLOCK_50_I ; 4.251 ; 4.251 ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O         ; CLOCK_50_I ; 4.877 ; 4.877 ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]        ; CLOCK_50_I ; 4.597 ; 4.597 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]       ; CLOCK_50_I ; 4.589 ; 4.589 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]       ; CLOCK_50_I ; 4.541 ; 4.541 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]       ; CLOCK_50_I ; 4.597 ; 4.597 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]       ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]       ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]       ; CLOCK_50_I ; 4.465 ; 4.465 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]       ; CLOCK_50_I ; 4.459 ; 4.459 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]       ; CLOCK_50_I ; 4.477 ; 4.477 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]       ; CLOCK_50_I ; 4.452 ; 4.452 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]       ; CLOCK_50_I ; 4.461 ; 4.461 ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O         ; CLOCK_50_I ; 4.721 ; 4.721 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 3.584 ; 3.584 ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O         ; CLOCK_50_I ; 2.805 ; 2.805 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O         ; CLOCK_50_I ; 2.805 ; 2.805 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]      ; CLOCK_50_I ; 4.833 ; 4.833 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]     ; CLOCK_50_I ; 5.249 ; 5.249 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]     ; CLOCK_50_I ; 5.642 ; 5.642 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]     ; CLOCK_50_I ; 6.007 ; 6.007 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]     ; CLOCK_50_I ; 5.033 ; 5.033 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]     ; CLOCK_50_I ; 5.064 ; 5.064 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]     ; CLOCK_50_I ; 5.145 ; 5.145 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]     ; CLOCK_50_I ; 5.123 ; 5.123 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]     ; CLOCK_50_I ; 6.065 ; 6.065 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]     ; CLOCK_50_I ; 4.833 ; 4.833 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]   ; CLOCK_50_I ; 4.864 ; 4.864 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]  ; CLOCK_50_I ; 5.726 ; 5.726 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]  ; CLOCK_50_I ; 5.261 ; 5.261 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]  ; CLOCK_50_I ; 5.361 ; 5.361 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]  ; CLOCK_50_I ; 5.110 ; 5.110 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]  ; CLOCK_50_I ; 5.317 ; 5.317 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]  ; CLOCK_50_I ; 5.585 ; 5.585 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]  ; CLOCK_50_I ; 4.950 ; 4.950 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]  ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]  ; CLOCK_50_I ; 5.148 ; 5.148 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]  ; CLOCK_50_I ; 5.203 ; 5.203 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10] ; CLOCK_50_I ; 5.206 ; 5.206 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11] ; CLOCK_50_I ; 5.207 ; 5.207 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12] ; CLOCK_50_I ; 5.023 ; 5.023 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13] ; CLOCK_50_I ; 5.441 ; 5.441 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14] ; CLOCK_50_I ; 5.113 ; 5.113 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15] ; CLOCK_50_I ; 4.864 ; 4.864 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16] ; CLOCK_50_I ; 5.065 ; 5.065 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17] ; CLOCK_50_I ; 5.013 ; 5.013 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O         ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]     ; CLOCK_50_I ; 4.993 ; 4.993 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]    ; CLOCK_50_I ; 5.566 ; 5.566 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]    ; CLOCK_50_I ; 5.295 ; 5.295 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]    ; CLOCK_50_I ; 5.114 ; 5.114 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]    ; CLOCK_50_I ; 5.263 ; 5.263 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]    ; CLOCK_50_I ; 5.045 ; 5.045 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]    ; CLOCK_50_I ; 4.993 ; 4.993 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]    ; CLOCK_50_I ; 5.313 ; 5.313 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]    ; CLOCK_50_I ; 5.145 ; 5.145 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]    ; CLOCK_50_I ; 5.275 ; 5.275 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]    ; CLOCK_50_I ; 5.234 ; 5.234 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]   ; CLOCK_50_I ; 5.223 ; 5.223 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]   ; CLOCK_50_I ; 5.221 ; 5.221 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]   ; CLOCK_50_I ; 5.166 ; 5.166 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]   ; CLOCK_50_I ; 5.107 ; 5.107 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]   ; CLOCK_50_I ; 5.164 ; 5.164 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]   ; CLOCK_50_I ; 5.237 ; 5.237 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O         ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O         ; CLOCK_50_I ; 5.113 ; 5.113 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O         ; CLOCK_50_I ; 5.017 ; 5.017 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]       ; CLOCK_50_I ; 4.241 ; 4.241 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]      ; CLOCK_50_I ; 4.244 ; 4.244 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]      ; CLOCK_50_I ; 4.241 ; 4.241 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]      ; CLOCK_50_I ; 4.347 ; 4.347 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]      ; CLOCK_50_I ; 4.337 ; 4.337 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]      ; CLOCK_50_I ; 4.410 ; 4.410 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]      ; CLOCK_50_I ; 4.396 ; 4.396 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]      ; CLOCK_50_I ; 4.849 ; 4.849 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]      ; CLOCK_50_I ; 4.379 ; 4.379 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]      ; CLOCK_50_I ; 4.443 ; 4.443 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]      ; CLOCK_50_I ; 4.577 ; 4.577 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 3.584 ; 3.584 ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]      ; CLOCK_50_I ; 4.251 ; 4.251 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]     ; CLOCK_50_I ; 4.360 ; 4.360 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]     ; CLOCK_50_I ; 4.364 ; 4.364 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]     ; CLOCK_50_I ; 4.356 ; 4.356 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]     ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]     ; CLOCK_50_I ; 4.366 ; 4.366 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]     ; CLOCK_50_I ; 4.372 ; 4.372 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]     ; CLOCK_50_I ; 4.329 ; 4.329 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]     ; CLOCK_50_I ; 4.352 ; 4.352 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]     ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]     ; CLOCK_50_I ; 4.251 ; 4.251 ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O         ; CLOCK_50_I ; 4.877 ; 4.877 ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]        ; CLOCK_50_I ; 4.452 ; 4.452 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]       ; CLOCK_50_I ; 4.589 ; 4.589 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]       ; CLOCK_50_I ; 4.541 ; 4.541 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]       ; CLOCK_50_I ; 4.597 ; 4.597 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]       ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]       ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]       ; CLOCK_50_I ; 4.465 ; 4.465 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]       ; CLOCK_50_I ; 4.459 ; 4.459 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]       ; CLOCK_50_I ; 4.477 ; 4.477 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]       ; CLOCK_50_I ; 4.452 ; 4.452 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]       ; CLOCK_50_I ; 4.461 ; 4.461 ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O         ; CLOCK_50_I ; 4.721 ; 4.721 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 3.584 ; 3.584 ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O         ; CLOCK_50_I ; 2.805 ; 2.805 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O         ; CLOCK_50_I ; 2.805 ; 2.805 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+-------------------+------------+-------+------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 4.875 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 5.124 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 5.134 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 5.124 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 5.104 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 4.961 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 4.961 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 4.961 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 4.945 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 4.995 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 4.995 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 4.885 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 4.885 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 4.875 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 4.875 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 4.990 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 4.990 ;      ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-------+------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+-------------------+------------+-------+------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 4.875 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 5.124 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 5.134 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 5.124 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 5.104 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 4.961 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 4.961 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 4.961 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 4.945 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 4.995 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 4.995 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 4.885 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 4.885 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 4.875 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 4.875 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 4.990 ;      ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 4.990 ;      ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-------+------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Output Disable Times                                                                  ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; Data Port         ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 4.875     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 5.124     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 5.134     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 5.124     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 5.104     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 4.961     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 4.961     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 4.961     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 4.945     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 4.995     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 4.995     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 4.885     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 4.885     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 4.875     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 4.875     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 4.990     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 4.990     ;           ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                          ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; Data Port         ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------------+------------+-----------+-----------+------------+-----------------+
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 4.875     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 5.124     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 5.134     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 5.124     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 5.104     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 4.961     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 4.961     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 4.961     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 4.945     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 4.995     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 4.995     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 4.885     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 4.885     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 4.875     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 4.875     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 4.990     ;           ; Rise       ; CLOCK_50_I      ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 4.990     ;           ; Rise       ; CLOCK_50_I      ;
+-------------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 2.496 ; 0.215 ; N/A      ; N/A     ; 4.000               ;
;  CLOCK_50_I                                               ; 8.246 ; 0.215 ; N/A      ; N/A     ; 7.500               ;
;  SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 2.496 ; 6.318 ; N/A      ; N/A     ; 4.000               ;
; Design-wide TNS                                           ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50_I                                               ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; 4.368 ; 4.368 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; 4.368 ; 4.368 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; 4.346 ; 4.346 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; 4.192 ; 4.192 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; 4.346 ; 4.346 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; 4.309 ; 4.309 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; 4.317 ; 4.317 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; 4.200 ; 4.200 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; 4.175 ; 4.175 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; 4.209 ; 4.209 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; 3.850 ; 3.850 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; 4.220 ; 4.220 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; 4.320 ; 4.320 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; 4.142 ; 4.142 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; 3.523 ; 3.523 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; 4.136 ; 4.136 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; 4.083 ; 4.083 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; 3.488 ; 3.488 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; 3.710 ; 3.710 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; 7.718 ; 7.718 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; 7.718 ; 7.718 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; 8.129 ; 8.129 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; 2.504 ; 2.504 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+
; PUSH_BUTTON_I[*]  ; CLOCK_50_I ; -2.294 ; -2.294 ; Rise       ; CLOCK_50_I                                               ;
;  PUSH_BUTTON_I[0] ; CLOCK_50_I ; -2.294 ; -2.294 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]   ; CLOCK_50_I ; -1.761 ; -1.761 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]  ; CLOCK_50_I ; -2.192 ; -2.192 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]  ; CLOCK_50_I ; -2.269 ; -2.269 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]  ; CLOCK_50_I ; -2.243 ; -2.243 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]  ; CLOCK_50_I ; -2.260 ; -2.260 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]  ; CLOCK_50_I ; -2.159 ; -2.159 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]  ; CLOCK_50_I ; -2.138 ; -2.138 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]  ; CLOCK_50_I ; -2.155 ; -2.155 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]  ; CLOCK_50_I ; -1.942 ; -1.942 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]  ; CLOCK_50_I ; -2.179 ; -2.179 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]  ; CLOCK_50_I ; -2.190 ; -2.190 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10] ; CLOCK_50_I ; -2.134 ; -2.134 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11] ; CLOCK_50_I ; -1.794 ; -1.794 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12] ; CLOCK_50_I ; -2.129 ; -2.129 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13] ; CLOCK_50_I ; -2.091 ; -2.091 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14] ; CLOCK_50_I ; -1.761 ; -1.761 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15] ; CLOCK_50_I ; -1.899 ; -1.899 ; Rise       ; CLOCK_50_I                                               ;
; SWITCH_I[*]       ; CLOCK_50_I ; -2.383 ; -2.383 ; Rise       ; CLOCK_50_I                                               ;
;  SWITCH_I[17]     ; CLOCK_50_I ; -2.383 ; -2.383 ; Rise       ; CLOCK_50_I                                               ;
; UART_RX_I         ; CLOCK_50_I ; -2.373 ; -2.373 ; Rise       ; CLOCK_50_I                                               ;
; CLOCK_50_I        ; CLOCK_50_I ; -1.318 ; -1.318 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]      ; CLOCK_50_I ; 13.932 ; 13.932 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]     ; CLOCK_50_I ; 9.002  ; 9.002  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]     ; CLOCK_50_I ; 10.010 ; 10.010 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]     ; CLOCK_50_I ; 10.519 ; 10.519 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]     ; CLOCK_50_I ; 8.623  ; 8.623  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]     ; CLOCK_50_I ; 8.622  ; 8.622  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]     ; CLOCK_50_I ; 8.827  ; 8.827  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]     ; CLOCK_50_I ; 8.853  ; 8.853  ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]     ; CLOCK_50_I ; 13.932 ; 13.932 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]     ; CLOCK_50_I ; 8.289  ; 8.289  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]   ; CLOCK_50_I ; 9.866  ; 9.866  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]  ; CLOCK_50_I ; 9.866  ; 9.866  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]  ; CLOCK_50_I ; 9.069  ; 9.069  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]  ; CLOCK_50_I ; 9.363  ; 9.363  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]  ; CLOCK_50_I ; 8.636  ; 8.636  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]  ; CLOCK_50_I ; 9.292  ; 9.292  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]  ; CLOCK_50_I ; 9.575  ; 9.575  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]  ; CLOCK_50_I ; 8.348  ; 8.348  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]  ; CLOCK_50_I ; 9.044  ; 9.044  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]  ; CLOCK_50_I ; 8.841  ; 8.841  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]  ; CLOCK_50_I ; 9.049  ; 9.049  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10] ; CLOCK_50_I ; 9.059  ; 9.059  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11] ; CLOCK_50_I ; 9.046  ; 9.046  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12] ; CLOCK_50_I ; 8.606  ; 8.606  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13] ; CLOCK_50_I ; 9.447  ; 9.447  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14] ; CLOCK_50_I ; 8.852  ; 8.852  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15] ; CLOCK_50_I ; 8.250  ; 8.250  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16] ; CLOCK_50_I ; 8.696  ; 8.696  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17] ; CLOCK_50_I ; 8.618  ; 8.618  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O         ; CLOCK_50_I ; 7.286  ; 7.286  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]     ; CLOCK_50_I ; 9.645  ; 9.645  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]    ; CLOCK_50_I ; 9.645  ; 9.645  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]    ; CLOCK_50_I ; 9.176  ; 9.176  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]    ; CLOCK_50_I ; 8.637  ; 8.637  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]    ; CLOCK_50_I ; 9.094  ; 9.094  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]    ; CLOCK_50_I ; 8.533  ; 8.533  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]    ; CLOCK_50_I ; 8.540  ; 8.540  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]    ; CLOCK_50_I ; 9.307  ; 9.307  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]    ; CLOCK_50_I ; 8.840  ; 8.840  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]    ; CLOCK_50_I ; 9.146  ; 9.146  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]    ; CLOCK_50_I ; 9.089  ; 9.089  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]   ; CLOCK_50_I ; 9.083  ; 9.083  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]   ; CLOCK_50_I ; 9.082  ; 9.082  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]   ; CLOCK_50_I ; 8.930  ; 8.930  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]   ; CLOCK_50_I ; 8.834  ; 8.834  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]   ; CLOCK_50_I ; 8.891  ; 8.891  ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]   ; CLOCK_50_I ; 9.064  ; 9.064  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O         ; CLOCK_50_I ; 7.286  ; 7.286  ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O         ; CLOCK_50_I ; 8.848  ; 8.848  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O         ; CLOCK_50_I ; 8.831  ; 8.831  ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]       ; CLOCK_50_I ; 8.242  ; 8.242  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]      ; CLOCK_50_I ; 6.998  ; 6.998  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]      ; CLOCK_50_I ; 6.988  ; 6.988  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]      ; CLOCK_50_I ; 7.227  ; 7.227  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]      ; CLOCK_50_I ; 7.217  ; 7.217  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]      ; CLOCK_50_I ; 7.289  ; 7.289  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]      ; CLOCK_50_I ; 7.274  ; 7.274  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]      ; CLOCK_50_I ; 8.242  ; 8.242  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]      ; CLOCK_50_I ; 7.258  ; 7.258  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]      ; CLOCK_50_I ; 7.429  ; 7.429  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]      ; CLOCK_50_I ; 7.722  ; 7.722  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 6.115  ; 6.115  ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]      ; CLOCK_50_I ; 7.476  ; 7.476  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]     ; CLOCK_50_I ; 7.231  ; 7.231  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]     ; CLOCK_50_I ; 7.237  ; 7.237  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]     ; CLOCK_50_I ; 7.250  ; 7.250  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]     ; CLOCK_50_I ; 7.298  ; 7.298  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]     ; CLOCK_50_I ; 7.255  ; 7.255  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]     ; CLOCK_50_I ; 7.265  ; 7.265  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]     ; CLOCK_50_I ; 7.223  ; 7.223  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]     ; CLOCK_50_I ; 7.243  ; 7.243  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]     ; CLOCK_50_I ; 7.476  ; 7.476  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]     ; CLOCK_50_I ; 7.000  ; 7.000  ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O         ; CLOCK_50_I ; 8.332  ; 8.332  ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]        ; CLOCK_50_I ; 7.759  ; 7.759  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]       ; CLOCK_50_I ; 7.677  ; 7.677  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]       ; CLOCK_50_I ; 7.666  ; 7.666  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]       ; CLOCK_50_I ; 7.759  ; 7.759  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]       ; CLOCK_50_I ; 7.471  ; 7.471  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]       ; CLOCK_50_I ; 7.472  ; 7.472  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]       ; CLOCK_50_I ; 7.480  ; 7.480  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]       ; CLOCK_50_I ; 7.484  ; 7.484  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]       ; CLOCK_50_I ; 7.503  ; 7.503  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]       ; CLOCK_50_I ; 7.480  ; 7.480  ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]       ; CLOCK_50_I ; 7.493  ; 7.493  ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O         ; CLOCK_50_I ; 8.026  ; 8.026  ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 6.115  ; 6.115  ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O         ; CLOCK_50_I ; 4.943  ; 4.943  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O         ; CLOCK_50_I ; 4.943  ; 4.943  ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+
; LED_GREEN_O[*]      ; CLOCK_50_I ; 4.833 ; 4.833 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[0]     ; CLOCK_50_I ; 5.249 ; 5.249 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[1]     ; CLOCK_50_I ; 5.642 ; 5.642 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[2]     ; CLOCK_50_I ; 6.007 ; 6.007 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[3]     ; CLOCK_50_I ; 5.033 ; 5.033 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[4]     ; CLOCK_50_I ; 5.064 ; 5.064 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[5]     ; CLOCK_50_I ; 5.145 ; 5.145 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[6]     ; CLOCK_50_I ; 5.123 ; 5.123 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[7]     ; CLOCK_50_I ; 6.065 ; 6.065 ; Rise       ; CLOCK_50_I                                               ;
;  LED_GREEN_O[8]     ; CLOCK_50_I ; 4.833 ; 4.833 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_ADDRESS_O[*]   ; CLOCK_50_I ; 4.864 ; 4.864 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[0]  ; CLOCK_50_I ; 5.726 ; 5.726 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[1]  ; CLOCK_50_I ; 5.261 ; 5.261 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[2]  ; CLOCK_50_I ; 5.361 ; 5.361 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[3]  ; CLOCK_50_I ; 5.110 ; 5.110 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[4]  ; CLOCK_50_I ; 5.317 ; 5.317 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[5]  ; CLOCK_50_I ; 5.585 ; 5.585 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[6]  ; CLOCK_50_I ; 4.950 ; 4.950 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[7]  ; CLOCK_50_I ; 5.246 ; 5.246 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[8]  ; CLOCK_50_I ; 5.148 ; 5.148 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[9]  ; CLOCK_50_I ; 5.203 ; 5.203 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[10] ; CLOCK_50_I ; 5.206 ; 5.206 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[11] ; CLOCK_50_I ; 5.207 ; 5.207 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[12] ; CLOCK_50_I ; 5.023 ; 5.023 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[13] ; CLOCK_50_I ; 5.441 ; 5.441 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[14] ; CLOCK_50_I ; 5.113 ; 5.113 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[15] ; CLOCK_50_I ; 4.864 ; 4.864 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[16] ; CLOCK_50_I ; 5.065 ; 5.065 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_ADDRESS_O[17] ; CLOCK_50_I ; 5.013 ; 5.013 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_CE_N_O         ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_DATA_IO[*]     ; CLOCK_50_I ; 4.993 ; 4.993 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[0]    ; CLOCK_50_I ; 5.566 ; 5.566 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[1]    ; CLOCK_50_I ; 5.295 ; 5.295 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[2]    ; CLOCK_50_I ; 5.114 ; 5.114 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[3]    ; CLOCK_50_I ; 5.263 ; 5.263 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[4]    ; CLOCK_50_I ; 5.045 ; 5.045 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[5]    ; CLOCK_50_I ; 4.993 ; 4.993 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[6]    ; CLOCK_50_I ; 5.313 ; 5.313 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[7]    ; CLOCK_50_I ; 5.145 ; 5.145 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[8]    ; CLOCK_50_I ; 5.275 ; 5.275 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[9]    ; CLOCK_50_I ; 5.234 ; 5.234 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[10]   ; CLOCK_50_I ; 5.223 ; 5.223 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[11]   ; CLOCK_50_I ; 5.221 ; 5.221 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[12]   ; CLOCK_50_I ; 5.166 ; 5.166 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[13]   ; CLOCK_50_I ; 5.107 ; 5.107 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[14]   ; CLOCK_50_I ; 5.164 ; 5.164 ; Rise       ; CLOCK_50_I                                               ;
;  SRAM_DATA_IO[15]   ; CLOCK_50_I ; 5.237 ; 5.237 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_OE_N_O         ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
; SRAM_WE_N_O         ; CLOCK_50_I ; 5.113 ; 5.113 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLANK_O         ; CLOCK_50_I ; 5.017 ; 5.017 ; Rise       ; CLOCK_50_I                                               ;
; VGA_BLUE_O[*]       ; CLOCK_50_I ; 4.241 ; 4.241 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[0]      ; CLOCK_50_I ; 4.244 ; 4.244 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[1]      ; CLOCK_50_I ; 4.241 ; 4.241 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[2]      ; CLOCK_50_I ; 4.347 ; 4.347 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[3]      ; CLOCK_50_I ; 4.337 ; 4.337 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[4]      ; CLOCK_50_I ; 4.410 ; 4.410 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[5]      ; CLOCK_50_I ; 4.396 ; 4.396 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[6]      ; CLOCK_50_I ; 4.849 ; 4.849 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[7]      ; CLOCK_50_I ; 4.379 ; 4.379 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[8]      ; CLOCK_50_I ; 4.443 ; 4.443 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_BLUE_O[9]      ; CLOCK_50_I ; 4.577 ; 4.577 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 3.584 ; 3.584 ; Rise       ; CLOCK_50_I                                               ;
; VGA_GREEN_O[*]      ; CLOCK_50_I ; 4.251 ; 4.251 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[0]     ; CLOCK_50_I ; 4.360 ; 4.360 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[1]     ; CLOCK_50_I ; 4.364 ; 4.364 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[2]     ; CLOCK_50_I ; 4.356 ; 4.356 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[3]     ; CLOCK_50_I ; 4.382 ; 4.382 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[4]     ; CLOCK_50_I ; 4.366 ; 4.366 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[5]     ; CLOCK_50_I ; 4.372 ; 4.372 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[6]     ; CLOCK_50_I ; 4.329 ; 4.329 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[7]     ; CLOCK_50_I ; 4.352 ; 4.352 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[8]     ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_GREEN_O[9]     ; CLOCK_50_I ; 4.251 ; 4.251 ; Rise       ; CLOCK_50_I                                               ;
; VGA_HSYNC_O         ; CLOCK_50_I ; 4.877 ; 4.877 ; Rise       ; CLOCK_50_I                                               ;
; VGA_RED_O[*]        ; CLOCK_50_I ; 4.452 ; 4.452 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[0]       ; CLOCK_50_I ; 4.589 ; 4.589 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[1]       ; CLOCK_50_I ; 4.541 ; 4.541 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[2]       ; CLOCK_50_I ; 4.597 ; 4.597 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[3]       ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[4]       ; CLOCK_50_I ; 4.457 ; 4.457 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[5]       ; CLOCK_50_I ; 4.465 ; 4.465 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[6]       ; CLOCK_50_I ; 4.459 ; 4.459 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[7]       ; CLOCK_50_I ; 4.477 ; 4.477 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[8]       ; CLOCK_50_I ; 4.452 ; 4.452 ; Rise       ; CLOCK_50_I                                               ;
;  VGA_RED_O[9]       ; CLOCK_50_I ; 4.461 ; 4.461 ; Rise       ; CLOCK_50_I                                               ;
; VGA_VSYNC_O         ; CLOCK_50_I ; 4.721 ; 4.721 ; Rise       ; CLOCK_50_I                                               ;
; VGA_CLOCK_O         ; CLOCK_50_I ; 3.584 ; 3.584 ; Fall       ; CLOCK_50_I                                               ;
; SRAM_LB_N_O         ; CLOCK_50_I ; 2.805 ; 2.805 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N_O         ; CLOCK_50_I ; 2.805 ; 2.805 ; Fall       ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50_I ; CLOCK_50_I                                               ; 1369615  ; 0        ; 0        ; 0        ;
; CLOCK_50_I ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 0        ; 0        ; 1        ; 1        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50_I ; CLOCK_50_I                                               ; 1369615  ; 0        ; 0        ; 0        ;
; CLOCK_50_I ; SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] ; 0        ; 0        ; 1        ; 1        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 1743  ; 1743 ;
; Unconstrained Output Ports      ; 82    ; 82   ;
; Unconstrained Output Port Paths ; 104   ; 104  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Nov 27 20:43:59 2017
Info: Command: quartus_sta project -c project
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50_I CLOCK_50_I
    Info (332110): create_generated_clock -source {SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]} {SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 2.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.496         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     8.246         0.000 CLOCK_50_I 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50_I 
    Info (332119):     7.274         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.000         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     7.500         0.000 CLOCK_50_I 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 3.562
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.562         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    14.931         0.000 CLOCK_50_I 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50_I 
    Info (332119):     6.318         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.000         0.000 SRAM_unit|Clock_100_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     7.500         0.000 CLOCK_50_I 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 483 megabytes
    Info: Processing ended: Mon Nov 27 20:44:03 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


