# Interconnect

TODO: document

{{int-basics virtex7}}

{{tile virtex7 INT}}
{{tile virtex7 INTF}}
{{tile virtex7 INTF.BRAM}}
{{tile virtex7 INTF.DELAY}}
{{tile virtex7 INT_LCLK}}
