# Modern CPU Design Lab1

<p align=right>2022214053 冯大纬</p>

## 1 Spike model and co-sim

### 1.1 Spike model (with risc-v pk)



![image-20221024105213148](asset/image-20221024105213148.png)

![image-20221024105455348](asset/image-20221024105455348.png)

### 1.2 GreenRio core RTL