{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:17:37 2019 " "Info: Processing started: Mon Nov 18 00:17:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register display_vhd:module_vga\|vga:vga_driver0\|h_count\[2\] register display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\] 248.94 MHz 4.017 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 248.94 MHz between source register \"display_vhd:module_vga\|vga:vga_driver0\|h_count\[2\]\" and destination register \"display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]\" (period= 4.017 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.779 ns + Longest register register " "Info: + Longest register to register delay is 3.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_vhd:module_vga\|vga:vga_driver0\|h_count\[2\] 1 REG LCFF_X8_Y17_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y17_N9; Fanout = 7; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|h_count\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|h_count[2] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.449 ns) 1.072 ns display_vhd:module_vga\|vga:vga_driver0\|Equal1~0 2 COMB LCCOMB_X9_Y17_N20 1 " "Info: 2: + IC(0.623 ns) + CELL(0.449 ns) = 1.072 ns; Loc. = LCCOMB_X9_Y17_N20; Fanout = 1; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|Equal1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[2] display_vhd:module_vga|vga:vga_driver0|Equal1~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 1.695 ns display_vhd:module_vga\|vga:vga_driver0\|Equal1~1 3 COMB LCCOMB_X9_Y17_N22 2 " "Info: 3: + IC(0.301 ns) + CELL(0.322 ns) = 1.695 ns; Loc. = LCCOMB_X9_Y17_N22; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|Equal1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { display_vhd:module_vga|vga:vga_driver0|Equal1~0 display_vhd:module_vga|vga:vga_driver0|Equal1~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 2.491 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[0\]~31 4 COMB LCCOMB_X9_Y17_N0 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 2.491 ns; Loc. = LCCOMB_X9_Y17_N0; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[0\]~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { display_vhd:module_vga|vga:vga_driver0|Equal1~1 display_vhd:module_vga|vga:vga_driver0|v_count[0]~31 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.571 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[1\]~33 5 COMB LCCOMB_X9_Y17_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.571 ns; Loc. = LCCOMB_X9_Y17_N2; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[1\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[0]~31 display_vhd:module_vga|vga:vga_driver0|v_count[1]~33 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.651 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[2\]~35 6 COMB LCCOMB_X9_Y17_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.651 ns; Loc. = LCCOMB_X9_Y17_N4; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[2\]~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[1]~33 display_vhd:module_vga|vga:vga_driver0|v_count[2]~35 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.731 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[3\]~37 7 COMB LCCOMB_X9_Y17_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.731 ns; Loc. = LCCOMB_X9_Y17_N6; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[3\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[2]~35 display_vhd:module_vga|vga:vga_driver0|v_count[3]~37 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.811 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[4\]~39 8 COMB LCCOMB_X9_Y17_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.811 ns; Loc. = LCCOMB_X9_Y17_N8; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[4\]~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[3]~37 display_vhd:module_vga|vga:vga_driver0|v_count[4]~39 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.891 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[5\]~41 9 COMB LCCOMB_X9_Y17_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.891 ns; Loc. = LCCOMB_X9_Y17_N10; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[5\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[4]~39 display_vhd:module_vga|vga:vga_driver0|v_count[5]~41 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.971 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[6\]~43 10 COMB LCCOMB_X9_Y17_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.971 ns; Loc. = LCCOMB_X9_Y17_N12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[6\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[5]~41 display_vhd:module_vga|vga:vga_driver0|v_count[6]~43 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.145 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[7\]~45 11 COMB LCCOMB_X9_Y17_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 3.145 ns; Loc. = LCCOMB_X9_Y17_N14; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[7\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[6]~43 display_vhd:module_vga|vga:vga_driver0|v_count[7]~45 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.225 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[8\]~47 12 COMB LCCOMB_X9_Y17_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.225 ns; Loc. = LCCOMB_X9_Y17_N16; Fanout = 1; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[8\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[7]~45 display_vhd:module_vga|vga:vga_driver0|v_count[8]~47 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.683 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]~48 13 COMB LCCOMB_X9_Y17_N18 1 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 3.683 ns; Loc. = LCCOMB_X9_Y17_N18; Fanout = 1; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[8]~47 display_vhd:module_vga|vga:vga_driver0|v_count[9]~48 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.779 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\] 14 REG LCFF_X9_Y17_N19 4 " "Info: 14: + IC(0.000 ns) + CELL(0.096 ns) = 3.779 ns; Loc. = LCFF_X9_Y17_N19; Fanout = 4; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[9]~48 display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 67.58 % ) " "Info: Total cell delay = 2.554 ns ( 67.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 32.42 % ) " "Info: Total interconnect delay = 1.225 ns ( 32.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[2] display_vhd:module_vga|vga:vga_driver0|Equal1~0 display_vhd:module_vga|vga:vga_driver0|Equal1~1 display_vhd:module_vga|vga:vga_driver0|v_count[0]~31 display_vhd:module_vga|vga:vga_driver0|v_count[1]~33 display_vhd:module_vga|vga:vga_driver0|v_count[2]~35 display_vhd:module_vga|vga:vga_driver0|v_count[3]~37 display_vhd:module_vga|vga:vga_driver0|v_count[4]~39 display_vhd:module_vga|vga:vga_driver0|v_count[5]~41 display_vhd:module_vga|vga:vga_driver0|v_count[6]~43 display_vhd:module_vga|vga:vga_driver0|v_count[7]~45 display_vhd:module_vga|vga:vga_driver0|v_count[8]~47 display_vhd:module_vga|vga:vga_driver0|v_count[9]~48 display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[2] {} display_vhd:module_vga|vga:vga_driver0|Equal1~0 {} display_vhd:module_vga|vga:vga_driver0|Equal1~1 {} display_vhd:module_vga|vga:vga_driver0|v_count[0]~31 {} display_vhd:module_vga|vga:vga_driver0|v_count[1]~33 {} display_vhd:module_vga|vga:vga_driver0|v_count[2]~35 {} display_vhd:module_vga|vga:vga_driver0|v_count[3]~37 {} display_vhd:module_vga|vga:vga_driver0|v_count[4]~39 {} display_vhd:module_vga|vga:vga_driver0|v_count[5]~41 {} display_vhd:module_vga|vga:vga_driver0|v_count[6]~43 {} display_vhd:module_vga|vga:vga_driver0|v_count[7]~45 {} display_vhd:module_vga|vga:vga_driver0|v_count[8]~47 {} display_vhd:module_vga|vga:vga_driver0|v_count[9]~48 {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.623ns 0.301ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.449ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.811 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.879 ns) 2.300 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X1_Y22_N29 2 " "Info: 2: + IC(0.405 ns) + CELL(0.879 ns) = 2.300 ns; Loc. = LCFF_X1_Y22_N29; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.000 ns) 3.003 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G0 34 " "Info: 3: + IC(0.703 ns) + CELL(0.000 ns) = 3.003 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.602 ns) 4.811 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\] 4 REG LCFF_X9_Y17_N19 4 " "Info: 4: + IC(1.206 ns) + CELL(0.602 ns) = 4.811 ns; Loc. = LCFF_X9_Y17_N19; Fanout = 4; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 51.90 % ) " "Info: Total cell delay = 2.497 ns ( 51.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.314 ns ( 48.10 % ) " "Info: Total interconnect delay = 2.314 ns ( 48.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.811 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.811 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.000ns 0.405ns 0.703ns 1.206ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.810 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 4.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.879 ns) 2.300 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X1_Y22_N29 2 " "Info: 2: + IC(0.405 ns) + CELL(0.879 ns) = 2.300 ns; Loc. = LCFF_X1_Y22_N29; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.000 ns) 3.003 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G0 34 " "Info: 3: + IC(0.703 ns) + CELL(0.000 ns) = 3.003 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.602 ns) 4.810 ns display_vhd:module_vga\|vga:vga_driver0\|h_count\[2\] 4 REG LCFF_X8_Y17_N9 7 " "Info: 4: + IC(1.205 ns) + CELL(0.602 ns) = 4.810 ns; Loc. = LCFF_X8_Y17_N9; Fanout = 7; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|h_count\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|h_count[2] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 51.91 % ) " "Info: Total cell delay = 2.497 ns ( 51.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.313 ns ( 48.09 % ) " "Info: Total interconnect delay = 2.313 ns ( 48.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|h_count[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.810 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|h_count[2] {} } { 0.000ns 0.000ns 0.405ns 0.703ns 1.205ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.811 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.811 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.000ns 0.405ns 0.703ns 1.206ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|h_count[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.810 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|h_count[2] {} } { 0.000ns 0.000ns 0.405ns 0.703ns 1.205ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[2] display_vhd:module_vga|vga:vga_driver0|Equal1~0 display_vhd:module_vga|vga:vga_driver0|Equal1~1 display_vhd:module_vga|vga:vga_driver0|v_count[0]~31 display_vhd:module_vga|vga:vga_driver0|v_count[1]~33 display_vhd:module_vga|vga:vga_driver0|v_count[2]~35 display_vhd:module_vga|vga:vga_driver0|v_count[3]~37 display_vhd:module_vga|vga:vga_driver0|v_count[4]~39 display_vhd:module_vga|vga:vga_driver0|v_count[5]~41 display_vhd:module_vga|vga:vga_driver0|v_count[6]~43 display_vhd:module_vga|vga:vga_driver0|v_count[7]~45 display_vhd:module_vga|vga:vga_driver0|v_count[8]~47 display_vhd:module_vga|vga:vga_driver0|v_count[9]~48 display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[2] {} display_vhd:module_vga|vga:vga_driver0|Equal1~0 {} display_vhd:module_vga|vga:vga_driver0|Equal1~1 {} display_vhd:module_vga|vga:vga_driver0|v_count[0]~31 {} display_vhd:module_vga|vga:vga_driver0|v_count[1]~33 {} display_vhd:module_vga|vga:vga_driver0|v_count[2]~35 {} display_vhd:module_vga|vga:vga_driver0|v_count[3]~37 {} display_vhd:module_vga|vga:vga_driver0|v_count[4]~39 {} display_vhd:module_vga|vga:vga_driver0|v_count[5]~41 {} display_vhd:module_vga|vga:vga_driver0|v_count[6]~43 {} display_vhd:module_vga|vga:vga_driver0|v_count[7]~45 {} display_vhd:module_vga|vga:vga_driver0|v_count[8]~47 {} display_vhd:module_vga|vga:vga_driver0|v_count[9]~48 {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.623ns 0.301ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.449ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.811 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.811 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.000ns 0.405ns 0.703ns 1.206ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|h_count[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.810 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|h_count[2] {} } { 0.000ns 0.000ns 0.405ns 0.703ns 1.205ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "topleveltubes:filegame\|fsm:fsmgame\|CurrentState.D T_IN CLOCK_50 5.362 ns register " "Info: tsu for register \"topleveltubes:filegame\|fsm:fsmgame\|CurrentState.D\" (data pin = \"T_IN\", clock pin = \"CLOCK_50\") is 5.362 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.373 ns + Longest pin register " "Info: + Longest pin to register delay is 8.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns T_IN 1 PIN PIN_Y13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_Y13; Fanout = 3; PIN Node = 'T_IN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_IN } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.889 ns) + CELL(0.545 ns) 8.277 ns topleveltubes:filegame\|fsm:fsmgame\|Selector3~2 2 COMB LCCOMB_X53_Y43_N14 1 " "Info: 2: + IC(6.889 ns) + CELL(0.545 ns) = 8.277 ns; Loc. = LCCOMB_X53_Y43_N14; Fanout = 1; COMB Node = 'topleveltubes:filegame\|fsm:fsmgame\|Selector3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.434 ns" { T_IN topleveltubes:filegame|fsm:fsmgame|Selector3~2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.373 ns topleveltubes:filegame\|fsm:fsmgame\|CurrentState.D 3 REG LCFF_X53_Y43_N15 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.373 ns; Loc. = LCFF_X53_Y43_N15; Fanout = 7; REG Node = 'topleveltubes:filegame\|fsm:fsmgame\|CurrentState.D'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { topleveltubes:filegame|fsm:fsmgame|Selector3~2 topleveltubes:filegame|fsm:fsmgame|CurrentState.D } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 17.72 % ) " "Info: Total cell delay = 1.484 ns ( 17.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.889 ns ( 82.28 % ) " "Info: Total interconnect delay = 6.889 ns ( 82.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.373 ns" { T_IN topleveltubes:filegame|fsm:fsmgame|Selector3~2 topleveltubes:filegame|fsm:fsmgame|CurrentState.D } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.373 ns" { T_IN {} T_IN~combout {} topleveltubes:filegame|fsm:fsmgame|Selector3~2 {} topleveltubes:filegame|fsm:fsmgame|CurrentState.D {} } { 0.000ns 0.000ns 6.889ns 0.000ns } { 0.000ns 0.843ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.973 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.000 ns) 1.143 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.127 ns) + CELL(0.000 ns) = 1.143 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.127 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.602 ns) 2.973 ns topleveltubes:filegame\|fsm:fsmgame\|CurrentState.D 3 REG LCFF_X53_Y43_N15 7 " "Info: 3: + IC(1.228 ns) + CELL(0.602 ns) = 2.973 ns; Loc. = LCFF_X53_Y43_N15; Fanout = 7; REG Node = 'topleveltubes:filegame\|fsm:fsmgame\|CurrentState.D'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { CLOCK_50~clkctrl topleveltubes:filegame|fsm:fsmgame|CurrentState.D } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 54.42 % ) " "Info: Total cell delay = 1.618 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 45.58 % ) " "Info: Total interconnect delay = 1.355 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { CLOCK_50 CLOCK_50~clkctrl topleveltubes:filegame|fsm:fsmgame|CurrentState.D } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} topleveltubes:filegame|fsm:fsmgame|CurrentState.D {} } { 0.000ns 0.000ns 0.127ns 1.228ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.373 ns" { T_IN topleveltubes:filegame|fsm:fsmgame|Selector3~2 topleveltubes:filegame|fsm:fsmgame|CurrentState.D } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.373 ns" { T_IN {} T_IN~combout {} topleveltubes:filegame|fsm:fsmgame|Selector3~2 {} topleveltubes:filegame|fsm:fsmgame|CurrentState.D {} } { 0.000ns 0.000ns 6.889ns 0.000ns } { 0.000ns 0.843ns 0.545ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { CLOCK_50 CLOCK_50~clkctrl topleveltubes:filegame|fsm:fsmgame|CurrentState.D } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} topleveltubes:filegame|fsm:fsmgame|CurrentState.D {} } { 0.000ns 0.000ns 0.127ns 1.228ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_G\[5\] display_vhd:module_vga\|vga:vga_driver0\|o_pixel_column\[4\] 14.367 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_G\[5\]\" through register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_column\[4\]\" is 14.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.809 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.879 ns) 2.300 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X1_Y22_N29 2 " "Info: 2: + IC(0.405 ns) + CELL(0.879 ns) = 2.300 ns; Loc. = LCFF_X1_Y22_N29; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.000 ns) 3.003 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G0 34 " "Info: 3: + IC(0.703 ns) + CELL(0.000 ns) = 3.003 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.602 ns) 4.809 ns display_vhd:module_vga\|vga:vga_driver0\|o_pixel_column\[4\] 4 REG LCFF_X7_Y17_N13 1 " "Info: 4: + IC(1.204 ns) + CELL(0.602 ns) = 4.809 ns; Loc. = LCFF_X7_Y17_N13; Fanout = 1; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|o_pixel_column\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 51.92 % ) " "Info: Total cell delay = 2.497 ns ( 51.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.312 ns ( 48.08 % ) " "Info: Total interconnect delay = 2.312 ns ( 48.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.809 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] {} } { 0.000ns 0.000ns 0.405ns 0.703ns 1.204ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.281 ns + Longest register pin " "Info: + Longest register to pin delay is 9.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_vhd:module_vga\|vga:vga_driver0\|o_pixel_column\[4\] 1 REG LCFF_X7_Y17_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y17_N13; Fanout = 1; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|o_pixel_column\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.545 ns) 0.920 ns display_vhd:module_vga\|VGA_R\[0\]~7 2 COMB LCCOMB_X7_Y17_N14 1 " "Info: 2: + IC(0.375 ns) + CELL(0.545 ns) = 0.920 ns; Loc. = LCCOMB_X7_Y17_N14; Fanout = 1; COMB Node = 'display_vhd:module_vga\|VGA_R\[0\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] display_vhd:module_vga|VGA_R[0]~7 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.512 ns) 1.917 ns display_vhd:module_vga\|VGA_R\[0\]~8 3 COMB LCCOMB_X7_Y17_N0 1 " "Info: 3: + IC(0.485 ns) + CELL(0.512 ns) = 1.917 ns; Loc. = LCCOMB_X7_Y17_N0; Fanout = 1; COMB Node = 'display_vhd:module_vga\|VGA_R\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { display_vhd:module_vga|VGA_R[0]~7 display_vhd:module_vga|VGA_R[0]~8 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.541 ns) 3.272 ns display_vhd:module_vga\|VGA_R\[0\]~10 4 COMB LCCOMB_X6_Y17_N0 15 " "Info: 4: + IC(0.814 ns) + CELL(0.541 ns) = 3.272 ns; Loc. = LCCOMB_X6_Y17_N0; Fanout = 15; COMB Node = 'display_vhd:module_vga\|VGA_R\[0\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { display_vhd:module_vga|VGA_R[0]~8 display_vhd:module_vga|VGA_R[0]~10 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/display_vhd.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.013 ns) + CELL(2.996 ns) 9.281 ns VGA_G\[5\] 5 PIN PIN_AA5 0 " "Info: 5: + IC(3.013 ns) + CELL(2.996 ns) = 9.281 ns; Loc. = PIN_AA5; Fanout = 0; PIN Node = 'VGA_G\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.009 ns" { display_vhd:module_vga|VGA_R[0]~10 VGA_G[5] } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.594 ns ( 49.50 % ) " "Info: Total cell delay = 4.594 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.687 ns ( 50.50 % ) " "Info: Total interconnect delay = 4.687 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.281 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] display_vhd:module_vga|VGA_R[0]~7 display_vhd:module_vga|VGA_R[0]~8 display_vhd:module_vga|VGA_R[0]~10 VGA_G[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.281 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] {} display_vhd:module_vga|VGA_R[0]~7 {} display_vhd:module_vga|VGA_R[0]~8 {} display_vhd:module_vga|VGA_R[0]~10 {} VGA_G[5] {} } { 0.000ns 0.375ns 0.485ns 0.814ns 3.013ns } { 0.000ns 0.545ns 0.512ns 0.541ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.809 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.809 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] {} } { 0.000ns 0.000ns 0.405ns 0.703ns 1.204ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.281 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] display_vhd:module_vga|VGA_R[0]~7 display_vhd:module_vga|VGA_R[0]~8 display_vhd:module_vga|VGA_R[0]~10 VGA_G[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.281 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_column[4] {} display_vhd:module_vga|VGA_R[0]~7 {} display_vhd:module_vga|VGA_R[0]~8 {} display_vhd:module_vga|VGA_R[0]~10 {} VGA_G[5] {} } { 0.000ns 0.375ns 0.485ns 0.814ns 3.013ns } { 0.000ns 0.545ns 0.512ns 0.541ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "topleveltubes:filegame\|fsm:fsmgame\|Z\[0\] RESET CLOCK_50 -1.598 ns register " "Info: th for register \"topleveltubes:filegame\|fsm:fsmgame\|Z\[0\]\" (data pin = \"RESET\", clock pin = \"CLOCK_50\") is -1.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.973 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.000 ns) 1.143 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.127 ns) + CELL(0.000 ns) = 1.143 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.127 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.602 ns) 2.973 ns topleveltubes:filegame\|fsm:fsmgame\|Z\[0\] 3 REG LCFF_X53_Y43_N17 1 " "Info: 3: + IC(1.228 ns) + CELL(0.602 ns) = 2.973 ns; Loc. = LCFF_X53_Y43_N17; Fanout = 1; REG Node = 'topleveltubes:filegame\|fsm:fsmgame\|Z\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { CLOCK_50~clkctrl topleveltubes:filegame|fsm:fsmgame|Z[0] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 54.42 % ) " "Info: Total cell delay = 1.618 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 45.58 % ) " "Info: Total interconnect delay = 1.355 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { CLOCK_50 CLOCK_50~clkctrl topleveltubes:filegame|fsm:fsmgame|Z[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} topleveltubes:filegame|fsm:fsmgame|Z[0] {} } { 0.000ns 0.000ns 0.127ns 1.228ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.857 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns RESET 1 PIN PIN_M2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M2; Fanout = 4; PIN Node = 'RESET'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.083 ns) + CELL(0.758 ns) 4.857 ns topleveltubes:filegame\|fsm:fsmgame\|Z\[0\] 2 REG LCFF_X53_Y43_N17 1 " "Info: 2: + IC(3.083 ns) + CELL(0.758 ns) = 4.857 ns; Loc. = LCFF_X53_Y43_N17; Fanout = 1; REG Node = 'topleveltubes:filegame\|fsm:fsmgame\|Z\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.841 ns" { RESET topleveltubes:filegame|fsm:fsmgame|Z[0] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL_V2/fsm.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 36.52 % ) " "Info: Total cell delay = 1.774 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.083 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { RESET topleveltubes:filegame|fsm:fsmgame|Z[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { RESET {} RESET~combout {} topleveltubes:filegame|fsm:fsmgame|Z[0] {} } { 0.000ns 0.000ns 3.083ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { CLOCK_50 CLOCK_50~clkctrl topleveltubes:filegame|fsm:fsmgame|Z[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} topleveltubes:filegame|fsm:fsmgame|Z[0] {} } { 0.000ns 0.000ns 0.127ns 1.228ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { RESET topleveltubes:filegame|fsm:fsmgame|Z[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { RESET {} RESET~combout {} topleveltubes:filegame|fsm:fsmgame|Z[0] {} } { 0.000ns 0.000ns 3.083ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:17:38 2019 " "Info: Processing ended: Mon Nov 18 00:17:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
