ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 23, 1
   3              		.eabi_attribute 24, 1
   4              		.eabi_attribute 25, 1
   5              		.eabi_attribute 26, 1
   6              		.eabi_attribute 30, 4
   7              		.eabi_attribute 34, 0
   8              		.eabi_attribute 18, 4
   9              		.file	"region_ww2g4.c"
  10              		.text
  11              	.Ltext0:
  12              		.cfi_sections	.debug_frame
  13              		.section	.text.region_ww2g4_init,"ax",%progbits
  14              		.align	1
  15              		.global	region_ww2g4_init
  16              		.arch armv6s-m
  17              		.syntax unified
  18              		.code	16
  19              		.thumb_func
  20              		.fpu softvfp
  22              	region_ww2g4_init:
  23              	.LVL0:
  24              	.LFB9:
  25              		.file 1 "lr1mac/src/smtc_real/src/region_ww2g4.c"
   1:lr1mac/src/smtc_real/src/region_ww2g4.c **** /*!
   2:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * \file      region_ww2g4.c
   3:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *
   4:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * \brief     region_2_4 abstraction layer implementation
   5:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *
   6:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * Revised BSD License
   7:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * Copyright Semtech Corporation 2020. All rights reserved.
   8:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *
   9:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * Redistribution and use in source and binary forms, with or without
  10:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * modification, are permitted provided that the following conditions are met:
  11:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *     * Redistributions of source code must retain the above copyright
  12:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *       notice, this list of conditions and the following disclaimer.
  13:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *     * Redistributions in binary form must reproduce the above copyright
  14:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *       notice, this list of conditions and the following disclaimer in the
  15:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *       documentation and/or other materials provided with the distribution.
  16:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *     * Neither the name of the Semtech corporation nor the
  17:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *       names of its contributors may be used to endorse or promote products
  18:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *       derived from this software without specific prior written permission.
  19:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *
  20:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY DIRECT,
  24:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  25:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  26:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  27:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  28:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  29:lr1mac/src/smtc_real/src/region_ww2g4.c ****  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:lr1mac/src/smtc_real/src/region_ww2g4.c ****  */
  31:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
  32:lr1mac/src/smtc_real/src/region_ww2g4.c **** #include <string.h>  // memcpy
  33:lr1mac/src/smtc_real/src/region_ww2g4.c **** #include "region_ww2g4.h"
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 2


  34:lr1mac/src/smtc_real/src/region_ww2g4.c **** #include "lr1_stack_mac_layer.h"
  35:lr1mac/src/smtc_real/src/region_ww2g4.c **** #include "lr1mac_utilities.h"
  36:lr1mac/src/smtc_real/src/region_ww2g4.c **** #include "smtc_bsp.h"
  37:lr1mac/src/smtc_real/src/region_ww2g4.c **** #include "ral_defs.h"
  38:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
  39:lr1mac/src/smtc_real/src/region_ww2g4.c **** static uint32_t tx_frequency_channel[NUMBER_OF_CHANNEL_WW2G4];
  40:lr1mac/src/smtc_real/src/region_ww2g4.c **** static uint32_t rx1_frequency_channel[NUMBER_OF_CHANNEL_WW2G4];
  41:lr1mac/src/smtc_real/src/region_ww2g4.c **** static uint8_t  min_dr_channel[NUMBER_OF_CHANNEL_WW2G4];
  42:lr1mac/src/smtc_real/src/region_ww2g4.c **** static uint8_t  max_dr_channel[NUMBER_OF_CHANNEL_WW2G4];
  43:lr1mac/src/smtc_real/src/region_ww2g4.c **** static uint8_t  channel_index_enabled[NUMBER_OF_CHANNEL_WW2G4];  // Contain the index of the activa
  44:lr1mac/src/smtc_real/src/region_ww2g4.c **** static uint8_t  dr_distribution_init[8] = { 0 };
  45:lr1mac/src/smtc_real/src/region_ww2g4.c **** static uint8_t  dr_distribution[8]      = { 0 };
  46:lr1mac/src/smtc_real/src/region_ww2g4.c **** static uint32_t unwrapped_channel_mask  = 0xFFFF;
  47:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
  48:lr1mac/src/smtc_real/src/region_ww2g4.c **** // Private region_ww2g4 utilities declaration
  49:lr1mac/src/smtc_real/src/region_ww2g4.c **** //
  50:lr1mac/src/smtc_real/src/region_ww2g4.c **** /*!
  51:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *
  52:lr1mac/src/smtc_real/src/region_ww2g4.c ****  */
  53:lr1mac/src/smtc_real/src/region_ww2g4.c **** static void tx_dr_to_sf_bw( lr1_stack_mac_t* lr1_mac, uint8_t dr );
  54:lr1mac/src/smtc_real/src/region_ww2g4.c **** static void rx2_dr_to_sf_bw( lr1_stack_mac_t* lr1_mac, uint8_t dr );
  55:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
  56:lr1mac/src/smtc_real/src/region_ww2g4.c **** static mac_context_t mac_context;
  57:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
  58:lr1mac/src/smtc_real/src/region_ww2g4.c **** /*!
  59:lr1mac/src/smtc_real/src/region_ww2g4.c ****  *
  60:lr1mac/src/smtc_real/src/region_ww2g4.c ****  */
  61:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
  62:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_init( lr1_stack_mac_t* lr1_mac )
  63:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
  26              		.loc 1 63 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  64:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
  30              		.loc 1 64 5 view .LVU1
  31              	.LBB3:
  32              		.loc 1 64 10 view .LVU2
  33              		.loc 1 64 25 view .LVU3
  34              	.LBE3:
  63:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
  35              		.loc 1 63 1 is_stmt 0 view .LVU4
  36 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  37              		.cfi_def_cfa_offset 24
  38              		.cfi_offset 3, -24
  39              		.cfi_offset 4, -20
  40              		.cfi_offset 5, -16
  41              		.cfi_offset 6, -12
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  63:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
  44              		.loc 1 63 1 view .LVU5
  45 0002 0024     		movs	r4, #0
  46 0004 0500     		movs	r5, r0
  47              	.LBB4:
  65:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
  66:lr1mac/src/smtc_real/src/region_ww2g4.c ****         tx_frequency_channel[i]  = 0;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 3


  48              		.loc 1 66 34 view .LVU6
  49 0006 2600     		movs	r6, r4
  67:lr1mac/src/smtc_real/src/region_ww2g4.c ****         rx1_frequency_channel[i] = 0;
  68:lr1mac/src/smtc_real/src/region_ww2g4.c ****         channel_index_enabled[i] = CHANNEL_DISABLED;
  69:lr1mac/src/smtc_real/src/region_ww2g4.c ****         min_dr_channel[i]        = 0;
  70:lr1mac/src/smtc_real/src/region_ww2g4.c ****         max_dr_channel[i]        = 5;
  50              		.loc 1 70 34 view .LVU7
  51 0008 0522     		movs	r2, #5
  66:lr1mac/src/smtc_real/src/region_ww2g4.c ****         rx1_frequency_channel[i] = 0;
  52              		.loc 1 66 34 view .LVU8
  53 000a 1D4F     		ldr	r7, .L4
  54              	.LVL1:
  55              	.L2:
  66:lr1mac/src/smtc_real/src/region_ww2g4.c ****         rx1_frequency_channel[i] = 0;
  56              		.loc 1 66 9 is_stmt 1 discriminator 3 view .LVU9
  67:lr1mac/src/smtc_real/src/region_ww2g4.c ****         rx1_frequency_channel[i] = 0;
  57              		.loc 1 67 34 is_stmt 0 discriminator 3 view .LVU10
  58 000c 1D49     		ldr	r1, .L4+4
  59 000e A300     		lsls	r3, r4, #2
  60 0010 5E50     		str	r6, [r3, r1]
  69:lr1mac/src/smtc_real/src/region_ww2g4.c ****         max_dr_channel[i]        = 5;
  61              		.loc 1 69 34 discriminator 3 view .LVU11
  62 0012 1D48     		ldr	r0, .L4+8
  63              		.loc 1 70 34 discriminator 3 view .LVU12
  64 0014 1D49     		ldr	r1, .L4+12
  66:lr1mac/src/smtc_real/src/region_ww2g4.c ****         rx1_frequency_channel[i] = 0;
  65              		.loc 1 66 34 discriminator 3 view .LVU13
  66 0016 DE51     		str	r6, [r3, r7]
  67:lr1mac/src/smtc_real/src/region_ww2g4.c ****         rx1_frequency_channel[i] = 0;
  67              		.loc 1 67 9 is_stmt 1 discriminator 3 view .LVU14
  68:lr1mac/src/smtc_real/src/region_ww2g4.c ****         min_dr_channel[i]        = 0;
  68              		.loc 1 68 9 discriminator 3 view .LVU15
  68:lr1mac/src/smtc_real/src/region_ww2g4.c ****         min_dr_channel[i]        = 0;
  69              		.loc 1 68 34 is_stmt 0 discriminator 3 view .LVU16
  70 0018 1D4B     		ldr	r3, .L4+16
  69:lr1mac/src/smtc_real/src/region_ww2g4.c ****         max_dr_channel[i]        = 5;
  71              		.loc 1 69 34 discriminator 3 view .LVU17
  72 001a 2654     		strb	r6, [r4, r0]
  68:lr1mac/src/smtc_real/src/region_ww2g4.c ****         min_dr_channel[i]        = 0;
  73              		.loc 1 68 34 discriminator 3 view .LVU18
  74 001c E654     		strb	r6, [r4, r3]
  69:lr1mac/src/smtc_real/src/region_ww2g4.c ****         max_dr_channel[i]        = 5;
  75              		.loc 1 69 9 is_stmt 1 discriminator 3 view .LVU19
  76              		.loc 1 70 9 discriminator 3 view .LVU20
  77              		.loc 1 70 34 is_stmt 0 discriminator 3 view .LVU21
  78 001e 6254     		strb	r2, [r4, r1]
  64:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
  79              		.loc 1 64 54 is_stmt 1 discriminator 3 view .LVU22
  80              	.LVL2:
  64:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
  81              		.loc 1 64 25 discriminator 3 view .LVU23
  82 0020 0134     		adds	r4, r4, #1
  83              	.LVL3:
  64:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
  84              		.loc 1 64 5 is_stmt 0 discriminator 3 view .LVU24
  85 0022 082C     		cmp	r4, #8
  86 0024 F2D1     		bne	.L2
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 4


  87              	.LBE4:
  71:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
  72:lr1mac/src/smtc_real/src/region_ww2g4.c ****     // enable the 3 defaults channels
  73:lr1mac/src/smtc_real/src/region_ww2g4.c ****     channel_index_enabled[0] = CHANNEL_ENABLED;
  88              		.loc 1 73 5 is_stmt 1 view .LVU25
  74:lr1mac/src/smtc_real/src/region_ww2g4.c ****     channel_index_enabled[1] = CHANNEL_ENABLED;
  89              		.loc 1 74 5 view .LVU26
  75:lr1mac/src/smtc_real/src/region_ww2g4.c ****     channel_index_enabled[2] = CHANNEL_ENABLED;
  90              		.loc 1 75 5 view .LVU27
  73:lr1mac/src/smtc_real/src/region_ww2g4.c ****     channel_index_enabled[1] = CHANNEL_ENABLED;
  91              		.loc 1 73 30 is_stmt 0 view .LVU28
  92 0026 0222     		movs	r2, #2
  93 0028 FF32     		adds	r2, r2, #255
  94 002a 1A80     		strh	r2, [r3]
  95              		.loc 1 75 30 view .LVU29
  96 002c 013A     		subs	r2, r2, #1
  97 002e FF3A     		subs	r2, r2, #255
  98 0030 9A70     		strb	r2, [r3, #2]
  76:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
  77:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memset( min_dr_channel, 0, 3 );
  99              		.loc 1 77 5 is_stmt 1 view .LVU30
 100 0032 0021     		movs	r1, #0
 101 0034 0232     		adds	r2, r2, #2
 102 0036 FFF7FEFF 		bl	memset
 103              	.LVL4:
  78:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memset( max_dr_channel, 7, 3 );
 104              		.loc 1 78 5 view .LVU31
 105 003a 0322     		movs	r2, #3
 106 003c 0721     		movs	r1, #7
 107 003e 1348     		ldr	r0, .L4+12
 108 0040 FFF7FEFF 		bl	memset
 109              	.LVL5:
  79:lr1mac/src/smtc_real/src/region_ww2g4.c **** #if defined( PERF_TEST_ENABLED )
  80:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_frequency_channel[0]  = 2479000000;
  81:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_frequency_channel[1]  = 2479000000;
  82:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_frequency_channel[2]  = 2479000000;
  83:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[0] = 2479000000;
  84:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[1] = 2479000000;
  85:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[2] = 2479000000;
  86:lr1mac/src/smtc_real/src/region_ww2g4.c **** #else
  87:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_frequency_channel[0]  = 2403000000;
 110              		.loc 1 87 5 view .LVU32
  88:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_frequency_channel[1]  = 2425000000;
 111              		.loc 1 88 5 view .LVU33
  87:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_frequency_channel[1]  = 2425000000;
 112              		.loc 1 87 30 is_stmt 0 view .LVU34
 113 0044 1348     		ldr	r0, .L4+20
 114 0046 1449     		ldr	r1, .L4+24
  89:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_frequency_channel[2]  = 2479000000;
 115              		.loc 1 89 30 view .LVU35
 116 0048 144B     		ldr	r3, .L4+28
  87:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_frequency_channel[1]  = 2425000000;
 117              		.loc 1 87 30 view .LVU36
 118 004a 3860     		str	r0, [r7]
 119 004c 7960     		str	r1, [r7, #4]
 120              		.loc 1 89 5 is_stmt 1 view .LVU37
 121              		.loc 1 89 30 is_stmt 0 view .LVU38
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 5


 122 004e BB60     		str	r3, [r7, #8]
  90:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[0] = 2403000000;
 123              		.loc 1 90 5 is_stmt 1 view .LVU39
  91:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[1] = 2425000000;
 124              		.loc 1 91 5 view .LVU40
  90:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[0] = 2403000000;
 125              		.loc 1 90 30 is_stmt 0 view .LVU41
 126 0050 0C4F     		ldr	r7, .L4+4
  92:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[2] = 2479000000;
  93:lr1mac/src/smtc_real/src/region_ww2g4.c **** #endif
  94:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
  95:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx2_frequency    = RX2_FREQ_WW2G4;
  96:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->tx_power         = TX_POWER_WW2G4;
  97:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx1_dr_offset    = 0;
  98:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx2_data_rate    = 0;
  99:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx1_delay_s      = RECEIVE_DELAY1_WW2G4;
 127              		.loc 1 99 31 view .LVU42
 128 0052 0122     		movs	r2, #1
  92:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[2] = 2479000000;
 129              		.loc 1 92 30 view .LVU43
 130 0054 BB60     		str	r3, [r7, #8]
  95:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->tx_power         = TX_POWER_WW2G4;
 131              		.loc 1 95 31 view .LVU44
 132 0056 124B     		ldr	r3, .L4+32
 133              		.loc 1 99 31 view .LVU45
 134 0058 AA61     		str	r2, [r5, #24]
  95:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->tx_power         = TX_POWER_WW2G4;
 135              		.loc 1 95 31 view .LVU46
 136 005a 2B61     		str	r3, [r5, #16]
  96:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx1_dr_offset    = 0;
 137              		.loc 1 96 31 view .LVU47
 138 005c 0A23     		movs	r3, #10
 100:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->tx_data_rate_adr = 0;
 101:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->adr_custom       = BSP_USER_DR_DISTRIBUTION_PARAMETERS;
 139              		.loc 1 101 31 view .LVU48
 140 005e 8022     		movs	r2, #128
  96:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx1_dr_offset    = 0;
 141              		.loc 1 96 31 view .LVU49
 142 0060 2B72     		strb	r3, [r5, #8]
 143              		.loc 1 101 31 view .LVU50
 144 0062 BA23     		movs	r3, #186
 145 0064 5205     		lsls	r2, r2, #21
 146 0066 DB00     		lsls	r3, r3, #3
  90:lr1mac/src/smtc_real/src/region_ww2g4.c ****     rx1_frequency_channel[1] = 2425000000;
 147              		.loc 1 90 30 view .LVU51
 148 0068 3860     		str	r0, [r7]
 149 006a 7960     		str	r1, [r7, #4]
  92:lr1mac/src/smtc_real/src/region_ww2g4.c **** #endif
 150              		.loc 1 92 5 is_stmt 1 view .LVU52
  95:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->tx_power         = TX_POWER_WW2G4;
 151              		.loc 1 95 5 view .LVU53
  96:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx1_dr_offset    = 0;
 152              		.loc 1 96 5 view .LVU54
  97:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx2_data_rate    = 0;
 153              		.loc 1 97 5 view .LVU55
  97:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx2_data_rate    = 0;
 154              		.loc 1 97 31 is_stmt 0 view .LVU56
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 6


 155 006c 2E75     		strb	r6, [r5, #20]
  98:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx1_delay_s      = RECEIVE_DELAY1_WW2G4;
 156              		.loc 1 98 5 is_stmt 1 view .LVU57
  98:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx1_delay_s      = RECEIVE_DELAY1_WW2G4;
 157              		.loc 1 98 31 is_stmt 0 view .LVU58
 158 006e AE73     		strb	r6, [r5, #14]
  99:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->tx_data_rate_adr = 0;
 159              		.loc 1 99 5 is_stmt 1 view .LVU59
 100:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->adr_custom       = BSP_USER_DR_DISTRIBUTION_PARAMETERS;
 160              		.loc 1 100 5 view .LVU60
 100:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->adr_custom       = BSP_USER_DR_DISTRIBUTION_PARAMETERS;
 161              		.loc 1 100 31 is_stmt 0 view .LVU61
 162 0070 EE71     		strb	r6, [r5, #7]
 163              		.loc 1 101 5 is_stmt 1 view .LVU62
 102:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memset( dr_distribution_init, 1, 8 );
 164              		.loc 1 102 5 is_stmt 0 view .LVU63
 165 0072 0121     		movs	r1, #1
 101:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memset( dr_distribution_init, 1, 8 );
 166              		.loc 1 101 31 view .LVU64
 167 0074 EA50     		str	r2, [r5, r3]
 168              		.loc 1 102 5 is_stmt 1 view .LVU65
 169 0076 0B48     		ldr	r0, .L4+36
 170 0078 2200     		movs	r2, r4
 171 007a FFF7FEFF 		bl	memset
 172              	.LVL6:
 103:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 173              		.loc 1 103 1 is_stmt 0 view .LVU66
 174              		@ sp needed
 175              	.LVL7:
 176              		.loc 1 103 1 view .LVU67
 177 007e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 178              	.L5:
 179              		.align	2
 180              	.L4:
 181 0080 00000000 		.word	.LANCHOR0
 182 0084 00000000 		.word	.LANCHOR1
 183 0088 00000000 		.word	.LANCHOR3
 184 008c 00000000 		.word	.LANCHOR4
 185 0090 00000000 		.word	.LANCHOR2
 186 0094 C0DE3A8F 		.word	-1891967296
 187 0098 40908A90 		.word	-1869967296
 188 009c C089C293 		.word	-1815967296
 189 00a0 C00B6C90 		.word	-1871967296
 190 00a4 00000000 		.word	.LANCHOR5
 191              		.cfi_endproc
 192              	.LFE9:
 194              		.section	.rodata.region_ww2g4_is_valid_rx1_dr_offset.str1.1,"aMS",%progbits,1
 195              	.LC6:
 196 0000 1B5B306D 		.ascii	"\033[0m\000"
 196      00
 197              	.LC8:
 198 0005 52454345 		.ascii	"RECEIVE AN INVALID RX1 DR OFFSET \012\000"
 198      49564520 
 198      414E2049 
 198      4E56414C 
 198      49442052 
 199              		.section	.text.region_ww2g4_is_valid_rx1_dr_offset,"ax",%progbits
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 7


 200              		.align	1
 201              		.global	region_ww2g4_is_valid_rx1_dr_offset
 202              		.syntax unified
 203              		.code	16
 204              		.thumb_func
 205              		.fpu softvfp
 207              	region_ww2g4_is_valid_rx1_dr_offset:
 208              	.LVL8:
 209              	.LFB10:
 104:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 105:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_is_valid_rx1_dr_offset( uint8_t rx1_dr_offset )
 106:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 210              		.loc 1 106 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 107:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 214              		.loc 1 107 5 view .LVU69
 108:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( rx1_dr_offset > 5 )
 215              		.loc 1 108 5 view .LVU70
 107:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 216              		.loc 1 107 22 is_stmt 0 view .LVU71
 217 0000 0023     		movs	r3, #0
 106:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 218              		.loc 1 106 1 view .LVU72
 219 0002 10B5     		push	{r4, lr}
 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 4, -8
 222              		.cfi_offset 14, -4
 223              		.loc 1 108 7 view .LVU73
 224 0004 0528     		cmp	r0, #5
 225 0006 07D9     		bls	.L7
 109:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 110:lr1mac/src/smtc_real/src/region_ww2g4.c ****         status = ERRORLORAWAN;
 226              		.loc 1 110 9 is_stmt 1 view .LVU74
 227              	.LVL9:
 111:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_MSG( "RECEIVE AN INVALID RX1 DR OFFSET \n" );
 228              		.loc 1 111 9 view .LVU75
 229              		.loc 1 111 9 view .LVU76
 230 0008 0448     		ldr	r0, .L9
 231              	.LVL10:
 232              		.loc 1 111 9 is_stmt 0 view .LVU77
 233 000a FFF7FEFF 		bl	bsp_trace_print
 234              	.LVL11:
 235              		.loc 1 111 9 is_stmt 1 view .LVU78
 236 000e 0448     		ldr	r0, .L9+4
 237 0010 FFF7FEFF 		bl	bsp_trace_print
 238              	.LVL12:
 110:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_MSG( "RECEIVE AN INVALID RX1 DR OFFSET \n" );
 239              		.loc 1 110 16 is_stmt 0 view .LVU79
 240 0014 0123     		movs	r3, #1
 241 0016 5B42     		rsbs	r3, r3, #0
 242              	.LVL13:
 243              	.L7:
 244              		.loc 1 111 9 is_stmt 1 discriminator 1 view .LVU80
 245              		.loc 1 111 67 discriminator 1 view .LVU81
 112:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 8


 113:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 246              		.loc 1 113 5 discriminator 1 view .LVU82
 114:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 247              		.loc 1 114 1 is_stmt 0 discriminator 1 view .LVU83
 248 0018 1800     		movs	r0, r3
 249              		@ sp needed
 250 001a 10BD     		pop	{r4, pc}
 251              	.L10:
 252              		.align	2
 253              	.L9:
 254 001c 00000000 		.word	.LC6
 255 0020 05000000 		.word	.LC8
 256              		.cfi_endproc
 257              	.LFE10:
 259              		.section	.rodata.region_ww2g4_is_valid_dr.str1.1,"aMS",%progbits,1
 260              	.LC10:
 261 0000 1B5B303B 		.ascii	"\033[0;33m\000"
 261      33336D00 
 262              	.LC12:
 263 0008 5741524E 		.ascii	"WARN : \000"
 263      203A2000 
 264              	.LC14:
 265 0010 20496E76 		.ascii	" Invalid data rate\012\000"
 265      616C6964 
 265      20646174 
 265      61207261 
 265      74650A00 
 266              		.section	.text.region_ww2g4_is_valid_dr,"ax",%progbits
 267              		.align	1
 268              		.global	region_ww2g4_is_valid_dr
 269              		.syntax unified
 270              		.code	16
 271              		.thumb_func
 272              		.fpu softvfp
 274              	region_ww2g4_is_valid_dr:
 275              	.LVL14:
 276              	.LFB11:
 115:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 116:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_is_valid_dr( uint8_t dr )
 117:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 277              		.loc 1 117 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 118:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status;
 281              		.loc 1 118 5 view .LVU85
 119:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status = ( dr > 7 ) ? ERRORLORAWAN : OKLORAWAN;
 282              		.loc 1 119 5 view .LVU86
 283              		.loc 1 119 40 is_stmt 0 view .LVU87
 284 0000 0023     		movs	r3, #0
 117:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status;
 285              		.loc 1 117 1 view .LVU88
 286 0002 10B5     		push	{r4, lr}
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 4, -8
 289              		.cfi_offset 14, -4
 290              		.loc 1 119 40 view .LVU89
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 9


 291 0004 0728     		cmp	r0, #7
 292 0006 0DD9     		bls	.L12
 293              	.LVL15:
 120:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( status == ERRORLORAWAN )
 294              		.loc 1 120 5 is_stmt 1 view .LVU90
 121:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 122:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( " Invalid data rate\n" );
 295              		.loc 1 122 9 view .LVU91
 296              		.loc 1 122 9 view .LVU92
 297 0008 0748     		ldr	r0, .L14
 298              	.LVL16:
 299              		.loc 1 122 9 is_stmt 0 view .LVU93
 300 000a FFF7FEFF 		bl	bsp_trace_print
 301              	.LVL17:
 302              		.loc 1 122 9 is_stmt 1 view .LVU94
 303 000e 0748     		ldr	r0, .L14+4
 304 0010 FFF7FEFF 		bl	bsp_trace_print
 305              	.LVL18:
 306              		.loc 1 122 9 view .LVU95
 307 0014 0648     		ldr	r0, .L14+8
 308 0016 FFF7FEFF 		bl	bsp_trace_print
 309              	.LVL19:
 310              		.loc 1 122 9 view .LVU96
 311 001a 0648     		ldr	r0, .L14+12
 312 001c FFF7FEFF 		bl	bsp_trace_print
 313              	.LVL20:
 119:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( status == ERRORLORAWAN )
 314              		.loc 1 119 40 is_stmt 0 view .LVU97
 315 0020 0123     		movs	r3, #1
 316 0022 5B42     		rsbs	r3, r3, #0
 317              	.LVL21:
 318              	.L12:
 319              		.loc 1 122 9 is_stmt 1 discriminator 1 view .LVU98
 320              		.loc 1 122 56 discriminator 1 view .LVU99
 123:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 124:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 321              		.loc 1 124 5 discriminator 1 view .LVU100
 125:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 322              		.loc 1 125 1 is_stmt 0 discriminator 1 view .LVU101
 323 0024 1800     		movs	r0, r3
 324              		@ sp needed
 325 0026 10BD     		pop	{r4, pc}
 326              	.L15:
 327              		.align	2
 328              	.L14:
 329 0028 00000000 		.word	.LC10
 330 002c 08000000 		.word	.LC12
 331 0030 10000000 		.word	.LC14
 332 0034 00000000 		.word	.LC6
 333              		.cfi_endproc
 334              	.LFE11:
 336              		.section	.rodata.region_ww2g4_is_acceptable_dr.str1.1,"aMS",%progbits,1
 337              	.LC22:
 338 0000 204E6F74 		.ascii	" Not acceptable data rate\012\000"
 338      20616363 
 338      65707461 
 338      626C6520 
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 10


 338      64617461 
 339              		.section	.text.region_ww2g4_is_acceptable_dr,"ax",%progbits
 340              		.align	1
 341              		.global	region_ww2g4_is_acceptable_dr
 342              		.syntax unified
 343              		.code	16
 344              		.thumb_func
 345              		.fpu softvfp
 347              	region_ww2g4_is_acceptable_dr:
 348              	.LVL22:
 349              	.LFB12:
 126:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 127:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_is_acceptable_dr( uint8_t dr )
 128:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 350              		.loc 1 128 1 is_stmt 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 0
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 129:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = ERRORLORAWAN;
 354              		.loc 1 129 5 view .LVU103
 130:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 355              		.loc 1 130 5 view .LVU104
 356              	.LBB5:
 357              		.loc 1 130 10 view .LVU105
 358              		.loc 1 130 25 view .LVU106
 131:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 132:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( ( unwrapped_channel_mask >> i ) & 0x1 ) == 1 )
 359              		.loc 1 132 40 is_stmt 0 view .LVU107
 360 0000 124B     		ldr	r3, .L25
 361              		.loc 1 132 47 view .LVU108
 362 0002 0121     		movs	r1, #1
 363              		.loc 1 132 40 view .LVU109
 364 0004 1A68     		ldr	r2, [r3]
 365 0006 0023     		movs	r3, #0
 366              	.LBE5:
 128:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = ERRORLORAWAN;
 367              		.loc 1 128 1 view .LVU110
 368 0008 70B5     		push	{r4, r5, r6, lr}
 369              		.cfi_def_cfa_offset 16
 370              		.cfi_offset 4, -16
 371              		.cfi_offset 5, -12
 372              		.cfi_offset 6, -8
 373              		.cfi_offset 14, -4
 374              	.LBB6:
 133:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 134:lr1mac/src/smtc_real/src/region_ww2g4.c ****             if( ( dr >= min_dr_channel[i] ) && ( dr <= max_dr_channel[i] ) )
 375              		.loc 1 134 39 view .LVU111
 376 000a 114C     		ldr	r4, .L25+4
 377              		.loc 1 134 70 view .LVU112
 378 000c 114D     		ldr	r5, .L25+8
 379              	.LVL23:
 380              	.L19:
 132:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 381              		.loc 1 132 9 is_stmt 1 view .LVU113
 132:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 382              		.loc 1 132 40 is_stmt 0 view .LVU114
 383 000e 1600     		movs	r6, r2
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 11


 384 0010 DE40     		lsrs	r6, r6, r3
 132:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 385              		.loc 1 132 11 view .LVU115
 386 0012 0E42     		tst	r6, r1
 387 0014 05D0     		beq	.L17
 388              		.loc 1 134 13 is_stmt 1 view .LVU116
 389              		.loc 1 134 15 is_stmt 0 view .LVU117
 390 0016 1E5D     		ldrb	r6, [r3, r4]
 391 0018 8642     		cmp	r6, r0
 392 001a 02D8     		bhi	.L17
 393              		.loc 1 134 45 discriminator 1 view .LVU118
 394 001c 5E5D     		ldrb	r6, [r3, r5]
 395 001e 8642     		cmp	r6, r0
 396 0020 11D2     		bcs	.L20
 397              	.L17:
 130:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 398              		.loc 1 130 54 is_stmt 1 discriminator 2 view .LVU119
 399              	.LVL24:
 130:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 400              		.loc 1 130 25 discriminator 2 view .LVU120
 401 0022 0133     		adds	r3, r3, #1
 402              	.LVL25:
 130:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 403              		.loc 1 130 5 is_stmt 0 discriminator 2 view .LVU121
 404 0024 082B     		cmp	r3, #8
 405 0026 F2D1     		bne	.L19
 406              	.LBE6:
 135:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 136:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 return ( OKLORAWAN );
 137:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 138:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 139:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 140:lr1mac/src/smtc_real/src/region_ww2g4.c ****     BSP_DBG_TRACE_WARNING( " Not acceptable data rate\n" );
 407              		.loc 1 140 5 is_stmt 1 view .LVU122
 408              		.loc 1 140 5 view .LVU123
 409 0028 0B48     		ldr	r0, .L25+12
 410              	.LVL26:
 411              		.loc 1 140 5 is_stmt 0 view .LVU124
 412 002a FFF7FEFF 		bl	bsp_trace_print
 413              	.LVL27:
 414              		.loc 1 140 5 is_stmt 1 view .LVU125
 415 002e 0B48     		ldr	r0, .L25+16
 416 0030 FFF7FEFF 		bl	bsp_trace_print
 417              	.LVL28:
 418              		.loc 1 140 5 view .LVU126
 419 0034 0A48     		ldr	r0, .L25+20
 420 0036 FFF7FEFF 		bl	bsp_trace_print
 421              	.LVL29:
 422              		.loc 1 140 5 view .LVU127
 423 003a 0A48     		ldr	r0, .L25+24
 424 003c FFF7FEFF 		bl	bsp_trace_print
 425              	.LVL30:
 426              		.loc 1 140 5 view .LVU128
 427              		.loc 1 140 59 view .LVU129
 141:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 428              		.loc 1 141 5 view .LVU130
 429              		.loc 1 141 12 is_stmt 0 view .LVU131
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 12


 430 0040 0120     		movs	r0, #1
 431 0042 4042     		rsbs	r0, r0, #0
 432              	.L18:
 142:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 433              		.loc 1 142 1 view .LVU132
 434              		@ sp needed
 435 0044 70BD     		pop	{r4, r5, r6, pc}
 436              	.LVL31:
 437              	.L20:
 438              	.LBB7:
 136:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 439              		.loc 1 136 24 view .LVU133
 440 0046 0020     		movs	r0, #0
 441              	.LVL32:
 136:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 442              		.loc 1 136 24 view .LVU134
 443 0048 FCE7     		b	.L18
 444              	.L26:
 445 004a C046     		.align	2
 446              	.L25:
 447 004c 00000000 		.word	.LANCHOR6
 448 0050 00000000 		.word	.LANCHOR3
 449 0054 00000000 		.word	.LANCHOR4
 450 0058 00000000 		.word	.LC10
 451 005c 08000000 		.word	.LC12
 452 0060 00000000 		.word	.LC22
 453 0064 00000000 		.word	.LC6
 454              	.LBE7:
 455              		.cfi_endproc
 456              	.LFE12:
 458              		.section	.rodata.region_ww2g4_is_valid_tx_frequency.str1.1,"aMS",%progbits,1
 459              	.LC27:
 460 0000 52454345 		.ascii	"RECEIVE AN INVALID FREQUENCY = %lu\012\000"
 460      49564520 
 460      414E2049 
 460      4E56414C 
 460      49442046 
 461              		.section	.text.region_ww2g4_is_valid_tx_frequency,"ax",%progbits
 462              		.align	1
 463              		.global	region_ww2g4_is_valid_tx_frequency
 464              		.syntax unified
 465              		.code	16
 466              		.thumb_func
 467              		.fpu softvfp
 469              	region_ww2g4_is_valid_tx_frequency:
 470              	.LVL33:
 471              	.LFB13:
 143:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 144:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_is_valid_tx_frequency( uint32_t frequency )
 145:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 472              		.loc 1 145 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 146:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 476              		.loc 1 146 5 view .LVU136
 147:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( frequency == 0 )
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 13


 477              		.loc 1 147 5 view .LVU137
 145:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 478              		.loc 1 145 1 is_stmt 0 view .LVU138
 479 0000 10B5     		push	{r4, lr}
 480              		.cfi_def_cfa_offset 8
 481              		.cfi_offset 4, -8
 482              		.cfi_offset 14, -4
 145:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 483              		.loc 1 145 1 view .LVU139
 484 0002 041E     		subs	r4, r0, #0
 485              		.loc 1 147 7 view .LVU140
 486 0004 14D0     		beq	.L28
 148:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 149:lr1mac/src/smtc_real/src/region_ww2g4.c ****         return ( status );
 150:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 151:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( ( frequency > FREQMAX_WW2G4 ) || ( frequency < FREQMIN_WW2G4 ) )
 487              		.loc 1 151 5 is_stmt 1 view .LVU141
 488              		.loc 1 151 7 is_stmt 0 view .LVU142
 489 0006 0B4B     		ldr	r3, .L31
 490 0008 0B4A     		ldr	r2, .L31+4
 491 000a E318     		adds	r3, r4, r3
 149:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 492              		.loc 1 149 16 view .LVU143
 493 000c 0020     		movs	r0, #0
 494              	.LVL34:
 495              		.loc 1 151 7 view .LVU144
 496 000e 9342     		cmp	r3, r2
 497 0010 0ED9     		bls	.L28
 498              	.LVL35:
 499              	.LBB10:
 500              	.LBI10:
 144:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 501              		.loc 1 144 18 is_stmt 1 view .LVU145
 502              	.LBB11:
 152:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 153:lr1mac/src/smtc_real/src/region_ww2g4.c ****         status = ERRORLORAWAN;
 503              		.loc 1 153 9 view .LVU146
 154:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "RECEIVE AN INVALID FREQUENCY = %lu\n", frequency );
 504              		.loc 1 154 9 view .LVU147
 505              		.loc 1 154 9 view .LVU148
 506 0012 0A48     		ldr	r0, .L31+8
 507 0014 FFF7FEFF 		bl	bsp_trace_print
 508              	.LVL36:
 509              		.loc 1 154 9 view .LVU149
 510 0018 0948     		ldr	r0, .L31+12
 511 001a FFF7FEFF 		bl	bsp_trace_print
 512              	.LVL37:
 513              		.loc 1 154 9 view .LVU150
 514 001e 2100     		movs	r1, r4
 515 0020 0848     		ldr	r0, .L31+16
 516 0022 FFF7FEFF 		bl	bsp_trace_print
 517              	.LVL38:
 518              		.loc 1 154 9 view .LVU151
 519 0026 0848     		ldr	r0, .L31+20
 520 0028 FFF7FEFF 		bl	bsp_trace_print
 521              	.LVL39:
 522              		.loc 1 154 9 is_stmt 0 view .LVU152
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 14


 523 002c 0120     		movs	r0, #1
 524 002e 4042     		rsbs	r0, r0, #0
 525              	.L28:
 526              	.LVL40:
 527              		.loc 1 154 9 view .LVU153
 528              	.LBE11:
 529              	.LBE10:
 155:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 156:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 157:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 530              		.loc 1 157 1 view .LVU154
 531              		@ sp needed
 532              	.LVL41:
 533              		.loc 1 157 1 view .LVU155
 534 0030 10BD     		pop	{r4, pc}
 535              	.L32:
 536 0032 C046     		.align	2
 537              	.L31:
 538 0034 00E8F270 		.word	1894967296
 539 0038 00B4C404 		.word	80000000
 540 003c 00000000 		.word	.LC10
 541 0040 08000000 		.word	.LC12
 542 0044 00000000 		.word	.LC27
 543 0048 00000000 		.word	.LC6
 544              		.cfi_endproc
 545              	.LFE13:
 547              		.section	.rodata.region_ww2g4_is_valid_rx_frequency.str1.1,"aMS",%progbits,1
 548              	.LC32:
 549 0000 52454345 		.ascii	"RECEIVE AN INVALID Rx FREQUENCY = %lu\012\000"
 549      49564520 
 549      414E2049 
 549      4E56414C 
 549      49442052 
 550              		.section	.text.region_ww2g4_is_valid_rx_frequency,"ax",%progbits
 551              		.align	1
 552              		.global	region_ww2g4_is_valid_rx_frequency
 553              		.syntax unified
 554              		.code	16
 555              		.thumb_func
 556              		.fpu softvfp
 558              	region_ww2g4_is_valid_rx_frequency:
 559              	.LVL42:
 560              	.LFB14:
 158:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 159:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_is_valid_rx_frequency( uint32_t frequency )
 160:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 561              		.loc 1 160 1 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 161:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 565              		.loc 1 161 5 view .LVU157
 162:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( ( frequency > FREQMAX_WW2G4 ) || ( frequency < FREQMIN_WW2G4 ) )
 566              		.loc 1 162 5 view .LVU158
 567              		.loc 1 162 39 is_stmt 0 view .LVU159
 568 0000 0B4B     		ldr	r3, .L36
 160:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 15


 569              		.loc 1 160 1 view .LVU160
 570 0002 10B5     		push	{r4, lr}
 571              		.cfi_def_cfa_offset 8
 572              		.cfi_offset 4, -8
 573              		.cfi_offset 14, -4
 574              		.loc 1 162 39 view .LVU161
 575 0004 C218     		adds	r2, r0, r3
 576              		.loc 1 162 7 view .LVU162
 577 0006 0B4B     		ldr	r3, .L36+4
 160:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 578              		.loc 1 160 1 view .LVU163
 579 0008 0400     		movs	r4, r0
 161:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 580              		.loc 1 161 22 view .LVU164
 581 000a 0020     		movs	r0, #0
 582              	.LVL43:
 583              		.loc 1 162 7 view .LVU165
 584 000c 9A42     		cmp	r2, r3
 585 000e 0ED9     		bls	.L34
 163:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 164:lr1mac/src/smtc_real/src/region_ww2g4.c ****         status = ERRORLORAWAN;
 586              		.loc 1 164 9 is_stmt 1 view .LVU166
 587              	.LVL44:
 165:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "RECEIVE AN INVALID Rx FREQUENCY = %lu\n", frequency );
 588              		.loc 1 165 9 view .LVU167
 589              		.loc 1 165 9 view .LVU168
 590 0010 0948     		ldr	r0, .L36+8
 591 0012 FFF7FEFF 		bl	bsp_trace_print
 592              	.LVL45:
 593              		.loc 1 165 9 view .LVU169
 594 0016 0948     		ldr	r0, .L36+12
 595 0018 FFF7FEFF 		bl	bsp_trace_print
 596              	.LVL46:
 597              		.loc 1 165 9 view .LVU170
 598 001c 2100     		movs	r1, r4
 599 001e 0848     		ldr	r0, .L36+16
 600 0020 FFF7FEFF 		bl	bsp_trace_print
 601              	.LVL47:
 602              		.loc 1 165 9 view .LVU171
 603 0024 0748     		ldr	r0, .L36+20
 604 0026 FFF7FEFF 		bl	bsp_trace_print
 605              	.LVL48:
 164:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "RECEIVE AN INVALID Rx FREQUENCY = %lu\n", frequency );
 606              		.loc 1 164 16 is_stmt 0 view .LVU172
 607 002a 0120     		movs	r0, #1
 608 002c 4042     		rsbs	r0, r0, #0
 609              	.LVL49:
 610              	.L34:
 611              		.loc 1 165 9 is_stmt 1 discriminator 1 view .LVU173
 612              		.loc 1 165 86 discriminator 1 view .LVU174
 166:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 167:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 613              		.loc 1 167 5 discriminator 1 view .LVU175
 168:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 614              		.loc 1 168 1 is_stmt 0 discriminator 1 view .LVU176
 615              		@ sp needed
 616              	.LVL50:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 16


 617              		.loc 1 168 1 discriminator 1 view .LVU177
 618 002e 10BD     		pop	{r4, pc}
 619              	.L37:
 620              		.align	2
 621              	.L36:
 622 0030 00E8F270 		.word	1894967296
 623 0034 00B4C404 		.word	80000000
 624 0038 00000000 		.word	.LC10
 625 003c 08000000 		.word	.LC12
 626 0040 00000000 		.word	.LC32
 627 0044 00000000 		.word	.LC6
 628              		.cfi_endproc
 629              	.LFE14:
 631              		.section	.rodata.region_ww2g4_is_valid_tx_power.str1.1,"aMS",%progbits,1
 632              	.LC37:
 633 0000 52454345 		.ascii	"RECEIVE AN INVALID Power Cmd = %d\012\000"
 633      49564520 
 633      414E2049 
 633      4E56414C 
 633      49442050 
 634              		.section	.text.region_ww2g4_is_valid_tx_power,"ax",%progbits
 635              		.align	1
 636              		.global	region_ww2g4_is_valid_tx_power
 637              		.syntax unified
 638              		.code	16
 639              		.thumb_func
 640              		.fpu softvfp
 642              	region_ww2g4_is_valid_tx_power:
 643              	.LVL51:
 644              	.LFB15:
 169:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 170:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_is_valid_tx_power( uint8_t power )
 171:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 645              		.loc 1 171 1 is_stmt 1 view -0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 172:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 649              		.loc 1 172 5 view .LVU179
 173:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( ( power > 7 ) )
 650              		.loc 1 173 5 view .LVU180
 171:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 651              		.loc 1 171 1 is_stmt 0 view .LVU181
 652 0000 10B5     		push	{r4, lr}
 653              		.cfi_def_cfa_offset 8
 654              		.cfi_offset 4, -8
 655              		.cfi_offset 14, -4
 171:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 656              		.loc 1 171 1 view .LVU182
 657 0002 0400     		movs	r4, r0
 172:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 658              		.loc 1 172 22 view .LVU183
 659 0004 0020     		movs	r0, #0
 660              	.LVL52:
 661              		.loc 1 173 7 view .LVU184
 662 0006 072C     		cmp	r4, #7
 663 0008 0ED9     		bls	.L39
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 17


 174:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 175:lr1mac/src/smtc_real/src/region_ww2g4.c ****         status = ERRORLORAWAN;
 664              		.loc 1 175 9 is_stmt 1 view .LVU185
 665              	.LVL53:
 176:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "RECEIVE AN INVALID Power Cmd = %d\n", power );
 666              		.loc 1 176 9 view .LVU186
 667              		.loc 1 176 9 view .LVU187
 668 000a 0848     		ldr	r0, .L41
 669 000c FFF7FEFF 		bl	bsp_trace_print
 670              	.LVL54:
 671              		.loc 1 176 9 view .LVU188
 672 0010 0748     		ldr	r0, .L41+4
 673 0012 FFF7FEFF 		bl	bsp_trace_print
 674              	.LVL55:
 675              		.loc 1 176 9 view .LVU189
 676 0016 2100     		movs	r1, r4
 677 0018 0648     		ldr	r0, .L41+8
 678 001a FFF7FEFF 		bl	bsp_trace_print
 679              	.LVL56:
 680              		.loc 1 176 9 view .LVU190
 681 001e 0648     		ldr	r0, .L41+12
 682 0020 FFF7FEFF 		bl	bsp_trace_print
 683              	.LVL57:
 175:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "RECEIVE AN INVALID Power Cmd = %d\n", power );
 684              		.loc 1 175 16 is_stmt 0 view .LVU191
 685 0024 0120     		movs	r0, #1
 686 0026 4042     		rsbs	r0, r0, #0
 687              	.LVL58:
 688              	.L39:
 689              		.loc 1 176 9 is_stmt 1 discriminator 1 view .LVU192
 690              		.loc 1 176 78 discriminator 1 view .LVU193
 177:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 178:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 691              		.loc 1 178 5 discriminator 1 view .LVU194
 179:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 692              		.loc 1 179 1 is_stmt 0 discriminator 1 view .LVU195
 693              		@ sp needed
 694 0028 10BD     		pop	{r4, pc}
 695              	.L42:
 696 002a C046     		.align	2
 697              	.L41:
 698 002c 00000000 		.word	.LC10
 699 0030 08000000 		.word	.LC12
 700 0034 00000000 		.word	.LC37
 701 0038 00000000 		.word	.LC6
 702              		.cfi_endproc
 703              	.LFE15:
 705              		.section	.rodata.region_ww2g4_is_valid_channel_index.str1.1,"aMS",%progbits,1
 706              	.LC42:
 707 0000 52454345 		.ascii	"RECEIVE AN INVALID Channel Index Cmd = %d\012\000"
 707      49564520 
 707      414E2049 
 707      4E56414C 
 707      49442043 
 708              		.section	.text.region_ww2g4_is_valid_channel_index,"ax",%progbits
 709              		.align	1
 710              		.global	region_ww2g4_is_valid_channel_index
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 18


 711              		.syntax unified
 712              		.code	16
 713              		.thumb_func
 714              		.fpu softvfp
 716              	region_ww2g4_is_valid_channel_index:
 717              	.LVL59:
 718              	.LFB16:
 180:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 181:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_is_valid_channel_index( uint8_t channel_index )
 182:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 719              		.loc 1 182 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 183:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 723              		.loc 1 183 5 view .LVU197
 184:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( ( channel_index < 3 ) || ( channel_index > 15 ) )
 724              		.loc 1 184 5 view .LVU198
 725              		.loc 1 184 7 is_stmt 0 view .LVU199
 726 0000 C31E     		subs	r3, r0, #3
 182:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 727              		.loc 1 182 1 view .LVU200
 728 0002 10B5     		push	{r4, lr}
 729              		.cfi_def_cfa_offset 8
 730              		.cfi_offset 4, -8
 731              		.cfi_offset 14, -4
 182:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 732              		.loc 1 182 1 view .LVU201
 733 0004 0400     		movs	r4, r0
 183:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status = OKLORAWAN;
 734              		.loc 1 183 22 view .LVU202
 735 0006 0020     		movs	r0, #0
 736              	.LVL60:
 737              		.loc 1 184 7 view .LVU203
 738 0008 0C2B     		cmp	r3, #12
 739 000a 0ED9     		bls	.L44
 185:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 186:lr1mac/src/smtc_real/src/region_ww2g4.c ****         status = ERRORLORAWAN;
 740              		.loc 1 186 9 is_stmt 1 view .LVU204
 741              	.LVL61:
 187:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "RECEIVE AN INVALID Channel Index Cmd = %d\n", channel_index );
 742              		.loc 1 187 9 view .LVU205
 743              		.loc 1 187 9 view .LVU206
 744 000c 0748     		ldr	r0, .L46
 745 000e FFF7FEFF 		bl	bsp_trace_print
 746              	.LVL62:
 747              		.loc 1 187 9 view .LVU207
 748 0012 0748     		ldr	r0, .L46+4
 749 0014 FFF7FEFF 		bl	bsp_trace_print
 750              	.LVL63:
 751              		.loc 1 187 9 view .LVU208
 752 0018 2100     		movs	r1, r4
 753 001a 0648     		ldr	r0, .L46+8
 754 001c FFF7FEFF 		bl	bsp_trace_print
 755              	.LVL64:
 756              		.loc 1 187 9 view .LVU209
 757 0020 0548     		ldr	r0, .L46+12
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 19


 758 0022 FFF7FEFF 		bl	bsp_trace_print
 759              	.LVL65:
 186:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "RECEIVE AN INVALID Channel Index Cmd = %d\n", channel_index );
 760              		.loc 1 186 16 is_stmt 0 view .LVU210
 761 0026 0120     		movs	r0, #1
 762 0028 4042     		rsbs	r0, r0, #0
 763              	.LVL66:
 764              	.L44:
 765              		.loc 1 187 9 is_stmt 1 discriminator 1 view .LVU211
 766              		.loc 1 187 94 discriminator 1 view .LVU212
 188:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 189:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 767              		.loc 1 189 5 discriminator 1 view .LVU213
 190:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 768              		.loc 1 190 1 is_stmt 0 discriminator 1 view .LVU214
 769              		@ sp needed
 770 002a 10BD     		pop	{r4, pc}
 771              	.L47:
 772              		.align	2
 773              	.L46:
 774 002c 00000000 		.word	.LC10
 775 0030 08000000 		.word	.LC12
 776 0034 00000000 		.word	.LC42
 777 0038 00000000 		.word	.LC6
 778              		.cfi_endproc
 779              	.LFE16:
 781              		.section	.rodata.region_ww2g4_is_valid_size.str1.1,"aMS",%progbits,1
 782              	.LC49:
 783 0000 20496E76 		.ascii	" Invalid size \012\000"
 783      616C6964 
 783      2073697A 
 783      65200A00 
 784              	.LC45:
 785 0010 3373DCDC 		.ascii	"3s\334\334\334\334\334\334\000"
 785      DCDCDCDC 
 785      00
 786              		.section	.text.region_ww2g4_is_valid_size,"ax",%progbits
 787              		.align	1
 788              		.global	region_ww2g4_is_valid_size
 789              		.syntax unified
 790              		.code	16
 791              		.thumb_func
 792              		.fpu softvfp
 794              	region_ww2g4_is_valid_size:
 795              	.LVL67:
 796              	.LFB17:
 191:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 192:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_is_valid_size( lr1_stack_mac_t* lr1_mac, uint8_t dr, uint8_t size )
 193:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 797              		.loc 1 193 1 is_stmt 1 view -0
 798              		.cfi_startproc
 799              		@ args = 0, pretend = 0, frame = 8
 800              		@ frame_needed = 0, uses_anonymous_args = 0
 194:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status;
 801              		.loc 1 194 5 view .LVU216
 195:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t          N[8] = { 51, 115, 220, 220, 220, 220, 220, 220 };
 802              		.loc 1 195 5 view .LVU217
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 20


 193:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status;
 803              		.loc 1 193 1 is_stmt 0 view .LVU218
 804 0000 73B5     		push	{r0, r1, r4, r5, r6, lr}
 805              		.cfi_def_cfa_offset 24
 806              		.cfi_offset 0, -24
 807              		.cfi_offset 1, -20
 808              		.cfi_offset 4, -16
 809              		.cfi_offset 5, -12
 810              		.cfi_offset 6, -8
 811              		.cfi_offset 14, -4
 193:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_lorawan_t status;
 812              		.loc 1 193 1 view .LVU219
 813 0002 0600     		movs	r6, r0
 814 0004 0C00     		movs	r4, r1
 815 0006 1500     		movs	r5, r2
 816              		.loc 1 195 22 view .LVU220
 817 0008 6846     		mov	r0, sp
 818              	.LVL68:
 819              		.loc 1 195 22 view .LVU221
 820 000a 0822     		movs	r2, #8
 821              	.LVL69:
 822              		.loc 1 195 22 view .LVU222
 823 000c 0D49     		ldr	r1, .L51
 824              	.LVL70:
 825              		.loc 1 195 22 view .LVU223
 826 000e FFF7FEFF 		bl	memcpy
 827              	.LVL71:
 196:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status                = ( ( size + lr1_mac->tx_fopts_current_length ) > N[dr] ) ? ERRORLORAWAN 
 828              		.loc 1 196 5 is_stmt 1 view .LVU224
 829              		.loc 1 196 47 is_stmt 0 view .LVU225
 830 0012 9E23     		movs	r3, #158
 831 0014 9B00     		lsls	r3, r3, #2
 832 0016 F25C     		ldrb	r2, [r6, r3]
 833              		.loc 1 196 78 view .LVU226
 834 0018 6B46     		mov	r3, sp
 835 001a 1B5D     		ldrb	r3, [r3, r4]
 836              		.loc 1 196 38 view .LVU227
 837 001c 5219     		adds	r2, r2, r5
 838              		.loc 1 196 100 view .LVU228
 839 001e 0020     		movs	r0, #0
 840 0020 9A42     		cmp	r2, r3
 841 0022 0DDD     		ble	.L49
 842              	.LVL72:
 197:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( status == ERRORLORAWAN )
 843              		.loc 1 197 5 is_stmt 1 view .LVU229
 198:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 199:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( " Invalid size \n" );
 844              		.loc 1 199 9 view .LVU230
 845              		.loc 1 199 9 view .LVU231
 846 0024 0848     		ldr	r0, .L51+4
 847 0026 FFF7FEFF 		bl	bsp_trace_print
 848              	.LVL73:
 849              		.loc 1 199 9 view .LVU232
 850 002a 0848     		ldr	r0, .L51+8
 851 002c FFF7FEFF 		bl	bsp_trace_print
 852              	.LVL74:
 853              		.loc 1 199 9 view .LVU233
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 21


 854 0030 0748     		ldr	r0, .L51+12
 855 0032 FFF7FEFF 		bl	bsp_trace_print
 856              	.LVL75:
 857              		.loc 1 199 9 view .LVU234
 858 0036 0748     		ldr	r0, .L51+16
 859 0038 FFF7FEFF 		bl	bsp_trace_print
 860              	.LVL76:
 196:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( status == ERRORLORAWAN )
 861              		.loc 1 196 100 is_stmt 0 view .LVU235
 862 003c 0120     		movs	r0, #1
 863 003e 4042     		rsbs	r0, r0, #0
 864              	.LVL77:
 865              	.L49:
 866              		.loc 1 199 9 is_stmt 1 discriminator 1 view .LVU236
 867              		.loc 1 199 52 discriminator 1 view .LVU237
 200:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 201:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 868              		.loc 1 201 5 discriminator 1 view .LVU238
 202:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 869              		.loc 1 202 1 is_stmt 0 discriminator 1 view .LVU239
 870              		@ sp needed
 871              	.LVL78:
 872              		.loc 1 202 1 discriminator 1 view .LVU240
 873 0040 76BD     		pop	{r1, r2, r4, r5, r6, pc}
 874              	.L52:
 875 0042 C046     		.align	2
 876              	.L51:
 877 0044 10000000 		.word	.LC45
 878 0048 00000000 		.word	.LC10
 879 004c 08000000 		.word	.LC12
 880 0050 00000000 		.word	.LC49
 881 0054 00000000 		.word	.LC6
 882              		.cfi_endproc
 883              	.LFE17:
 885              		.section	.text.region_ww2g4_bad_crc_memory_set,"ax",%progbits
 886              		.align	1
 887              		.global	region_ww2g4_bad_crc_memory_set
 888              		.syntax unified
 889              		.code	16
 890              		.thumb_func
 891              		.fpu softvfp
 893              	region_ww2g4_bad_crc_memory_set:
 894              	.LVL79:
 895              	.LFB19:
 203:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 204:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_memory_load( lr1_stack_mac_t* lr1_mac )
 205:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 206:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_restore( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof
 207:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 208:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1mac_utilities_crc( ( uint8_t* ) &mac_context, sizeof( mac_context ) - 4 ) == mac_context
 209:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 210:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->app_eui, mac_context.appeui, 8 );
 211:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 212:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 213:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->dev_nonce   = mac_context.devnonce;
 214:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_custom  = mac_context.adr_custom;
 215:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_of_reset = mac_context.nb_reset + 1;  // @todo move increment in mcu_reset api 
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 22


 216:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
 217:lr1mac/src/smtc_real/src/region_ww2g4.c ****         region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 218:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " DevNonce = 0x%x ", lr1_mac->dev_nonce );
 219:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( ", NbOfReset = %d \n", lr1_mac->nb_of_reset );
 220:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " Region = %d\n", lr1_mac->real->region_type );
 221:lr1mac/src/smtc_real/src/region_ww2g4.c ****         return OKLORAWAN;
 222:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 223:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else  // start with "in rescue eeprom mode"
 224:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 225:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_nvm_context_restore( BSP_LORAWAN_CONTEXT_ADDR_OFFSET + sizeof( mac_context ) + 4,
 226:lr1mac/src/smtc_real/src/region_ww2g4.c ****                                  ( uint8_t* ) &( mac_context ), sizeof( mac_context ) );
 227:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 228:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( lr1mac_utilities_crc( ( uint8_t* ) &mac_context, sizeof( mac_context ) - 4 ) == mac_con
 229:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 230:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->app_eui, mac_context.appeui, 8 );
 231:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 232:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 233:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->dev_nonce   = mac_context.devnonce;
 234:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->adr_custom  = mac_context.adr_custom;
 235:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->nb_of_reset = mac_context.nb_reset;  // @todo move increment in mcu_reset api 
 236:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
 237:lr1mac/src/smtc_real/src/region_ww2g4.c ****             region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 238:lr1mac/src/smtc_real/src/region_ww2g4.c ****             BSP_DBG_TRACE_PRINTF( "\n start on rescue eeprom , DevNonce = 0x%x ", lr1_mac->dev_nonc
 239:lr1mac/src/smtc_real/src/region_ww2g4.c ****             BSP_DBG_TRACE_PRINTF( "\n start on rescue eeprom , NbOfReset = %d ", lr1_mac->nb_of_res
 240:lr1mac/src/smtc_real/src/region_ww2g4.c ****             BSP_DBG_TRACE_PRINTF( "\n start on rescue eeprom , Region = %d\n", lr1_mac->real->regio
 241:lr1mac/src/smtc_real/src/region_ww2g4.c ****             return OKLORAWAN;
 242:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 243:lr1mac/src/smtc_real/src/region_ww2g4.c ****         else
 244:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {  // == factory reset
 245:lr1mac/src/smtc_real/src/region_ww2g4.c ****             return ERRORLORAWAN;
 246:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 247:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 248:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 249:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_bad_crc_memory_set( lr1_stack_mac_t* lr1_mac )
 250:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 896              		.loc 1 250 1 is_stmt 1 view -0
 897              		.cfi_startproc
 898              		@ args = 0, pretend = 0, frame = 0
 899              		@ frame_needed = 0, uses_anonymous_args = 0
 251:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.devnonce    = lr1_mac->dev_nonce;
 900              		.loc 1 251 5 view .LVU242
 901              		.loc 1 251 38 is_stmt 0 view .LVU243
 902 0000 EA23     		movs	r3, #234
 250:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.devnonce    = lr1_mac->dev_nonce;
 903              		.loc 1 250 1 view .LVU244
 904 0002 70B5     		push	{r4, r5, r6, lr}
 905              		.cfi_def_cfa_offset 16
 906              		.cfi_offset 4, -16
 907              		.cfi_offset 5, -12
 908              		.cfi_offset 6, -8
 909              		.cfi_offset 14, -4
 910              		.loc 1 251 38 view .LVU245
 911 0004 9B00     		lsls	r3, r3, #2
 912              		.loc 1 251 29 view .LVU246
 913 0006 1E4C     		ldr	r4, .L54
 914 0008 C35A     		ldrh	r3, [r0, r3]
 252:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 23


 253:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.nb_reset    = lr1_mac->nb_of_reset;
 254:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.region_type = lr1_mac->real->region_type;
 255:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 915              		.loc 1 255 40 view .LVU247
 916 000a 0100     		movs	r1, r0
 251:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 917              		.loc 1 251 29 view .LVU248
 918 000c 2384     		strh	r3, [r4, #32]
 252:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 919              		.loc 1 252 5 is_stmt 1 view .LVU249
 253:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.region_type = lr1_mac->real->region_type;
 920              		.loc 1 253 5 view .LVU250
 252:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 921              		.loc 1 252 38 is_stmt 0 view .LVU251
 922 000e BA23     		movs	r3, #186
 923 0010 DB00     		lsls	r3, r3, #3
 252:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 924              		.loc 1 252 29 view .LVU252
 925 0012 C358     		ldr	r3, [r0, r3]
 250:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.devnonce    = lr1_mac->dev_nonce;
 926              		.loc 1 250 1 view .LVU253
 927 0014 0500     		movs	r5, r0
 252:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.nb_reset    = lr1_mac->nb_of_reset;
 928              		.loc 1 252 29 view .LVU254
 929 0016 6362     		str	r3, [r4, #36]
 253:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.region_type = lr1_mac->real->region_type;
 930              		.loc 1 253 29 view .LVU255
 931 0018 8388     		ldrh	r3, [r0, #4]
 254:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 932              		.loc 1 254 29 view .LVU256
 933 001a 0268     		ldr	r2, [r0]
 253:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.region_type = lr1_mac->real->region_type;
 934              		.loc 1 253 29 view .LVU257
 935 001c 6384     		strh	r3, [r4, #34]
 254:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 936              		.loc 1 254 5 is_stmt 1 view .LVU258
 254:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 937              		.loc 1 254 29 is_stmt 0 view .LVU259
 938 001e 2300     		movs	r3, r4
 939 0020 1279     		ldrb	r2, [r2, #4]
 940 0022 2833     		adds	r3, r3, #40
 941 0024 1A70     		strb	r2, [r3]
 942              		.loc 1 255 5 is_stmt 1 view .LVU260
 254:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 943              		.loc 1 254 29 is_stmt 0 view .LVU261
 944 0026 2600     		movs	r6, r4
 945              		.loc 1 255 5 view .LVU262
 946 0028 0822     		movs	r2, #8
 947 002a 2000     		movs	r0, r4
 948              	.LVL80:
 949              		.loc 1 255 40 view .LVU263
 950 002c 6831     		adds	r1, r1, #104
 951              	.LVL81:
 952              		.loc 1 255 5 view .LVU264
 953 002e FFF7FEFF 		bl	memcpy
 954              	.LVL82:
 256:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.deveui, lr1_mac->dev_eui, 8 );
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 24


 955              		.loc 1 256 5 is_stmt 1 view .LVU265
 956              		.loc 1 256 40 is_stmt 0 view .LVU266
 957 0032 2900     		movs	r1, r5
 254:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 958              		.loc 1 254 29 view .LVU267
 959 0034 0836     		adds	r6, r6, #8
 960              		.loc 1 256 5 view .LVU268
 961 0036 3000     		movs	r0, r6
 962 0038 0822     		movs	r2, #8
 963              		.loc 1 256 40 view .LVU269
 964 003a 6031     		adds	r1, r1, #96
 965              		.loc 1 256 5 view .LVU270
 966 003c FFF7FEFF 		bl	memcpy
 967              	.LVL83:
 257:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appkey, lr1_mac->app_key, 16 );
 968              		.loc 1 257 5 is_stmt 1 view .LVU271
 969              		.loc 1 257 40 is_stmt 0 view .LVU272
 970 0040 2900     		movs	r1, r5
 971              		.loc 1 257 5 view .LVU273
 972 0042 2000     		movs	r0, r4
 973 0044 1022     		movs	r2, #16
 974              		.loc 1 257 40 view .LVU274
 975 0046 5031     		adds	r1, r1, #80
 976              		.loc 1 257 5 view .LVU275
 977 0048 1030     		adds	r0, r0, #16
 978 004a FFF7FEFF 		bl	memcpy
 979              	.LVL84:
 258:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.crc = lr1mac_utilities_crc( ( uint8_t* ) &mac_context, sizeof( mac_context ) - 4 ) 
 980              		.loc 1 258 5 is_stmt 1 view .LVU276
 981              		.loc 1 258 23 is_stmt 0 view .LVU277
 982 004e 2C21     		movs	r1, #44
 983 0050 2000     		movs	r0, r4
 984 0052 FFF7FEFF 		bl	lr1mac_utilities_crc
 985              	.LVL85:
 259:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_store( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof( 
 260:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 261:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_mcu_wait_us( 10000 );
 986              		.loc 1 261 5 view .LVU278
 987 0056 0B4D     		ldr	r5, .L54+4
 988              	.LVL86:
 258:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.crc = lr1mac_utilities_crc( ( uint8_t* ) &mac_context, sizeof( mac_context ) - 4 ) 
 989              		.loc 1 258 100 view .LVU279
 990 0058 0130     		adds	r0, r0, #1
 259:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_store( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof( 
 991              		.loc 1 259 5 view .LVU280
 992 005a 2100     		movs	r1, r4
 993 005c 3022     		movs	r2, #48
 258:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.crc = lr1mac_utilities_crc( ( uint8_t* ) &mac_context, sizeof( mac_context ) - 4 ) 
 994              		.loc 1 258 21 view .LVU281
 995 005e E062     		str	r0, [r4, #44]
 259:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_store( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof( 
 996              		.loc 1 259 5 is_stmt 1 view .LVU282
 997 0060 0020     		movs	r0, #0
 998 0062 FFF7FEFF 		bl	bsp_nvm_context_store
 999              	.LVL87:
 1000              		.loc 1 261 5 view .LVU283
 1001 0066 2800     		movs	r0, r5
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 25


 1002 0068 FFF7FEFF 		bl	bsp_mcu_wait_us
 1003              	.LVL88:
 262:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 263:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_store( BSP_LORAWAN_CONTEXT_ADDR_OFFSET + sizeof( mac_context ) + 4, ( uint8_t* 
 1004              		.loc 1 263 5 view .LVU284
 1005 006c 3022     		movs	r2, #48
 1006 006e 2100     		movs	r1, r4
 1007 0070 3420     		movs	r0, #52
 1008 0072 FFF7FEFF 		bl	bsp_nvm_context_store
 1009              	.LVL89:
 264:lr1mac/src/smtc_real/src/region_ww2g4.c ****                            sizeof( mac_context ) );
 265:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_mcu_wait_us( 10000 );
 1010              		.loc 1 265 5 view .LVU285
 1011 0076 2800     		movs	r0, r5
 1012 0078 FFF7FEFF 		bl	bsp_mcu_wait_us
 1013              	.LVL90:
 266:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1014              		.loc 1 266 1 is_stmt 0 view .LVU286
 1015              		@ sp needed
 1016 007c 70BD     		pop	{r4, r5, r6, pc}
 1017              	.L55:
 1018 007e C046     		.align	2
 1019              	.L54:
 1020 0080 00000000 		.word	.LANCHOR7
 1021 0084 10270000 		.word	10000
 1022              		.cfi_endproc
 1023              	.LFE19:
 1025              		.section	.text.region_ww2g4_memory_save,"ax",%progbits
 1026              		.align	1
 1027              		.global	region_ww2g4_memory_save
 1028              		.syntax unified
 1029              		.code	16
 1030              		.thumb_func
 1031              		.fpu softvfp
 1033              	region_ww2g4_memory_save:
 1034              	.LVL91:
 1035              	.LFB20:
 267:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_memory_save( lr1_stack_mac_t* lr1_mac )
 268:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 1036              		.loc 1 268 1 is_stmt 1 view -0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 0
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 269:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.devnonce    = lr1_mac->dev_nonce;
 1040              		.loc 1 269 5 view .LVU288
 1041              		.loc 1 269 38 is_stmt 0 view .LVU289
 1042 0000 EA23     		movs	r3, #234
 268:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.devnonce    = lr1_mac->dev_nonce;
 1043              		.loc 1 268 1 view .LVU290
 1044 0002 70B5     		push	{r4, r5, r6, lr}
 1045              		.cfi_def_cfa_offset 16
 1046              		.cfi_offset 4, -16
 1047              		.cfi_offset 5, -12
 1048              		.cfi_offset 6, -8
 1049              		.cfi_offset 14, -4
 1050              		.loc 1 269 38 view .LVU291
 1051 0004 9B00     		lsls	r3, r3, #2
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 26


 1052              		.loc 1 269 29 view .LVU292
 1053 0006 1D4C     		ldr	r4, .L57
 1054 0008 C35A     		ldrh	r3, [r0, r3]
 270:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 271:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.nb_reset    = lr1_mac->nb_of_reset;
 272:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.region_type = lr1_mac->real->region_type;
 273:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 1055              		.loc 1 273 40 view .LVU293
 1056 000a 0100     		movs	r1, r0
 269:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 1057              		.loc 1 269 29 view .LVU294
 1058 000c 2384     		strh	r3, [r4, #32]
 270:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 1059              		.loc 1 270 5 is_stmt 1 view .LVU295
 271:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.region_type = lr1_mac->real->region_type;
 1060              		.loc 1 271 5 view .LVU296
 270:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 1061              		.loc 1 270 38 is_stmt 0 view .LVU297
 1062 000e BA23     		movs	r3, #186
 1063 0010 DB00     		lsls	r3, r3, #3
 270:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.adr_custom  = lr1_mac->adr_custom;
 1064              		.loc 1 270 29 view .LVU298
 1065 0012 C358     		ldr	r3, [r0, r3]
 268:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.devnonce    = lr1_mac->dev_nonce;
 1066              		.loc 1 268 1 view .LVU299
 1067 0014 0500     		movs	r5, r0
 270:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.nb_reset    = lr1_mac->nb_of_reset;
 1068              		.loc 1 270 29 view .LVU300
 1069 0016 6362     		str	r3, [r4, #36]
 271:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.region_type = lr1_mac->real->region_type;
 1070              		.loc 1 271 29 view .LVU301
 1071 0018 8388     		ldrh	r3, [r0, #4]
 272:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 1072              		.loc 1 272 29 view .LVU302
 1073 001a 0268     		ldr	r2, [r0]
 271:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.region_type = lr1_mac->real->region_type;
 1074              		.loc 1 271 29 view .LVU303
 1075 001c 6384     		strh	r3, [r4, #34]
 272:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 1076              		.loc 1 272 5 is_stmt 1 view .LVU304
 272:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 1077              		.loc 1 272 29 is_stmt 0 view .LVU305
 1078 001e 2300     		movs	r3, r4
 1079 0020 1279     		ldrb	r2, [r2, #4]
 1080 0022 2833     		adds	r3, r3, #40
 1081 0024 1A70     		strb	r2, [r3]
 1082              		.loc 1 273 5 is_stmt 1 view .LVU306
 272:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 1083              		.loc 1 272 29 is_stmt 0 view .LVU307
 1084 0026 2600     		movs	r6, r4
 1085              		.loc 1 273 5 view .LVU308
 1086 0028 0822     		movs	r2, #8
 1087 002a 2000     		movs	r0, r4
 1088              	.LVL92:
 1089              		.loc 1 273 40 view .LVU309
 1090 002c 6831     		adds	r1, r1, #104
 1091              	.LVL93:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 27


 1092              		.loc 1 273 5 view .LVU310
 1093 002e FFF7FEFF 		bl	memcpy
 1094              	.LVL94:
 274:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.deveui, lr1_mac->dev_eui, 8 );
 1095              		.loc 1 274 5 is_stmt 1 view .LVU311
 1096              		.loc 1 274 40 is_stmt 0 view .LVU312
 1097 0032 2900     		movs	r1, r5
 272:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appeui, lr1_mac->app_eui, 8 );
 1098              		.loc 1 272 29 view .LVU313
 1099 0034 0836     		adds	r6, r6, #8
 1100              		.loc 1 274 5 view .LVU314
 1101 0036 3000     		movs	r0, r6
 1102 0038 0822     		movs	r2, #8
 1103              		.loc 1 274 40 view .LVU315
 1104 003a 6031     		adds	r1, r1, #96
 1105              		.loc 1 274 5 view .LVU316
 1106 003c FFF7FEFF 		bl	memcpy
 1107              	.LVL95:
 275:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( mac_context.appkey, lr1_mac->app_key, 16 );
 1108              		.loc 1 275 5 is_stmt 1 view .LVU317
 1109              		.loc 1 275 40 is_stmt 0 view .LVU318
 1110 0040 2900     		movs	r1, r5
 1111              		.loc 1 275 5 view .LVU319
 1112 0042 2000     		movs	r0, r4
 1113 0044 1022     		movs	r2, #16
 1114              		.loc 1 275 40 view .LVU320
 1115 0046 5031     		adds	r1, r1, #80
 1116              		.loc 1 275 5 view .LVU321
 1117 0048 1030     		adds	r0, r0, #16
 1118 004a FFF7FEFF 		bl	memcpy
 1119              	.LVL96:
 276:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.crc = lr1mac_utilities_crc( ( uint8_t* ) &mac_context, sizeof( mac_context ) - 4 );
 1120              		.loc 1 276 5 is_stmt 1 view .LVU322
 1121              		.loc 1 276 23 is_stmt 0 view .LVU323
 1122 004e 2C21     		movs	r1, #44
 1123 0050 2000     		movs	r0, r4
 1124 0052 FFF7FEFF 		bl	lr1mac_utilities_crc
 1125              	.LVL97:
 277:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_store( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof( 
 278:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 279:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_mcu_wait_us( 10000 );
 1126              		.loc 1 279 5 view .LVU324
 1127 0056 0A4D     		ldr	r5, .L57+4
 1128              	.LVL98:
 277:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_store( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof( 
 1129              		.loc 1 277 5 view .LVU325
 1130 0058 2100     		movs	r1, r4
 1131 005a 3022     		movs	r2, #48
 276:lr1mac/src/smtc_real/src/region_ww2g4.c ****     mac_context.crc = lr1mac_utilities_crc( ( uint8_t* ) &mac_context, sizeof( mac_context ) - 4 );
 1132              		.loc 1 276 21 view .LVU326
 1133 005c E062     		str	r0, [r4, #44]
 277:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_store( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof( 
 1134              		.loc 1 277 5 is_stmt 1 view .LVU327
 1135 005e 0020     		movs	r0, #0
 1136 0060 FFF7FEFF 		bl	bsp_nvm_context_store
 1137              	.LVL99:
 1138              		.loc 1 279 5 view .LVU328
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 28


 1139 0064 2800     		movs	r0, r5
 1140 0066 FFF7FEFF 		bl	bsp_mcu_wait_us
 1141              	.LVL100:
 280:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 281:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_store( BSP_LORAWAN_CONTEXT_ADDR_OFFSET + sizeof( mac_context ) + 4, ( uint8_t* 
 1142              		.loc 1 281 5 view .LVU329
 1143 006a 3022     		movs	r2, #48
 1144 006c 2100     		movs	r1, r4
 1145 006e 3420     		movs	r0, #52
 1146 0070 FFF7FEFF 		bl	bsp_nvm_context_store
 1147              	.LVL101:
 282:lr1mac/src/smtc_real/src/region_ww2g4.c ****                            sizeof( mac_context ) );
 283:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_mcu_wait_us( 10000 );
 1148              		.loc 1 283 5 view .LVU330
 1149 0074 2800     		movs	r0, r5
 1150 0076 FFF7FEFF 		bl	bsp_mcu_wait_us
 1151              	.LVL102:
 284:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1152              		.loc 1 284 1 is_stmt 0 view .LVU331
 1153              		@ sp needed
 1154 007a 70BD     		pop	{r4, r5, r6, pc}
 1155              	.L58:
 1156              		.align	2
 1157              	.L57:
 1158 007c 00000000 		.word	.LANCHOR7
 1159 0080 10270000 		.word	10000
 1160              		.cfi_endproc
 1161              	.LFE20:
 1163              		.section	.rodata.region_ww2g4_memory_load.str1.1,"aMS",%progbits,1
 1164              	.LC61:
 1165 0000 20446576 		.ascii	" DevNonce = 0x%x \000"
 1165      4E6F6E63 
 1165      65203D20 
 1165      30782578 
 1165      2000
 1166              	.LC63:
 1167 0012 2C204E62 		.ascii	", NbOfReset = %d \012\000"
 1167      4F665265 
 1167      73657420 
 1167      3D202564 
 1167      200A00
 1168              	.LC65:
 1169 0025 20526567 		.ascii	" Region = %d\012\000"
 1169      696F6E20 
 1169      3D202564 
 1169      0A00
 1170              	.LC67:
 1171 0033 0A207374 		.ascii	"\012 start on rescue eeprom , DevNonce = 0x%x \000"
 1171      61727420 
 1171      6F6E2072 
 1171      65736375 
 1171      65206565 
 1172              	.LC69:
 1173 005f 0A207374 		.ascii	"\012 start on rescue eeprom , NbOfReset = %d \000"
 1173      61727420 
 1173      6F6E2072 
 1173      65736375 
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 29


 1173      65206565 
 1174              	.LC71:
 1175 008a 0A207374 		.ascii	"\012 start on rescue eeprom , Region = %d\012\000"
 1175      61727420 
 1175      6F6E2072 
 1175      65736375 
 1175      65206565 
 1176              		.section	.text.region_ww2g4_memory_load,"ax",%progbits
 1177              		.align	1
 1178              		.global	region_ww2g4_memory_load
 1179              		.syntax unified
 1180              		.code	16
 1181              		.thumb_func
 1182              		.fpu softvfp
 1184              	region_ww2g4_memory_load:
 1185              	.LVL103:
 1186              	.LFB18:
 205:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_restore( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof
 1187              		.loc 1 205 1 is_stmt 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 206:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 1191              		.loc 1 206 5 view .LVU333
 205:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_restore( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof
 1192              		.loc 1 205 1 is_stmt 0 view .LVU334
 1193 0000 70B5     		push	{r4, r5, r6, lr}
 1194              		.cfi_def_cfa_offset 16
 1195              		.cfi_offset 4, -16
 1196              		.cfi_offset 5, -12
 1197              		.cfi_offset 6, -8
 1198              		.cfi_offset 14, -4
 206:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 1199              		.loc 1 206 5 view .LVU335
 1200 0002 414D     		ldr	r5, .L64
 1201 0004 3022     		movs	r2, #48
 1202 0006 2900     		movs	r1, r5
 205:lr1mac/src/smtc_real/src/region_ww2g4.c ****     bsp_nvm_context_restore( BSP_LORAWAN_CONTEXT_ADDR_OFFSET, ( uint8_t* ) &( mac_context ), sizeof
 1203              		.loc 1 205 1 view .LVU336
 1204 0008 0400     		movs	r4, r0
 206:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 1205              		.loc 1 206 5 view .LVU337
 1206 000a 0020     		movs	r0, #0
 1207              	.LVL104:
 206:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 1208              		.loc 1 206 5 view .LVU338
 1209 000c FFF7FEFF 		bl	bsp_nvm_context_restore
 1210              	.LVL105:
 208:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 1211              		.loc 1 208 5 is_stmt 1 view .LVU339
 208:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 1212              		.loc 1 208 9 is_stmt 0 view .LVU340
 1213 0010 2C21     		movs	r1, #44
 1214 0012 2800     		movs	r0, r5
 1215 0014 FFF7FEFF 		bl	lr1mac_utilities_crc
 1216              	.LVL106:
 208:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 30


 1217              		.loc 1 208 7 view .LVU341
 1218 0018 EB6A     		ldr	r3, [r5, #44]
 1219 001a 9842     		cmp	r0, r3
 1220 001c 34D1     		bne	.L60
 210:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1221              		.loc 1 210 9 is_stmt 1 view .LVU342
 210:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1222              		.loc 1 210 24 is_stmt 0 view .LVU343
 1223 001e 2000     		movs	r0, r4
 210:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1224              		.loc 1 210 9 view .LVU344
 1225 0020 2900     		movs	r1, r5
 1226 0022 0822     		movs	r2, #8
 210:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1227              		.loc 1 210 24 view .LVU345
 1228 0024 6830     		adds	r0, r0, #104
 210:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1229              		.loc 1 210 9 view .LVU346
 1230 0026 FFF7FEFF 		bl	memcpy
 1231              	.LVL107:
 211:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1232              		.loc 1 211 9 is_stmt 1 view .LVU347
 1233 002a 2900     		movs	r1, r5
 211:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1234              		.loc 1 211 24 is_stmt 0 view .LVU348
 1235 002c 2000     		movs	r0, r4
 211:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1236              		.loc 1 211 9 view .LVU349
 1237 002e 0822     		movs	r2, #8
 1238 0030 0831     		adds	r1, r1, #8
 211:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1239              		.loc 1 211 24 view .LVU350
 1240 0032 6030     		adds	r0, r0, #96
 211:lr1mac/src/smtc_real/src/region_ww2g4.c ****         memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1241              		.loc 1 211 9 view .LVU351
 1242 0034 FFF7FEFF 		bl	memcpy
 1243              	.LVL108:
 212:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->dev_nonce   = mac_context.devnonce;
 1244              		.loc 1 212 9 is_stmt 1 view .LVU352
 1245 0038 2900     		movs	r1, r5
 212:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->dev_nonce   = mac_context.devnonce;
 1246              		.loc 1 212 24 is_stmt 0 view .LVU353
 1247 003a 2000     		movs	r0, r4
 213:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_custom  = mac_context.adr_custom;
 1248              		.loc 1 213 30 view .LVU354
 1249 003c EA26     		movs	r6, #234
 212:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->dev_nonce   = mac_context.devnonce;
 1250              		.loc 1 212 9 view .LVU355
 1251 003e 1031     		adds	r1, r1, #16
 1252 0040 1022     		movs	r2, #16
 212:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->dev_nonce   = mac_context.devnonce;
 1253              		.loc 1 212 24 view .LVU356
 1254 0042 5030     		adds	r0, r0, #80
 212:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->dev_nonce   = mac_context.devnonce;
 1255              		.loc 1 212 9 view .LVU357
 1256 0044 FFF7FEFF 		bl	memcpy
 1257              	.LVL109:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 31


 213:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_custom  = mac_context.adr_custom;
 1258              		.loc 1 213 9 is_stmt 1 view .LVU358
 213:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_custom  = mac_context.adr_custom;
 1259              		.loc 1 213 30 is_stmt 0 view .LVU359
 1260 0048 2B8C     		ldrh	r3, [r5, #32]
 1261 004a B600     		lsls	r6, r6, #2
 1262 004c A353     		strh	r3, [r4, r6]
 214:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_of_reset = mac_context.nb_reset + 1;  // @todo move increment in mcu_reset api 
 1263              		.loc 1 214 9 is_stmt 1 view .LVU360
 214:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_of_reset = mac_context.nb_reset + 1;  // @todo move increment in mcu_reset api 
 1264              		.loc 1 214 30 is_stmt 0 view .LVU361
 1265 004e BA23     		movs	r3, #186
 1266 0050 6A6A     		ldr	r2, [r5, #36]
 1267 0052 DB00     		lsls	r3, r3, #3
 1268 0054 E250     		str	r2, [r4, r3]
 215:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
 1269              		.loc 1 215 9 is_stmt 1 view .LVU362
 215:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
 1270              		.loc 1 215 53 is_stmt 0 view .LVU363
 1271 0056 6B8C     		ldrh	r3, [r5, #34]
 216:lr1mac/src/smtc_real/src/region_ww2g4.c ****         region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 1272              		.loc 1 216 78 view .LVU364
 1273 0058 2835     		adds	r5, r5, #40
 215:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
 1274              		.loc 1 215 53 view .LVU365
 1275 005a 0133     		adds	r3, r3, #1
 215:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
 1276              		.loc 1 215 30 view .LVU366
 1277 005c A380     		strh	r3, [r4, #4]
 216:lr1mac/src/smtc_real/src/region_ww2g4.c ****         region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 1278              		.loc 1 216 9 is_stmt 1 view .LVU367
 216:lr1mac/src/smtc_real/src/region_ww2g4.c ****         region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 1279              		.loc 1 216 36 is_stmt 0 view .LVU368
 1280 005e 2B78     		ldrb	r3, [r5]
 1281 0060 2268     		ldr	r2, [r4]
 217:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " DevNonce = 0x%x ", lr1_mac->dev_nonce );
 1282              		.loc 1 217 9 view .LVU369
 1283 0062 2000     		movs	r0, r4
 216:lr1mac/src/smtc_real/src/region_ww2g4.c ****         region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 1284              		.loc 1 216 36 view .LVU370
 1285 0064 1371     		strb	r3, [r2, #4]
 217:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " DevNonce = 0x%x ", lr1_mac->dev_nonce );
 1286              		.loc 1 217 9 is_stmt 1 view .LVU371
 1287 0066 FFF7FEFF 		bl	region_ww2g4_memory_save
 1288              	.LVL110:
 218:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( ", NbOfReset = %d \n", lr1_mac->nb_of_reset );
 1289              		.loc 1 218 9 view .LVU372
 1290 006a A15B     		ldrh	r1, [r4, r6]
 1291 006c 2748     		ldr	r0, .L64+4
 1292 006e FFF7FEFF 		bl	bsp_trace_print
 1293              	.LVL111:
 219:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " Region = %d\n", lr1_mac->real->region_type );
 1294              		.loc 1 219 9 view .LVU373
 1295 0072 A188     		ldrh	r1, [r4, #4]
 1296 0074 2648     		ldr	r0, .L64+8
 1297 0076 FFF7FEFF 		bl	bsp_trace_print
 1298              	.LVL112:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 32


 220:lr1mac/src/smtc_real/src/region_ww2g4.c ****         return OKLORAWAN;
 1299              		.loc 1 220 9 view .LVU374
 1300 007a 2368     		ldr	r3, [r4]
 1301 007c 2548     		ldr	r0, .L64+12
 1302 007e 1979     		ldrb	r1, [r3, #4]
 1303              	.L63:
 240:lr1mac/src/smtc_real/src/region_ww2g4.c ****             return OKLORAWAN;
 1304              		.loc 1 240 13 is_stmt 0 view .LVU375
 1305 0080 FFF7FEFF 		bl	bsp_trace_print
 1306              	.LVL113:
 241:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1307              		.loc 1 241 13 is_stmt 1 view .LVU376
 241:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1308              		.loc 1 241 20 is_stmt 0 view .LVU377
 1309 0084 0020     		movs	r0, #0
 1310              	.L61:
 248:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_bad_crc_memory_set( lr1_stack_mac_t* lr1_mac )
 1311              		.loc 1 248 1 view .LVU378
 1312              		@ sp needed
 1313              	.LVL114:
 248:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_bad_crc_memory_set( lr1_stack_mac_t* lr1_mac )
 1314              		.loc 1 248 1 view .LVU379
 1315 0086 70BD     		pop	{r4, r5, r6, pc}
 1316              	.LVL115:
 1317              	.L60:
 225:lr1mac/src/smtc_real/src/region_ww2g4.c ****                                  ( uint8_t* ) &( mac_context ), sizeof( mac_context ) );
 1318              		.loc 1 225 9 is_stmt 1 view .LVU380
 1319 0088 3022     		movs	r2, #48
 1320 008a 2900     		movs	r1, r5
 1321 008c 3420     		movs	r0, #52
 1322 008e FFF7FEFF 		bl	bsp_nvm_context_restore
 1323              	.LVL116:
 228:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 1324              		.loc 1 228 9 view .LVU381
 228:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 1325              		.loc 1 228 13 is_stmt 0 view .LVU382
 1326 0092 2C21     		movs	r1, #44
 1327 0094 2800     		movs	r0, r5
 1328 0096 FFF7FEFF 		bl	lr1mac_utilities_crc
 1329              	.LVL117:
 228:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 1330              		.loc 1 228 11 view .LVU383
 1331 009a EB6A     		ldr	r3, [r5, #44]
 1332 009c 9842     		cmp	r0, r3
 1333 009e 30D1     		bne	.L62
 230:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1334              		.loc 1 230 13 is_stmt 1 view .LVU384
 230:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1335              		.loc 1 230 28 is_stmt 0 view .LVU385
 1336 00a0 2000     		movs	r0, r4
 230:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1337              		.loc 1 230 13 view .LVU386
 1338 00a2 2900     		movs	r1, r5
 1339 00a4 0822     		movs	r2, #8
 230:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1340              		.loc 1 230 28 view .LVU387
 1341 00a6 6830     		adds	r0, r0, #104
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 33


 230:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->dev_eui, mac_context.deveui, 8 );
 1342              		.loc 1 230 13 view .LVU388
 1343 00a8 FFF7FEFF 		bl	memcpy
 1344              	.LVL118:
 231:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1345              		.loc 1 231 13 is_stmt 1 view .LVU389
 1346 00ac 2900     		movs	r1, r5
 231:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1347              		.loc 1 231 28 is_stmt 0 view .LVU390
 1348 00ae 2000     		movs	r0, r4
 231:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1349              		.loc 1 231 13 view .LVU391
 1350 00b0 0822     		movs	r2, #8
 1351 00b2 0831     		adds	r1, r1, #8
 231:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1352              		.loc 1 231 28 view .LVU392
 1353 00b4 6030     		adds	r0, r0, #96
 231:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( lr1_mac->app_key, mac_context.appkey, 16 );
 1354              		.loc 1 231 13 view .LVU393
 1355 00b6 FFF7FEFF 		bl	memcpy
 1356              	.LVL119:
 232:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->dev_nonce   = mac_context.devnonce;
 1357              		.loc 1 232 13 is_stmt 1 view .LVU394
 1358 00ba 2900     		movs	r1, r5
 232:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->dev_nonce   = mac_context.devnonce;
 1359              		.loc 1 232 28 is_stmt 0 view .LVU395
 1360 00bc 2000     		movs	r0, r4
 233:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->adr_custom  = mac_context.adr_custom;
 1361              		.loc 1 233 34 view .LVU396
 1362 00be EA26     		movs	r6, #234
 232:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->dev_nonce   = mac_context.devnonce;
 1363              		.loc 1 232 13 view .LVU397
 1364 00c0 1031     		adds	r1, r1, #16
 1365 00c2 1022     		movs	r2, #16
 232:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->dev_nonce   = mac_context.devnonce;
 1366              		.loc 1 232 28 view .LVU398
 1367 00c4 5030     		adds	r0, r0, #80
 232:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->dev_nonce   = mac_context.devnonce;
 1368              		.loc 1 232 13 view .LVU399
 1369 00c6 FFF7FEFF 		bl	memcpy
 1370              	.LVL120:
 233:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->adr_custom  = mac_context.adr_custom;
 1371              		.loc 1 233 13 is_stmt 1 view .LVU400
 233:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->adr_custom  = mac_context.adr_custom;
 1372              		.loc 1 233 34 is_stmt 0 view .LVU401
 1373 00ca 2B8C     		ldrh	r3, [r5, #32]
 1374 00cc B600     		lsls	r6, r6, #2
 1375 00ce A353     		strh	r3, [r4, r6]
 234:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->nb_of_reset = mac_context.nb_reset;  // @todo move increment in mcu_reset api 
 1376              		.loc 1 234 13 is_stmt 1 view .LVU402
 234:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->nb_of_reset = mac_context.nb_reset;  // @todo move increment in mcu_reset api 
 1377              		.loc 1 234 34 is_stmt 0 view .LVU403
 1378 00d0 BA23     		movs	r3, #186
 1379 00d2 6A6A     		ldr	r2, [r5, #36]
 1380 00d4 DB00     		lsls	r3, r3, #3
 1381 00d6 E250     		str	r2, [r4, r3]
 235:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 34


 1382              		.loc 1 235 13 is_stmt 1 view .LVU404
 235:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
 1383              		.loc 1 235 34 is_stmt 0 view .LVU405
 1384 00d8 6B8C     		ldrh	r3, [r5, #34]
 236:lr1mac/src/smtc_real/src/region_ww2g4.c ****             region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 1385              		.loc 1 236 82 view .LVU406
 1386 00da 2835     		adds	r5, r5, #40
 235:lr1mac/src/smtc_real/src/region_ww2g4.c ****             lr1_mac->real->region_type = ( smtc_real_region_types_t ) mac_context.region_type;
 1387              		.loc 1 235 34 view .LVU407
 1388 00dc A380     		strh	r3, [r4, #4]
 236:lr1mac/src/smtc_real/src/region_ww2g4.c ****             region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 1389              		.loc 1 236 13 is_stmt 1 view .LVU408
 236:lr1mac/src/smtc_real/src/region_ww2g4.c ****             region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 1390              		.loc 1 236 40 is_stmt 0 view .LVU409
 1391 00de 2B78     		ldrb	r3, [r5]
 1392 00e0 2268     		ldr	r2, [r4]
 237:lr1mac/src/smtc_real/src/region_ww2g4.c ****             BSP_DBG_TRACE_PRINTF( "\n start on rescue eeprom , DevNonce = 0x%x ", lr1_mac->dev_nonc
 1393              		.loc 1 237 13 view .LVU410
 1394 00e2 2000     		movs	r0, r4
 236:lr1mac/src/smtc_real/src/region_ww2g4.c ****             region_ww2g4_memory_save( lr1_mac );  // to save new number of reset
 1395              		.loc 1 236 40 view .LVU411
 1396 00e4 1371     		strb	r3, [r2, #4]
 237:lr1mac/src/smtc_real/src/region_ww2g4.c ****             BSP_DBG_TRACE_PRINTF( "\n start on rescue eeprom , DevNonce = 0x%x ", lr1_mac->dev_nonc
 1397              		.loc 1 237 13 is_stmt 1 view .LVU412
 1398 00e6 FFF7FEFF 		bl	region_ww2g4_memory_save
 1399              	.LVL121:
 238:lr1mac/src/smtc_real/src/region_ww2g4.c ****             BSP_DBG_TRACE_PRINTF( "\n start on rescue eeprom , NbOfReset = %d ", lr1_mac->nb_of_res
 1400              		.loc 1 238 13 view .LVU413
 1401 00ea A15B     		ldrh	r1, [r4, r6]
 1402 00ec 0A48     		ldr	r0, .L64+16
 1403 00ee FFF7FEFF 		bl	bsp_trace_print
 1404              	.LVL122:
 239:lr1mac/src/smtc_real/src/region_ww2g4.c ****             BSP_DBG_TRACE_PRINTF( "\n start on rescue eeprom , Region = %d\n", lr1_mac->real->regio
 1405              		.loc 1 239 13 view .LVU414
 1406 00f2 A188     		ldrh	r1, [r4, #4]
 1407 00f4 0948     		ldr	r0, .L64+20
 1408 00f6 FFF7FEFF 		bl	bsp_trace_print
 1409              	.LVL123:
 240:lr1mac/src/smtc_real/src/region_ww2g4.c ****             return OKLORAWAN;
 1410              		.loc 1 240 13 view .LVU415
 1411 00fa 2368     		ldr	r3, [r4]
 1412 00fc 0848     		ldr	r0, .L64+24
 1413 00fe 1979     		ldrb	r1, [r3, #4]
 1414 0100 BEE7     		b	.L63
 1415              	.L62:
 245:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1416              		.loc 1 245 20 is_stmt 0 view .LVU416
 1417 0102 0120     		movs	r0, #1
 1418 0104 4042     		rsbs	r0, r0, #0
 1419 0106 BEE7     		b	.L61
 1420              	.L65:
 1421              		.align	2
 1422              	.L64:
 1423 0108 00000000 		.word	.LANCHOR7
 1424 010c 00000000 		.word	.LC61
 1425 0110 12000000 		.word	.LC63
 1426 0114 25000000 		.word	.LC65
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 35


 1427 0118 33000000 		.word	.LC67
 1428 011c 5F000000 		.word	.LC69
 1429 0120 8A000000 		.word	.LC71
 1430              		.cfi_endproc
 1431              	.LFE18:
 1433              		.section	.text.region_ww2g4_dr_distribution_set,"ax",%progbits
 1434              		.align	1
 1435              		.global	region_ww2g4_dr_distribution_set
 1436              		.syntax unified
 1437              		.code	16
 1438              		.thumb_func
 1439              		.fpu softvfp
 1441              	region_ww2g4_dr_distribution_set:
 1442              	.LVL124:
 1443              	.LFB21:
 285:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_dr_distribution_set( lr1_stack_mac_t* lr1_mac, uint8_t adr_mode )
 286:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 1444              		.loc 1 286 1 is_stmt 1 view -0
 1445              		.cfi_startproc
 1446              		@ args = 0, pretend = 0, frame = 0
 1447              		@ frame_needed = 0, uses_anonymous_args = 0
 287:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memset( dr_distribution_init, 0, 8 );
 1448              		.loc 1 287 5 view .LVU418
 286:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memset( dr_distribution_init, 0, 8 );
 1449              		.loc 1 286 1 is_stmt 0 view .LVU419
 1450 0000 70B5     		push	{r4, r5, r6, lr}
 1451              		.cfi_def_cfa_offset 16
 1452              		.cfi_offset 4, -16
 1453              		.cfi_offset 5, -12
 1454              		.cfi_offset 6, -8
 1455              		.cfi_offset 14, -4
 286:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memset( dr_distribution_init, 0, 8 );
 1456              		.loc 1 286 1 view .LVU420
 1457 0002 0E00     		movs	r6, r1
 1458              		.loc 1 287 5 view .LVU421
 1459 0004 1F4C     		ldr	r4, .L77
 286:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memset( dr_distribution_init, 0, 8 );
 1460              		.loc 1 286 1 view .LVU422
 1461 0006 0500     		movs	r5, r0
 1462              		.loc 1 287 5 view .LVU423
 1463 0008 0822     		movs	r2, #8
 1464 000a 0021     		movs	r1, #0
 1465              	.LVL125:
 1466              		.loc 1 287 5 view .LVU424
 1467 000c 2000     		movs	r0, r4
 1468              	.LVL126:
 1469              		.loc 1 287 5 view .LVU425
 1470 000e FFF7FEFF 		bl	memset
 1471              	.LVL127:
 288:lr1mac/src/smtc_real/src/region_ww2g4.c ****     switch( adr_mode )
 1472              		.loc 1 288 5 is_stmt 1 view .LVU426
 1473 0012 701E     		subs	r0, r6, #1
 1474 0014 0123     		movs	r3, #1
 1475 0016 0428     		cmp	r0, #4
 1476 0018 2FD8     		bhi	.L67
 1477 001a FFF7FEFF 		bl	__gnu_thumb1_case_uqi
 1478              	.L69:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 36


 1479 001e 03       		.byte	(.L72-.L69)/2
 1480 001f 0F       		.byte	(.L71-.L69)/2
 1481 0020 12       		.byte	(.L70-.L69)/2
 1482 0021 2E       		.byte	(.L67-.L69)/2
 1483 0022 2E       		.byte	(.L67-.L69)/2
 1484 0023 00       		.p2align 1
 1485              	.L72:
 289:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 290:lr1mac/src/smtc_real/src/region_ww2g4.c ****     case MOBILE_LONGRANGE_DR_DISTRIBUTION:  // in this example 4/7 dr0 2/7 dr1 and 1/7 dr2
 291:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[7] = 0;
 1486              		.loc 1 291 9 view .LVU427
 292:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = 0;
 1487              		.loc 1 292 9 view .LVU428
 293:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = 0;
 1488              		.loc 1 293 9 view .LVU429
 294:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = 0;
 1489              		.loc 1 294 9 view .LVU430
 295:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = 0;
 1490              		.loc 1 295 9 view .LVU431
 296:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = 1;
 1491              		.loc 1 296 9 view .LVU432
 297:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = 2;
 1492              		.loc 1 297 9 view .LVU433
 298:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = 4;
 1493              		.loc 1 298 9 view .LVU434
 1494              		.loc 1 298 33 is_stmt 0 view .LVU435
 1495 0024 184B     		ldr	r3, .L77+4
 1496              	.L76:
 299:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = 1;
 300:lr1mac/src/smtc_real/src/region_ww2g4.c ****         break;
 301:lr1mac/src/smtc_real/src/region_ww2g4.c ****     case MOBILE_LOWPER_DR_DISTRIBUTION:  // in this example 5/10 dr5 4/10 dr4 and 1/10 dr0
 302:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[7] = 0;
 303:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = 0;
 304:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = 0;
 305:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = 0;
 306:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = 1;
 307:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = 0;
 308:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = 0;
 309:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = 0;
 1497              		.loc 1 309 33 view .LVU436
 1498 0026 2360     		str	r3, [r4]
 1499 0028 0023     		movs	r3, #0
 1500 002a 6360     		str	r3, [r4, #4]
 310:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = 1;
 1501              		.loc 1 310 9 is_stmt 1 view .LVU437
 1502              	.L75:
 311:lr1mac/src/smtc_real/src/region_ww2g4.c ****         break;
 312:lr1mac/src/smtc_real/src/region_ww2g4.c ****     case JOIN_DR_DISTRIBUTION:  // in this example 1/3 dr5 1/3 dr4 and 1/3 dr0
 313:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[7] = 0;
 314:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = 0;
 315:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = 0;
 316:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = 0;
 317:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = 0;
 318:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = 0;
 319:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = 0;
 320:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = 1;
 321:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = 1;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 37


 322:lr1mac/src/smtc_real/src/region_ww2g4.c ****         break;
 323:lr1mac/src/smtc_real/src/region_ww2g4.c ****     case USER_DR_DISTRIBUTION:  // in this example 1/3 dr5 1/3 dr4 and 1/3 dr0
 324:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[7] = ( ( lr1_mac->adr_custom ) & ( 0x0000000F ) );
 325:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = ( ( lr1_mac->adr_custom ) & ( 0x000000F0 ) ) >> 4;
 326:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = ( ( lr1_mac->adr_custom ) & ( 0x00000F00 ) ) >> 8;
 327:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = ( ( lr1_mac->adr_custom ) & ( 0x0000F000 ) ) >> 12;
 328:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = ( ( lr1_mac->adr_custom ) & ( 0x000F0000 ) ) >> 16;
 329:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = ( ( lr1_mac->adr_custom ) & ( 0x00F00000 ) ) >> 20;
 330:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = ( ( lr1_mac->adr_custom ) & ( 0x0F000000 ) ) >> 24;
 331:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = ( ( lr1_mac->adr_custom ) & ( 0xF0000000 ) ) >> 28;
 332:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = BSP_USER_NUMBER_OF_RETRANSMISSION;
 1503              		.loc 1 332 9 view .LVU438
 1504              		.loc 1 332 33 is_stmt 0 view .LVU439
 1505 002c 0123     		movs	r3, #1
 1506              	.L74:
 333:lr1mac/src/smtc_real/src/region_ww2g4.c ****         break;
 334:lr1mac/src/smtc_real/src/region_ww2g4.c ****     default:
 335:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = 1;
 336:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = 0;
 337:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = 0;
 338:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = 0;
 339:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = 0;
 340:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = 0;
 341:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = 0;
 342:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[7] = 0;
 343:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = 1;
 1507              		.loc 1 343 9 is_stmt 1 view .LVU440
 1508              		.loc 1 343 33 is_stmt 0 view .LVU441
 1509 002e 2B73     		strb	r3, [r5, #12]
 344:lr1mac/src/smtc_real/src/region_ww2g4.c ****         break;
 1510              		.loc 1 344 9 is_stmt 1 view .LVU442
 345:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 346:lr1mac/src/smtc_real/src/region_ww2g4.c ****     memcpy( dr_distribution, dr_distribution_init, 8 );
 1511              		.loc 1 346 5 view .LVU443
 1512 0030 0822     		movs	r2, #8
 1513 0032 2100     		movs	r1, r4
 1514 0034 1548     		ldr	r0, .L77+8
 1515 0036 FFF7FEFF 		bl	memcpy
 1516              	.LVL128:
 347:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1517              		.loc 1 347 1 is_stmt 0 view .LVU444
 1518              		@ sp needed
 1519              	.LVL129:
 1520              		.loc 1 347 1 view .LVU445
 1521 003a 70BD     		pop	{r4, r5, r6, pc}
 1522              	.LVL130:
 1523              	.L71:
 302:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = 0;
 1524              		.loc 1 302 9 is_stmt 1 view .LVU446
 303:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = 0;
 1525              		.loc 1 303 9 view .LVU447
 304:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = 0;
 1526              		.loc 1 304 9 view .LVU448
 305:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = 1;
 1527              		.loc 1 305 9 view .LVU449
 306:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = 0;
 1528              		.loc 1 306 9 view .LVU450
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 38


 307:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = 0;
 1529              		.loc 1 307 9 view .LVU451
 308:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = 0;
 1530              		.loc 1 308 9 view .LVU452
 309:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = 1;
 1531              		.loc 1 309 9 view .LVU453
 309:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = 1;
 1532              		.loc 1 309 33 is_stmt 0 view .LVU454
 1533 003c 8023     		movs	r3, #128
 1534 003e 5B04     		lsls	r3, r3, #17
 1535 0040 F1E7     		b	.L76
 1536              	.L70:
 324:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = ( ( lr1_mac->adr_custom ) & ( 0x000000F0 ) ) >> 4;
 1537              		.loc 1 324 9 is_stmt 1 view .LVU455
 324:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = ( ( lr1_mac->adr_custom ) & ( 0x000000F0 ) ) >> 4;
 1538              		.loc 1 324 46 is_stmt 0 view .LVU456
 1539 0042 BA23     		movs	r3, #186
 1540 0044 DB00     		lsls	r3, r3, #3
 1541 0046 EB58     		ldr	r3, [r5, r3]
 324:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = ( ( lr1_mac->adr_custom ) & ( 0x000000F0 ) ) >> 4;
 1542              		.loc 1 324 61 view .LVU457
 1543 0048 0F22     		movs	r2, #15
 1544 004a 1900     		movs	r1, r3
 1545 004c 1140     		ands	r1, r2
 324:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = ( ( lr1_mac->adr_custom ) & ( 0x000000F0 ) ) >> 4;
 1546              		.loc 1 324 33 view .LVU458
 1547 004e E171     		strb	r1, [r4, #7]
 325:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = ( ( lr1_mac->adr_custom ) & ( 0x00000F00 ) ) >> 8;
 1548              		.loc 1 325 9 is_stmt 1 view .LVU459
 325:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = ( ( lr1_mac->adr_custom ) & ( 0x00000F00 ) ) >> 8;
 1549              		.loc 1 325 80 is_stmt 0 view .LVU460
 1550 0050 1909     		lsrs	r1, r3, #4
 1551 0052 1140     		ands	r1, r2
 325:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = ( ( lr1_mac->adr_custom ) & ( 0x00000F00 ) ) >> 8;
 1552              		.loc 1 325 33 view .LVU461
 1553 0054 A171     		strb	r1, [r4, #6]
 326:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = ( ( lr1_mac->adr_custom ) & ( 0x0000F000 ) ) >> 12;
 1554              		.loc 1 326 9 is_stmt 1 view .LVU462
 326:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = ( ( lr1_mac->adr_custom ) & ( 0x0000F000 ) ) >> 12;
 1555              		.loc 1 326 80 is_stmt 0 view .LVU463
 1556 0056 190A     		lsrs	r1, r3, #8
 1557 0058 1140     		ands	r1, r2
 326:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = ( ( lr1_mac->adr_custom ) & ( 0x0000F000 ) ) >> 12;
 1558              		.loc 1 326 33 view .LVU464
 1559 005a 6171     		strb	r1, [r4, #5]
 327:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = ( ( lr1_mac->adr_custom ) & ( 0x000F0000 ) ) >> 16;
 1560              		.loc 1 327 9 is_stmt 1 view .LVU465
 327:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = ( ( lr1_mac->adr_custom ) & ( 0x000F0000 ) ) >> 16;
 1561              		.loc 1 327 80 is_stmt 0 view .LVU466
 1562 005c 190B     		lsrs	r1, r3, #12
 1563 005e 1140     		ands	r1, r2
 327:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = ( ( lr1_mac->adr_custom ) & ( 0x000F0000 ) ) >> 16;
 1564              		.loc 1 327 33 view .LVU467
 1565 0060 2171     		strb	r1, [r4, #4]
 328:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = ( ( lr1_mac->adr_custom ) & ( 0x00F00000 ) ) >> 20;
 1566              		.loc 1 328 9 is_stmt 1 view .LVU468
 328:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = ( ( lr1_mac->adr_custom ) & ( 0x00F00000 ) ) >> 20;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 39


 1567              		.loc 1 328 80 is_stmt 0 view .LVU469
 1568 0062 190C     		lsrs	r1, r3, #16
 1569 0064 1140     		ands	r1, r2
 328:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = ( ( lr1_mac->adr_custom ) & ( 0x00F00000 ) ) >> 20;
 1570              		.loc 1 328 33 view .LVU470
 1571 0066 E170     		strb	r1, [r4, #3]
 329:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = ( ( lr1_mac->adr_custom ) & ( 0x0F000000 ) ) >> 24;
 1572              		.loc 1 329 9 is_stmt 1 view .LVU471
 329:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = ( ( lr1_mac->adr_custom ) & ( 0x0F000000 ) ) >> 24;
 1573              		.loc 1 329 80 is_stmt 0 view .LVU472
 1574 0068 190D     		lsrs	r1, r3, #20
 1575 006a 1140     		ands	r1, r2
 329:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = ( ( lr1_mac->adr_custom ) & ( 0x0F000000 ) ) >> 24;
 1576              		.loc 1 329 33 view .LVU473
 1577 006c A170     		strb	r1, [r4, #2]
 330:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = ( ( lr1_mac->adr_custom ) & ( 0xF0000000 ) ) >> 28;
 1578              		.loc 1 330 9 is_stmt 1 view .LVU474
 330:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = ( ( lr1_mac->adr_custom ) & ( 0xF0000000 ) ) >> 28;
 1579              		.loc 1 330 80 is_stmt 0 view .LVU475
 1580 006e 190E     		lsrs	r1, r3, #24
 1581 0070 0A40     		ands	r2, r1
 331:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = BSP_USER_NUMBER_OF_RETRANSMISSION;
 1582              		.loc 1 331 80 view .LVU476
 1583 0072 1B0F     		lsrs	r3, r3, #28
 330:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[0] = ( ( lr1_mac->adr_custom ) & ( 0xF0000000 ) ) >> 28;
 1584              		.loc 1 330 33 view .LVU477
 1585 0074 6270     		strb	r2, [r4, #1]
 331:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = BSP_USER_NUMBER_OF_RETRANSMISSION;
 1586              		.loc 1 331 9 is_stmt 1 view .LVU478
 331:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = BSP_USER_NUMBER_OF_RETRANSMISSION;
 1587              		.loc 1 331 33 is_stmt 0 view .LVU479
 1588 0076 2370     		strb	r3, [r4]
 1589 0078 D8E7     		b	.L75
 1590              	.L67:
 335:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = 0;
 1591              		.loc 1 335 9 is_stmt 1 view .LVU480
 336:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[2] = 0;
 1592              		.loc 1 336 9 view .LVU481
 337:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[3] = 0;
 1593              		.loc 1 337 9 view .LVU482
 338:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[4] = 0;
 1594              		.loc 1 338 9 view .LVU483
 339:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[5] = 0;
 1595              		.loc 1 339 9 view .LVU484
 340:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[6] = 0;
 1596              		.loc 1 340 9 view .LVU485
 341:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[7] = 0;
 1597              		.loc 1 341 9 view .LVU486
 342:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->nb_trans       = 1;
 1598              		.loc 1 342 9 view .LVU487
 335:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution_init[1] = 0;
 1599              		.loc 1 335 33 is_stmt 0 view .LVU488
 1600 007a 0022     		movs	r2, #0
 1601 007c 2360     		str	r3, [r4]
 1602 007e 6260     		str	r2, [r4, #4]
 1603 0080 D5E7     		b	.L74
 1604              	.L78:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 40


 1605 0082 C046     		.align	2
 1606              	.L77:
 1607 0084 00000000 		.word	.LANCHOR5
 1608 0088 04020100 		.word	66052
 1609 008c 00000000 		.word	.LANCHOR8
 1610              		.cfi_endproc
 1611              	.LFE21:
 1613              		.section	.rodata.region_ww2g4_next_channel_get.str1.1,"aMS",%progbits,1
 1614              	.LC83:
 1615 0000 4E4F2043 		.ascii	"NO CHANNELS AVAILABLE \012\000"
 1615      48414E4E 
 1615      454C5320 
 1615      41564149 
 1615      4C41424C 
 1616              		.global	__aeabi_uidivmod
 1617              	.LC86:
 1618 0018 494E5641 		.ascii	"INVALID CHANNEL  active channel = %d and random cha"
 1618      4C494420 
 1618      4348414E 
 1618      4E454C20 
 1618      20616374 
 1619 004b 6E6E656C 		.ascii	"nnel = %d \012\000"
 1619      203D2025 
 1619      64200A00 
 1620              		.section	.text.region_ww2g4_next_channel_get,"ax",%progbits
 1621              		.align	1
 1622              		.global	region_ww2g4_next_channel_get
 1623              		.syntax unified
 1624              		.code	16
 1625              		.thumb_func
 1626              		.fpu softvfp
 1628              	region_ww2g4_next_channel_get:
 1629              	.LVL131:
 1630              	.LFB23:
 348:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_join_next_channel_get( lr1_stack_mac_t* lr1_mac )
 349:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 350:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return region_ww2g4_next_channel_get( lr1_mac );
 351:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 352:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 353:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_lorawan_t region_ww2g4_next_channel_get( lr1_stack_mac_t* lr1_mac )
 354:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 1631              		.loc 1 354 1 is_stmt 1 view -0
 1632              		.cfi_startproc
 1633              		@ args = 0, pretend = 0, frame = 8
 1634              		@ frame_needed = 0, uses_anonymous_args = 0
 355:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t active_channel_nb = 0;
 1635              		.loc 1 355 5 view .LVU490
 356:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t active_channel_index[NUMBER_OF_CHANNEL_WW2G4];
 1636              		.loc 1 356 5 view .LVU491
 357:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 1637              		.loc 1 357 5 view .LVU492
 1638              	.LBB16:
 1639              		.loc 1 357 10 view .LVU493
 1640              		.loc 1 357 25 view .LVU494
 1641              	.LBE16:
 354:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t active_channel_nb = 0;
 1642              		.loc 1 354 1 is_stmt 0 view .LVU495
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 41


 1643 0000 0023     		movs	r3, #0
 1644 0002 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 1645              		.cfi_def_cfa_offset 32
 1646              		.cfi_offset 0, -32
 1647              		.cfi_offset 1, -28
 1648              		.cfi_offset 2, -24
 1649              		.cfi_offset 4, -20
 1650              		.cfi_offset 5, -16
 1651              		.cfi_offset 6, -12
 1652              		.cfi_offset 7, -8
 1653              		.cfi_offset 14, -4
 355:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t active_channel_index[NUMBER_OF_CHANNEL_WW2G4];
 1654              		.loc 1 355 13 view .LVU496
 1655 0004 1C00     		movs	r4, r3
 354:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t active_channel_nb = 0;
 1656              		.loc 1 354 1 view .LVU497
 1657 0006 0500     		movs	r5, r0
 1658              	.LBB17:
 358:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 359:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( channel_index_enabled[i] == CHANNEL_ENABLED ) && ( min_dr_channel[i] <= lr1_mac->tx_d
 360:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( max_dr_channel[i] >= lr1_mac->tx_data_rate_adr ) )
 1659              		.loc 1 360 29 view .LVU498
 1660 0008 214E     		ldr	r6, .L87
 359:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( max_dr_channel[i] >= lr1_mac->tx_data_rate_adr ) )
 1661              		.loc 1 359 80 view .LVU499
 1662 000a 2248     		ldr	r0, .L87+4
 1663              	.LVL132:
 1664              	.L81:
 359:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( max_dr_channel[i] >= lr1_mac->tx_data_rate_adr ) )
 1665              		.loc 1 359 11 view .LVU500
 1666 000c 224A     		ldr	r2, .L87+8
 1667 000e DFB2     		uxtb	r7, r3
 1668              	.LVL133:
 359:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( max_dr_channel[i] >= lr1_mac->tx_data_rate_adr ) )
 1669              		.loc 1 359 9 is_stmt 1 view .LVU501
 359:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( max_dr_channel[i] >= lr1_mac->tx_data_rate_adr ) )
 1670              		.loc 1 359 11 is_stmt 0 view .LVU502
 1671 0010 9A5C     		ldrb	r2, [r3, r2]
 1672 0012 012A     		cmp	r2, #1
 1673 0014 0AD1     		bne	.L80
 359:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( max_dr_channel[i] >= lr1_mac->tx_data_rate_adr ) )
 1674              		.loc 1 359 94 discriminator 1 view .LVU503
 1675 0016 EA79     		ldrb	r2, [r5, #7]
 359:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( max_dr_channel[i] >= lr1_mac->tx_data_rate_adr ) )
 1676              		.loc 1 359 61 discriminator 1 view .LVU504
 1677 0018 195C     		ldrb	r1, [r3, r0]
 1678 001a 9142     		cmp	r1, r2
 1679 001c 06D8     		bhi	.L80
 359:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( max_dr_channel[i] >= lr1_mac->tx_data_rate_adr ) )
 1680              		.loc 1 359 115 discriminator 2 view .LVU505
 1681 001e 995D     		ldrb	r1, [r3, r6]
 1682 0020 9142     		cmp	r1, r2
 1683 0022 03D3     		bcc	.L80
 361:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 362:lr1mac/src/smtc_real/src/region_ww2g4.c ****             active_channel_index[active_channel_nb] = i;
 1684              		.loc 1 362 13 is_stmt 1 view .LVU506
 1685              		.loc 1 362 53 is_stmt 0 view .LVU507
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 42


 1686 0024 6A46     		mov	r2, sp
 1687 0026 1755     		strb	r7, [r2, r4]
 363:lr1mac/src/smtc_real/src/region_ww2g4.c ****             active_channel_nb++;
 1688              		.loc 1 363 13 is_stmt 1 view .LVU508
 1689              		.loc 1 363 30 is_stmt 0 view .LVU509
 1690 0028 0134     		adds	r4, r4, #1
 1691              	.LVL134:
 1692              		.loc 1 363 30 view .LVU510
 1693 002a E4B2     		uxtb	r4, r4
 1694              	.LVL135:
 1695              	.L80:
 357:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 1696              		.loc 1 357 54 is_stmt 1 discriminator 2 view .LVU511
 357:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 1697              		.loc 1 357 25 discriminator 2 view .LVU512
 1698 002c 0133     		adds	r3, r3, #1
 1699              	.LVL136:
 357:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 1700              		.loc 1 357 5 is_stmt 0 discriminator 2 view .LVU513
 1701 002e 082B     		cmp	r3, #8
 1702 0030 ECD1     		bne	.L81
 357:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 1703              		.loc 1 357 5 discriminator 2 view .LVU514
 1704              	.LBE17:
 364:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 365:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 366:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( active_channel_nb == 0 )
 1705              		.loc 1 366 5 is_stmt 1 view .LVU515
 1706              		.loc 1 366 7 is_stmt 0 view .LVU516
 1707 0032 002C     		cmp	r4, #0
 1708 0034 0ED1     		bne	.L82
 1709              	.LBB18:
 1710              	.LBI18:
 353:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 1711              		.loc 1 353 18 is_stmt 1 view .LVU517
 1712              	.LVL137:
 1713              	.LBB19:
 367:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 368:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "NO CHANNELS AVAILABLE \n" );
 1714              		.loc 1 368 9 view .LVU518
 1715              		.loc 1 368 9 view .LVU519
 1716 0036 1948     		ldr	r0, .L87+12
 1717 0038 FFF7FEFF 		bl	bsp_trace_print
 1718              	.LVL138:
 1719              		.loc 1 368 9 view .LVU520
 1720 003c 1848     		ldr	r0, .L87+16
 1721 003e FFF7FEFF 		bl	bsp_trace_print
 1722              	.LVL139:
 1723              		.loc 1 368 9 view .LVU521
 1724 0042 1848     		ldr	r0, .L87+20
 1725 0044 FFF7FEFF 		bl	bsp_trace_print
 1726              	.LVL140:
 1727              		.loc 1 368 9 view .LVU522
 1728 0048 1748     		ldr	r0, .L87+24
 1729 004a FFF7FEFF 		bl	bsp_trace_print
 1730              	.LVL141:
 1731              		.loc 1 368 9 view .LVU523
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 43


 1732              		.loc 1 368 60 view .LVU524
 369:lr1mac/src/smtc_real/src/region_ww2g4.c ****         return ERRORLORAWAN;
 1733              		.loc 1 369 9 view .LVU525
 1734              	.L86:
 1735              		.loc 1 369 9 is_stmt 0 view .LVU526
 1736              	.LBE19:
 1737              	.LBE18:
 370:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 371:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t temp        = ( bsp_rng_get_random_in_range( 0, ( active_channel_nb - 1 ) ) ) % active_
 372:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t channel_idx = 0;
 373:lr1mac/src/smtc_real/src/region_ww2g4.c ****     channel_idx         = active_channel_index[temp];
 374:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( channel_idx >= NUMBER_OF_CHANNEL_WW2G4 )
 375:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 376:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( "INVALID CHANNEL  active channel = %d and random channel = %d \n", ac
 377:lr1mac/src/smtc_real/src/region_ww2g4.c ****                               temp );
 378:lr1mac/src/smtc_real/src/region_ww2g4.c ****         return ERRORLORAWAN;
 1738              		.loc 1 378 9 is_stmt 1 view .LVU527
 1739              		.loc 1 378 16 is_stmt 0 view .LVU528
 1740 004e 0120     		movs	r0, #1
 1741 0050 4042     		rsbs	r0, r0, #0
 1742              	.L83:
 379:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 380:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 381:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 382:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_frequency  = tx_frequency_channel[channel_idx];
 383:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_frequency = rx1_frequency_channel[channel_idx];
 384:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 385:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return OKLORAWAN;
 386:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1743              		.loc 1 386 1 view .LVU529
 1744              		@ sp needed
 1745              	.LVL142:
 1746              	.LVL143:
 1747              	.LVL144:
 1748              		.loc 1 386 1 view .LVU530
 1749 0052 FEBD     		pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 1750              	.LVL145:
 1751              	.L82:
 371:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t channel_idx = 0;
 1752              		.loc 1 371 5 is_stmt 1 view .LVU531
 371:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t channel_idx = 0;
 1753              		.loc 1 371 81 is_stmt 0 view .LVU532
 1754 0054 611E     		subs	r1, r4, #1
 371:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t channel_idx = 0;
 1755              		.loc 1 371 29 view .LVU533
 1756 0056 0020     		movs	r0, #0
 1757 0058 FFF7FEFF 		bl	bsp_rng_get_random_in_range
 1758              	.LVL146:
 372:lr1mac/src/smtc_real/src/region_ww2g4.c ****     channel_idx         = active_channel_index[temp];
 1759              		.loc 1 372 5 is_stmt 1 view .LVU534
 373:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( channel_idx >= NUMBER_OF_CHANNEL_WW2G4 )
 1760              		.loc 1 373 5 view .LVU535
 371:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t channel_idx = 0;
 1761              		.loc 1 371 91 is_stmt 0 view .LVU536
 1762 005c 2100     		movs	r1, r4
 1763 005e FFF7FEFF 		bl	__aeabi_uidivmod
 1764              	.LVL147:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 44


 373:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( channel_idx >= NUMBER_OF_CHANNEL_WW2G4 )
 1765              		.loc 1 373 25 view .LVU537
 1766 0062 6B46     		mov	r3, sp
 1767 0064 5B5C     		ldrb	r3, [r3, r1]
 1768              	.LVL148:
 374:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 1769              		.loc 1 374 5 is_stmt 1 view .LVU538
 371:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t channel_idx = 0;
 1770              		.loc 1 371 91 is_stmt 0 view .LVU539
 1771 0066 0A00     		movs	r2, r1
 374:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 1772              		.loc 1 374 7 view .LVU540
 1773 0068 072B     		cmp	r3, #7
 1774 006a 04D9     		bls	.L84
 376:lr1mac/src/smtc_real/src/region_ww2g4.c ****                               temp );
 1775              		.loc 1 376 9 is_stmt 1 view .LVU541
 1776 006c 2100     		movs	r1, r4
 1777 006e 0F48     		ldr	r0, .L87+28
 1778 0070 FFF7FEFF 		bl	bsp_trace_print
 1779              	.LVL149:
 376:lr1mac/src/smtc_real/src/region_ww2g4.c ****                               temp );
 1780              		.loc 1 376 9 is_stmt 0 view .LVU542
 1781 0074 EBE7     		b	.L86
 1782              	.LVL150:
 1783              	.L84:
 382:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_frequency = rx1_frequency_channel[channel_idx];
 1784              		.loc 1 382 9 is_stmt 1 view .LVU543
 382:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_frequency = rx1_frequency_channel[channel_idx];
 1785              		.loc 1 382 32 is_stmt 0 view .LVU544
 1786 0076 0E4A     		ldr	r2, .L87+32
 382:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_frequency = rx1_frequency_channel[channel_idx];
 1787              		.loc 1 382 54 view .LVU545
 1788 0078 9B00     		lsls	r3, r3, #2
 1789              	.LVL151:
 382:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_frequency = rx1_frequency_channel[channel_idx];
 1790              		.loc 1 382 32 view .LVU546
 1791 007a 9958     		ldr	r1, [r3, r2]
 1792              	.LVL152:
 382:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_frequency = rx1_frequency_channel[channel_idx];
 1793              		.loc 1 382 32 view .LVU547
 1794 007c 0D4A     		ldr	r2, .L87+36
 385:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1795              		.loc 1 385 12 view .LVU548
 1796 007e 0020     		movs	r0, #0
 382:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_frequency = rx1_frequency_channel[channel_idx];
 1797              		.loc 1 382 32 view .LVU549
 1798 0080 A950     		str	r1, [r5, r2]
 383:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 1799              		.loc 1 383 9 is_stmt 1 view .LVU550
 383:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 1800              		.loc 1 383 55 is_stmt 0 view .LVU551
 1801 0082 0D4A     		ldr	r2, .L87+40
 383:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 1802              		.loc 1 383 32 view .LVU552
 1803 0084 9A58     		ldr	r2, [r3, r2]
 1804 0086 BD23     		movs	r3, #189
 1805 0088 DB00     		lsls	r3, r3, #3
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 45


 1806 008a EA50     		str	r2, [r5, r3]
 385:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1807              		.loc 1 385 5 is_stmt 1 view .LVU553
 385:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1808              		.loc 1 385 12 is_stmt 0 view .LVU554
 1809 008c E1E7     		b	.L83
 1810              	.L88:
 1811 008e C046     		.align	2
 1812              	.L87:
 1813 0090 00000000 		.word	.LANCHOR4
 1814 0094 00000000 		.word	.LANCHOR3
 1815 0098 00000000 		.word	.LANCHOR2
 1816 009c 00000000 		.word	.LC10
 1817 00a0 08000000 		.word	.LC12
 1818 00a4 00000000 		.word	.LC83
 1819 00a8 00000000 		.word	.LC6
 1820 00ac 18000000 		.word	.LC86
 1821 00b0 00000000 		.word	.LANCHOR0
 1822 00b4 E4050000 		.word	1508
 1823 00b8 00000000 		.word	.LANCHOR1
 1824              		.cfi_endproc
 1825              	.LFE23:
 1827              		.section	.text.region_ww2g4_join_next_channel_get,"ax",%progbits
 1828              		.align	1
 1829              		.global	region_ww2g4_join_next_channel_get
 1830              		.syntax unified
 1831              		.code	16
 1832              		.thumb_func
 1833              		.fpu softvfp
 1835              	region_ww2g4_join_next_channel_get:
 1836              	.LVL153:
 1837              	.LFB22:
 349:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return region_ww2g4_next_channel_get( lr1_mac );
 1838              		.loc 1 349 1 is_stmt 1 view -0
 1839              		.cfi_startproc
 1840              		@ args = 0, pretend = 0, frame = 0
 1841              		@ frame_needed = 0, uses_anonymous_args = 0
 350:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1842              		.loc 1 350 5 view .LVU556
 349:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return region_ww2g4_next_channel_get( lr1_mac );
 1843              		.loc 1 349 1 is_stmt 0 view .LVU557
 1844 0000 10B5     		push	{r4, lr}
 1845              		.cfi_def_cfa_offset 8
 1846              		.cfi_offset 4, -8
 1847              		.cfi_offset 14, -4
 350:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 1848              		.loc 1 350 12 view .LVU558
 1849 0002 FFF7FEFF 		bl	region_ww2g4_next_channel_get
 1850              	.LVL154:
 351:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 1851              		.loc 1 351 1 view .LVU559
 1852              		@ sp needed
 1853 0006 10BD     		pop	{r4, pc}
 1854              		.cfi_endproc
 1855              	.LFE22:
 1857              		.section	.text.region_ww2g4_next_dr_get,"ax",%progbits
 1858              		.align	1
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 46


 1859              		.global	region_ww2g4_next_dr_get
 1860              		.syntax unified
 1861              		.code	16
 1862              		.thumb_func
 1863              		.fpu softvfp
 1865              	region_ww2g4_next_dr_get:
 1866              	.LVL155:
 1867              	.LFB24:
 387:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 388:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_next_dr_get( lr1_stack_mac_t* lr1_mac )
 389:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 1868              		.loc 1 389 1 is_stmt 1 view -0
 1869              		.cfi_startproc
 1870              		@ args = 0, pretend = 0, frame = 0
 1871              		@ frame_needed = 0, uses_anonymous_args = 0
 390:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->adr_mode_select == STATIC_ADR_MODE )
 1872              		.loc 1 390 5 view .LVU561
 389:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->adr_mode_select == STATIC_ADR_MODE )
 1873              		.loc 1 389 1 is_stmt 0 view .LVU562
 1874 0000 70B5     		push	{r4, r5, r6, lr}
 1875              		.cfi_def_cfa_offset 16
 1876              		.cfi_offset 4, -16
 1877              		.cfi_offset 5, -12
 1878              		.cfi_offset 6, -8
 1879              		.cfi_offset 14, -4
 1880              		.loc 1 390 16 view .LVU563
 1881 0002 1C4B     		ldr	r3, .L101
 389:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->adr_mode_select == STATIC_ADR_MODE )
 1882              		.loc 1 389 1 view .LVU564
 1883 0004 0400     		movs	r4, r0
 1884              		.loc 1 390 7 view .LVU565
 1885 0006 C35C     		ldrb	r3, [r0, r3]
 1886 0008 002B     		cmp	r3, #0
 1887 000a 15D1     		bne	.L96
 391:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 392:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_data_rate = lr1_mac->tx_data_rate_adr;
 1888              		.loc 1 392 9 is_stmt 1 view .LVU566
 393:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_enable   = 1;
 1889              		.loc 1 393 31 is_stmt 0 view .LVU567
 1890 000c 0122     		movs	r2, #1
 392:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_enable   = 1;
 1891              		.loc 1 392 31 view .LVU568
 1892 000e C379     		ldrb	r3, [r0, #7]
 1893 0010 8371     		strb	r3, [r0, #6]
 1894              		.loc 1 393 9 is_stmt 1 view .LVU569
 1895              		.loc 1 393 31 is_stmt 0 view .LVU570
 1896 0012 194B     		ldr	r3, .L101+4
 1897              	.LVL156:
 1898              	.L100:
 1899              	.LBB24:
 394:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 395:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 396:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 397:lr1mac/src/smtc_real/src/region_ww2g4.c ****         uint8_t distri_sum = 0;
 398:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < 8; i++ )
 399:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 400:lr1mac/src/smtc_real/src/region_ww2g4.c ****             distri_sum += dr_distribution[i];
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 47


 401:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 402:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( distri_sum == 0 )
 403:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 404:lr1mac/src/smtc_real/src/region_ww2g4.c ****             memcpy( dr_distribution, dr_distribution_init, 8 );
 405:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 406:lr1mac/src/smtc_real/src/region_ww2g4.c ****         uint8_t new_dr;
 407:lr1mac/src/smtc_real/src/region_ww2g4.c ****         do
 408:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 409:lr1mac/src/smtc_real/src/region_ww2g4.c ****             new_dr = ( bsp_rng_get_random_in_range( MIN_DR_WW2G4, MAX_DR_WW2G4 ) % ( MAX_DR_WW2G4 +
 410:lr1mac/src/smtc_real/src/region_ww2g4.c ****         } while( dr_distribution[new_dr] == 0 );
 411:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 412:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_data_rate = new_dr;
 413:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution[new_dr]--;
 414:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_enable = 0;
 1900              		.loc 1 414 29 view .LVU571
 1901 0014 E254     		strb	r2, [r4, r3]
 1902              	.LBE24:
 415:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 416:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->tx_data_rate = ( lr1_mac->tx_data_rate > MAX_DR_WW2G4 ) ? MAX_DR_WW2G4 : lr1_mac->tx_d
 1903              		.loc 1 416 5 is_stmt 1 view .LVU572
 1904              		.loc 1 416 85 is_stmt 0 view .LVU573
 1905 0016 A279     		ldrb	r2, [r4, #6]
 1906 0018 131C     		adds	r3, r2, #0
 1907 001a 072A     		cmp	r2, #7
 1908 001c 00D9     		bls	.L95
 1909 001e 0723     		movs	r3, #7
 1910              	.L95:
 1911              	.LBB26:
 1912              	.LBB27:
 417:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_dr_to_sf_bw( lr1_mac, lr1_mac->tx_data_rate );
 418:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 419:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 420:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_max_payload_size_get( uint8_t dr )
 421:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 422:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t M[8] = { 59, 123, 228, 228, 228, 228, 228, 228 };
 423:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( M[dr] );
 424:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 425:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 426:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint32_t region_ww2g4_decode_freq_from_buf( uint8_t freq_buf[3] )
 427:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint32_t freq = ( freq_buf[0] ) + ( freq_buf[1] << 8 ) + ( freq_buf[2] << 16 );
 429:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 430:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return freq;
 431:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 432:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 433:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_cflist_get( lr1_stack_mac_t* lr1_mac )
 434:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 435:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->cf_list[15] == CF_LIST_FREQ )
 436:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 437:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < 5; i++ )
 438:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 439:lr1mac/src/smtc_real/src/region_ww2g4.c ****             tx_frequency_channel[3 + i]  = region_ww2g4_decode_freq_from_buf( &lr1_mac->cf_list[0 +
 440:lr1mac/src/smtc_real/src/region_ww2g4.c ****             rx1_frequency_channel[3 + i] = tx_frequency_channel[3 + i];
 441:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 442:lr1mac/src/smtc_real/src/region_ww2g4.c ****             if( region_ww2g4_is_valid_tx_frequency( tx_frequency_channel[3 + i] ) == OKLORAWAN &&
 443:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 tx_frequency_channel[3 + i] != 0 )
 444:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 48


 445:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 min_dr_channel[3 + i]        = 0;
 446:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 max_dr_channel[3 + i]        = 5;
 447:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 channel_index_enabled[3 + i] = CHANNEL_ENABLED;
 448:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacTxFrequency [%d] = %lu \n", i, tx_frequency_channel[3 + 
 449:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacMinDataRateChannel [%d] = %u \n", i, min_dr_channel[3 + 
 450:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacMaxDataRateChannel [%d] = %u \n", i, max_dr_channel[3 + 
 451:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacChannelIndexEnabled [%d] = %u \n", i, channel_index_enab
 452:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 453:lr1mac/src/smtc_real/src/region_ww2g4.c ****             else
 454:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 455:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 tx_frequency_channel[3 + i]  = 0;
 456:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 rx1_frequency_channel[3 + i] = 0;
 457:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 channel_index_enabled[3 + i] = CHANNEL_DISABLED;
 458:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_WARNING( "INVALID TX FREQUENCY IN CFLIST OR CFLIST EMPTY \n" );
 460:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 461:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 462:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 463:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 464:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "INVALID CFLIST, MUST CONTAINS FREQ \n" );
 466:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 467:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 468:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 469:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_rx_config_set( lr1_stack_mac_t* lr1_mac, rx_win_type_t type )
 470:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 471:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( type == RX1 )
 472:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 473:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_sf =
 474:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( lr1_mac->tx_sf < 12 - lr1_mac->rx1_dr_offset ) ? lr1_mac->tx_sf + lr1_mac->rx1_dr_off
 475:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_bw = lr1_mac->tx_bw;
 476:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 477:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else if( type == RX2 )
 478:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 479:lr1mac/src/smtc_real/src/region_ww2g4.c ****         rx2_dr_to_sf_bw( lr1_mac, lr1_mac->rx2_data_rate );
 480:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 481:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 482:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "INVALID RX TYPE \n" );
 484:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 485:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 486:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_power_set( lr1_stack_mac_t* lr1_mac, uint8_t power_cmd )
 487:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 488:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( power_cmd > 7 )
 489:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 490:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_power = lr1_mac->max_eirp_dbm;  // Set by TxParamSetupReq
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "INVALID TX_POWER_WW2G4 \n" );
 492:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 493:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 494:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 495:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_power = lr1_mac->max_eirp_dbm - ( 2 * power_cmd );
 496:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 497:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 498:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_channel_mask_set( lr1_stack_mac_t* lr1_mac )
 499:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 500:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 501:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 49


 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         channel_index_enabled[i] = ( unwrapped_channel_mask >> i ) & 0x1;
 503:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 504:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 505:lr1mac/src/smtc_real/src/region_ww2g4.c ****     BSP_DBG_TRACE_MSG( " \n" );
 506:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 507:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_channel_mask_init( void )
 508:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 509:lr1mac/src/smtc_real/src/region_ww2g4.c ****     unwrapped_channel_mask = 0xFFFF;
 510:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 511:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 512:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_join_snapshot_channel_mask_init( void )
 513:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 514:lr1mac/src/smtc_real/src/region_ww2g4.c ****     // Not useful for WWG4
 515:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return;
 516:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 517:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 518:lr1mac/src/smtc_real/src/region_ww2g4.c **** status_channel_t region_ww2g4_channel_mask_build( uint8_t channel_mask_cntl, uint16_t channel_mask 
 519:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 520:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_channel_t status = OKCHANNEL;
 521:lr1mac/src/smtc_real/src/region_ww2g4.c ****     switch( channel_mask_cntl )
 522:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 523:lr1mac/src/smtc_real/src/region_ww2g4.c ****     case 0:
 524:lr1mac/src/smtc_real/src/region_ww2g4.c ****         unwrapped_channel_mask = 0xFFFF;
 525:lr1mac/src/smtc_real/src/region_ww2g4.c ****         unwrapped_channel_mask = unwrapped_channel_mask & channel_mask;
 526:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( "UnwrappedChannelMask = 0x%lx, ChMask = 0x%x\n", unwrapped_channel_ma
 527:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 528:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             if( ( ( ( unwrapped_channel_mask >> i ) & 0x1 ) == 1 ) && ( tx_frequency_channel[i] == 
 530:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 531:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 status = ERROR_CHANNEL_MASK;  // this status is used only for the last multiple lin
 532:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 533:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 534:lr1mac/src/smtc_real/src/region_ww2g4.c ****         break;
 535:lr1mac/src/smtc_real/src/region_ww2g4.c ****     case 6:
 536:lr1mac/src/smtc_real/src/region_ww2g4.c ****         unwrapped_channel_mask = 0;
 537:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 538:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 539:lr1mac/src/smtc_real/src/region_ww2g4.c ****             if( tx_frequency_channel[i] > 0 )
 540:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 541:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 unwrapped_channel_mask = unwrapped_channel_mask ^ ( 1 << i );
 542:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 543:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 544:lr1mac/src/smtc_real/src/region_ww2g4.c ****         break;
 545:lr1mac/src/smtc_real/src/region_ww2g4.c ****     default:
 546:lr1mac/src/smtc_real/src/region_ww2g4.c ****         status = ERROR_CHANNEL_CNTL;
 547:lr1mac/src/smtc_real/src/region_ww2g4.c ****         break;
 548:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 549:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( unwrapped_channel_mask == 0 )
 550:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 551:lr1mac/src/smtc_real/src/region_ww2g4.c ****         status = ERROR_CHANNEL_MASK;
 552:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 553:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( status );
 554:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 555:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 556:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_dr_decrement( lr1_stack_mac_t* lr1_mac )
 557:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 558:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t valid_temp = 0;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 50


 559:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->tx_power < TX_POWER_WW2G4 )
 560:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 561:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_power = TX_POWER_WW2G4;
 562:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 563:lr1mac/src/smtc_real/src/region_ww2g4.c ****     while( ( lr1_mac->tx_data_rate_adr > 0 ) && ( valid_temp == 0 ) )
 564:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 565:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_data_rate_adr--;
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 567:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 568:lr1mac/src/smtc_real/src/region_ww2g4.c ****             if( channel_index_enabled[i] == CHANNEL_ENABLED )
 569:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 570:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 if( ( lr1_mac->tx_data_rate_adr <= max_dr_channel[i] ) &&
 571:lr1mac/src/smtc_real/src/region_ww2g4.c ****                     ( lr1_mac->tx_data_rate_adr >= min_dr_channel[i] ) )
 572:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 {
 573:lr1mac/src/smtc_real/src/region_ww2g4.c ****                     valid_temp++;
 574:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 }
 575:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 576:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 577:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 578:lr1mac/src/smtc_real/src/region_ww2g4.c ****     // if adr DR = 0 enable the default channel
 579:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( valid_temp > 0 )
 580:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 581:lr1mac/src/smtc_real/src/region_ww2g4.c ****         return;  // decrement at least one channel
 582:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 583:lr1mac/src/smtc_real/src/region_ww2g4.c ****     // reach this step only if tx_dr = 0 and valid temp = 0 => enable default channel
 584:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 585:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 586:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( tx_frequency_channel[i] != 0 && channel_index_enabled[i] == CHANNEL_DISABLED )
 587:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 588:lr1mac/src/smtc_real/src/region_ww2g4.c ****             channel_index_enabled[i] = CHANNEL_ENABLED;
 589:lr1mac/src/smtc_real/src/region_ww2g4.c ****             min_dr_channel[i]        = 0;
 590:lr1mac/src/smtc_real/src/region_ww2g4.c ****             max_dr_channel[i]        = 5;
 591:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 592:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 593:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 594:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_adr_ack_delay_get( void )
 595:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 596:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( ADR_ACK_DELAY_WW2G4 );
 597:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 598:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_adr_ack_limit_get( void )
 599:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 600:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( ADR_ACK_LIMIT_WW2G4 );
 601:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 602:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_sync_word_get( void )
 603:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 604:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( SYNC_WORD_WW2G4 );
 605:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 606:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 607:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_tx_frequency_channel_set( uint32_t tx_freq, uint8_t index )
 608:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 609:lr1mac/src/smtc_real/src/region_ww2g4.c ****     // the freq is multiply by 2 because the region 2.4 given freqency coded over 24 bits and divid
 610:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 611:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_ERROR( " exceed Channel number available : overflow" );
 613:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 614:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 615:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 51


 616:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 617:lr1mac/src/smtc_real/src/region_ww2g4.c ****         tx_frequency_channel[index] = tx_freq;
 618:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 619:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 620:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 621:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_rx1_frequency_channel_set( uint32_t rx_freq, uint8_t index )
 622:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 623:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 624:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_ERROR( " exceed Channel number available : overflow" );
 626:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 627:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 628:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 629:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 630:lr1mac/src/smtc_real/src/region_ww2g4.c ****         rx1_frequency_channel[index] = rx_freq;
 631:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 632:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 633:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_min_dr_channel_set( uint8_t dr, uint8_t index )
 634:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 635:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 636:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_ERROR( " exceed Channel number available : overflow" );
 638:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 639:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 640:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 641:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 642:lr1mac/src/smtc_real/src/region_ww2g4.c ****         min_dr_channel[index] = dr;
 643:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 644:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 645:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_max_dr_channel_set( uint8_t dr, uint8_t index )
 646:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 647:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 648:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_ERROR( " exceed Channel number available : overflow" );
 650:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 651:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 652:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 653:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 654:lr1mac/src/smtc_real/src/region_ww2g4.c ****         max_dr_channel[index] = dr;
 655:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 656:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 657:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_channel_enabled_set( uint8_t enable, uint8_t index )
 658:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 659:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 660:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_ERROR( " exceed Channel number available : overflow" );
 662:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 663:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 664:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 665:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 666:lr1mac/src/smtc_real/src/region_ww2g4.c ****         channel_index_enabled[index] = enable;
 667:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 668:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 669:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 670:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint32_t region_ww2g4_tx_frequency_channel_get( uint8_t index )
 671:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 672:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 52


 673:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_ERROR( " exceed Channel number available : overflow" );
 675:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 676:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 677:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( tx_frequency_channel[index] );
 678:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 679:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint32_t region_ww2g4_rx1_frequency_channel_get( uint8_t index )
 680:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 681:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 682:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_ERROR( " exceed Channel number available : overflow" );
 684:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 685:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 686:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( rx1_frequency_channel[index] );
 687:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 688:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_min_dr_channel_get( void )
 689:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 690:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t min = MAX_DR_WW2G4;  // start with the max dr and search a dr inferior
 691:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 692:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 693:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( min_dr_channel[i] < min ) && ( channel_index_enabled[i] == CHANNEL_ENABLED ) )
 694:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 695:lr1mac/src/smtc_real/src/region_ww2g4.c ****             min = min_dr_channel[i];
 696:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 697:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 698:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( min );
 699:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 700:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_max_dr_channel_get( void )
 701:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 702:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t max = MIN_DR_WW2G4;  // start with the min dr and search a dr superior
 703:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 704:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( max_dr_channel[i] > max ) && ( channel_index_enabled[i] == CHANNEL_ENABLED ) )
 705:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 706:lr1mac/src/smtc_real/src/region_ww2g4.c ****             max = max_dr_channel[i];
 707:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 708:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( max );
 709:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 710:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_channel_enabled_get( uint8_t index )
 711:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 712:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 713:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_ERROR( " exceed Channel number available : overflow" );
 715:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 716:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 717:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( channel_index_enabled[index] );
 718:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 719:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 720:lr1mac/src/smtc_real/src/region_ww2g4.c **** /*************************************************************************/
 721:lr1mac/src/smtc_real/src/region_ww2g4.c **** /*                      Private region utilities implementation          */
 722:lr1mac/src/smtc_real/src/region_ww2g4.c **** /*************************************************************************/
 723:lr1mac/src/smtc_real/src/region_ww2g4.c **** void tx_dr_to_sf_bw( lr1_stack_mac_t* lr1_mac, uint8_t dr )
 724:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 725:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->tx_modulation_type = LORA;
 1913              		.loc 1 725 33 view .LVU574
 1914 0020 0021     		movs	r1, #0
 1915 0022 164A     		ldr	r2, .L101+8
 1916              	.LBE27:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 53


 1917              	.LBE26:
 416:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_dr_to_sf_bw( lr1_mac, lr1_mac->tx_data_rate );
 1918              		.loc 1 416 27 view .LVU575
 1919 0024 A371     		strb	r3, [r4, #6]
 417:lr1mac/src/smtc_real/src/region_ww2g4.c ****     tx_dr_to_sf_bw( lr1_mac, lr1_mac->tx_data_rate );
 1920              		.loc 1 417 5 is_stmt 1 view .LVU576
 1921              	.LVL157:
 1922              	.LBB30:
 1923              	.LBI26:
 723:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 1924              		.loc 1 723 6 view .LVU577
 1925              	.LBB28:
 1926              		.loc 1 725 5 view .LVU578
 1927              		.loc 1 725 33 is_stmt 0 view .LVU579
 1928 0026 A154     		strb	r1, [r4, r2]
 726:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( dr < 8 )
 1929              		.loc 1 726 5 is_stmt 1 view .LVU580
 727:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 728:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_sf = 12 - dr;
 1930              		.loc 1 728 9 view .LVU581
 1931              		.loc 1 728 29 is_stmt 0 view .LVU582
 1932 0028 0C22     		movs	r2, #12
 1933              		.loc 1 728 24 view .LVU583
 1934 002a BC21     		movs	r1, #188
 1935              		.loc 1 728 29 view .LVU584
 1936 002c D31A     		subs	r3, r2, r3
 1937              		.loc 1 728 24 view .LVU585
 1938 002e C900     		lsls	r1, r1, #3
 1939 0030 6354     		strb	r3, [r4, r1]
 729:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_bw = BW800;
 1940              		.loc 1 729 9 is_stmt 1 view .LVU586
 1941              		.loc 1 729 24 is_stmt 0 view .LVU587
 1942 0032 134B     		ldr	r3, .L101+12
 1943              	.LBE28:
 1944              	.LBE30:
 418:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 1945              		.loc 1 418 1 view .LVU588
 1946              		@ sp needed
 1947              	.LBB31:
 1948              	.LBB29:
 1949              		.loc 1 729 24 view .LVU589
 1950 0034 E254     		strb	r2, [r4, r3]
 730:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 731:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 732:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 733:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_sf = 12;
 734:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->tx_bw = BW800;
 735:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( " Invalid Datarate \n" );
 1951              		.loc 1 735 9 is_stmt 1 view .LVU590
 1952              		.loc 1 735 56 view .LVU591
 1953              	.LVL158:
 1954              	.LVL159:
 1955              		.loc 1 735 56 is_stmt 0 view .LVU592
 1956              	.LBE29:
 1957              	.LBE31:
 418:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 1958              		.loc 1 418 1 view .LVU593
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 54


 1959 0036 70BD     		pop	{r4, r5, r6, pc}
 1960              	.LVL160:
 1961              	.L96:
 418:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 1962              		.loc 1 418 1 view .LVU594
 1963 0038 0022     		movs	r2, #0
 1964              	.LBB32:
 397:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < 8; i++ )
 1965              		.loc 1 397 17 view .LVU595
 1966 003a 1300     		movs	r3, r2
 1967              	.LBB25:
 400:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1968              		.loc 1 400 42 view .LVU596
 1969 003c 114D     		ldr	r5, .L101+16
 1970              	.L91:
 1971              	.LVL161:
 400:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1972              		.loc 1 400 13 is_stmt 1 discriminator 3 view .LVU597
 400:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1973              		.loc 1 400 24 is_stmt 0 discriminator 3 view .LVU598
 1974 003e 515D     		ldrb	r1, [r2, r5]
 1975 0040 0132     		adds	r2, r2, #1
 1976              	.LVL162:
 400:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1977              		.loc 1 400 24 discriminator 3 view .LVU599
 1978 0042 5B18     		adds	r3, r3, r1
 1979              	.LVL163:
 400:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1980              		.loc 1 400 24 discriminator 3 view .LVU600
 1981 0044 DBB2     		uxtb	r3, r3
 1982              	.LVL164:
 398:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 1983              		.loc 1 398 36 is_stmt 1 discriminator 3 view .LVU601
 398:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 1984              		.loc 1 398 29 discriminator 3 view .LVU602
 398:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 1985              		.loc 1 398 9 is_stmt 0 discriminator 3 view .LVU603
 1986 0046 082A     		cmp	r2, #8
 1987 0048 F9D1     		bne	.L91
 1988              	.LBE25:
 402:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 1989              		.loc 1 402 9 is_stmt 1 view .LVU604
 402:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 1990              		.loc 1 402 11 is_stmt 0 view .LVU605
 1991 004a 002B     		cmp	r3, #0
 1992 004c 03D1     		bne	.L93
 404:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1993              		.loc 1 404 13 is_stmt 1 view .LVU606
 1994 004e 2800     		movs	r0, r5
 1995              	.LVL165:
 404:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 1996              		.loc 1 404 13 is_stmt 0 view .LVU607
 1997 0050 0D49     		ldr	r1, .L101+20
 1998 0052 FFF7FEFF 		bl	memcpy
 1999              	.LVL166:
 2000              	.L93:
 409:lr1mac/src/smtc_real/src/region_ww2g4.c ****         } while( dr_distribution[new_dr] == 0 );
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 55


 2001              		.loc 1 409 24 discriminator 1 view .LVU608
 2002 0056 0726     		movs	r6, #7
 2003              	.L94:
 406:lr1mac/src/smtc_real/src/region_ww2g4.c ****         do
 2004              		.loc 1 406 9 is_stmt 1 discriminator 1 view .LVU609
 407:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2005              		.loc 1 407 9 discriminator 1 view .LVU610
 409:lr1mac/src/smtc_real/src/region_ww2g4.c ****         } while( dr_distribution[new_dr] == 0 );
 2006              		.loc 1 409 13 discriminator 1 view .LVU611
 409:lr1mac/src/smtc_real/src/region_ww2g4.c ****         } while( dr_distribution[new_dr] == 0 );
 2007              		.loc 1 409 24 is_stmt 0 discriminator 1 view .LVU612
 2008 0058 3100     		movs	r1, r6
 2009 005a 0020     		movs	r0, #0
 2010 005c FFF7FEFF 		bl	bsp_rng_get_random_in_range
 2011              	.LVL167:
 409:lr1mac/src/smtc_real/src/region_ww2g4.c ****         } while( dr_distribution[new_dr] == 0 );
 2012              		.loc 1 409 20 discriminator 1 view .LVU613
 2013 0060 3040     		ands	r0, r6
 2014              	.LVL168:
 410:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2015              		.loc 1 410 16 is_stmt 1 discriminator 1 view .LVU614
 410:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2016              		.loc 1 410 33 is_stmt 0 discriminator 1 view .LVU615
 2017 0062 2B5C     		ldrb	r3, [r5, r0]
 410:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2018              		.loc 1 410 9 discriminator 1 view .LVU616
 2019 0064 002B     		cmp	r3, #0
 2020 0066 F7D0     		beq	.L94
 412:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution[new_dr]--;
 2021              		.loc 1 412 9 is_stmt 1 view .LVU617
 413:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_enable = 0;
 2022              		.loc 1 413 32 is_stmt 0 view .LVU618
 2023 0068 013B     		subs	r3, r3, #1
 412:lr1mac/src/smtc_real/src/region_ww2g4.c ****         dr_distribution[new_dr]--;
 2024              		.loc 1 412 31 view .LVU619
 2025 006a A071     		strb	r0, [r4, #6]
 413:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_enable = 0;
 2026              		.loc 1 413 9 is_stmt 1 view .LVU620
 414:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2027              		.loc 1 414 29 is_stmt 0 view .LVU621
 2028 006c 0022     		movs	r2, #0
 413:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->adr_enable = 0;
 2029              		.loc 1 413 32 view .LVU622
 2030 006e 2B54     		strb	r3, [r5, r0]
 414:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2031              		.loc 1 414 9 is_stmt 1 view .LVU623
 414:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2032              		.loc 1 414 29 is_stmt 0 view .LVU624
 2033 0070 014B     		ldr	r3, .L101+4
 2034 0072 CFE7     		b	.L100
 2035              	.L102:
 2036              		.align	2
 2037              	.L101:
 2038 0074 CE050000 		.word	1486
 2039 0078 CD050000 		.word	1485
 2040 007c E1050000 		.word	1505
 2041 0080 E2050000 		.word	1506
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 56


 2042 0084 00000000 		.word	.LANCHOR8
 2043 0088 00000000 		.word	.LANCHOR5
 2044              	.LBE32:
 2045              		.cfi_endproc
 2046              	.LFE24:
 2048              		.section	.rodata.region_ww2g4_max_payload_size_get.str1.1,"aMS",%progbits,1
 2049              	.LC92:
 2050 0000 3B7BE4E4 		.ascii	";{\344\344\344\344\344\344\000"
 2050      E4E4E4E4 
 2050      00
 2051              		.section	.text.region_ww2g4_max_payload_size_get,"ax",%progbits
 2052              		.align	1
 2053              		.global	region_ww2g4_max_payload_size_get
 2054              		.syntax unified
 2055              		.code	16
 2056              		.thumb_func
 2057              		.fpu softvfp
 2059              	region_ww2g4_max_payload_size_get:
 2060              	.LVL169:
 2061              	.LFB25:
 421:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t M[8] = { 59, 123, 228, 228, 228, 228, 228, 228 };
 2062              		.loc 1 421 1 is_stmt 1 view -0
 2063              		.cfi_startproc
 2064              		@ args = 0, pretend = 0, frame = 8
 2065              		@ frame_needed = 0, uses_anonymous_args = 0
 422:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( M[dr] );
 2066              		.loc 1 422 5 view .LVU626
 421:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t M[8] = { 59, 123, 228, 228, 228, 228, 228, 228 };
 2067              		.loc 1 421 1 is_stmt 0 view .LVU627
 2068 0000 13B5     		push	{r0, r1, r4, lr}
 2069              		.cfi_def_cfa_offset 16
 2070              		.cfi_offset 0, -16
 2071              		.cfi_offset 1, -12
 2072              		.cfi_offset 4, -8
 2073              		.cfi_offset 14, -4
 422:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( M[dr] );
 2074              		.loc 1 422 13 view .LVU628
 2075 0002 0822     		movs	r2, #8
 421:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t M[8] = { 59, 123, 228, 228, 228, 228, 228, 228 };
 2076              		.loc 1 421 1 view .LVU629
 2077 0004 0400     		movs	r4, r0
 422:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( M[dr] );
 2078              		.loc 1 422 13 view .LVU630
 2079 0006 0349     		ldr	r1, .L104
 2080 0008 6846     		mov	r0, sp
 2081              	.LVL170:
 422:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( M[dr] );
 2082              		.loc 1 422 13 view .LVU631
 2083 000a FFF7FEFF 		bl	memcpy
 2084              	.LVL171:
 423:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2085              		.loc 1 423 5 is_stmt 1 view .LVU632
 423:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2086              		.loc 1 423 15 is_stmt 0 view .LVU633
 2087 000e 6B46     		mov	r3, sp
 424:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2088              		.loc 1 424 1 view .LVU634
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 57


 2089              		@ sp needed
 423:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2090              		.loc 1 423 15 view .LVU635
 2091 0010 185D     		ldrb	r0, [r3, r4]
 424:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2092              		.loc 1 424 1 view .LVU636
 2093 0012 16BD     		pop	{r1, r2, r4, pc}
 2094              	.L105:
 2095              		.align	2
 2096              	.L104:
 2097 0014 00000000 		.word	.LC92
 2098              		.cfi_endproc
 2099              	.LFE25:
 2101              		.section	.text.region_ww2g4_decode_freq_from_buf,"ax",%progbits
 2102              		.align	1
 2103              		.global	region_ww2g4_decode_freq_from_buf
 2104              		.syntax unified
 2105              		.code	16
 2106              		.thumb_func
 2107              		.fpu softvfp
 2109              	region_ww2g4_decode_freq_from_buf:
 2110              	.LVL172:
 2111              	.LFB26:
 427:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint32_t freq = ( freq_buf[0] ) + ( freq_buf[1] << 8 ) + ( freq_buf[2] << 16 );
 2112              		.loc 1 427 1 is_stmt 1 view -0
 2113              		.cfi_startproc
 2114              		@ args = 0, pretend = 0, frame = 0
 2115              		@ frame_needed = 0, uses_anonymous_args = 0
 2116              		@ link register save eliminated.
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 2117              		.loc 1 428 5 view .LVU638
 427:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint32_t freq = ( freq_buf[0] ) + ( freq_buf[1] << 8 ) + ( freq_buf[2] << 16 );
 2118              		.loc 1 427 1 is_stmt 0 view .LVU639
 2119 0000 0300     		movs	r3, r0
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 2120              		.loc 1 428 49 view .LVU640
 2121 0002 4078     		ldrb	r0, [r0, #1]
 2122              	.LVL173:
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 2123              		.loc 1 428 31 view .LVU641
 2124 0004 1A78     		ldrb	r2, [r3]
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 2125              		.loc 1 428 72 view .LVU642
 2126 0006 9B78     		ldrb	r3, [r3, #2]
 2127              	.LVL174:
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 2128              		.loc 1 428 53 view .LVU643
 2129 0008 0002     		lsls	r0, r0, #8
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 2130              		.loc 1 428 37 view .LVU644
 2131 000a 8018     		adds	r0, r0, r2
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 2132              		.loc 1 428 76 view .LVU645
 2133 000c 1B04     		lsls	r3, r3, #16
 428:lr1mac/src/smtc_real/src/region_ww2g4.c ****     freq *= FREQUENCY_FACTOR_WW2G4;
 2134              		.loc 1 428 60 view .LVU646
 2135 000e C018     		adds	r0, r0, r3
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 58


 2136              	.LVL175:
 429:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return freq;
 2137              		.loc 1 429 5 is_stmt 1 view .LVU647
 430:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2138              		.loc 1 430 5 view .LVU648
 429:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return freq;
 2139              		.loc 1 429 10 is_stmt 0 view .LVU649
 2140 0010 C823     		movs	r3, #200
 431:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2141              		.loc 1 431 1 view .LVU650
 2142              		@ sp needed
 429:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return freq;
 2143              		.loc 1 429 10 view .LVU651
 2144 0012 5843     		muls	r0, r3
 2145              	.LVL176:
 431:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2146              		.loc 1 431 1 view .LVU652
 2147 0014 7047     		bx	lr
 2148              		.cfi_endproc
 2149              	.LFE26:
 2151              		.section	.rodata.region_ww2g4_cflist_get.str1.1,"aMS",%progbits,1
 2152              	.LC99:
 2153 0000 204D6163 		.ascii	" MacTxFrequency [%d] = %lu \012\000"
 2153      54784672 
 2153      65717565 
 2153      6E637920 
 2153      5B25645D 
 2154              	.LC101:
 2155 001d 204D6163 		.ascii	" MacMinDataRateChannel [%d] = %u \012\000"
 2155      4D696E44 
 2155      61746152 
 2155      61746543 
 2155      68616E6E 
 2156              	.LC103:
 2157 0040 204D6163 		.ascii	" MacMaxDataRateChannel [%d] = %u \012\000"
 2157      4D617844 
 2157      61746152 
 2157      61746543 
 2157      68616E6E 
 2158              	.LC105:
 2159 0063 204D6163 		.ascii	" MacChannelIndexEnabled [%d] = %u \012\000"
 2159      4368616E 
 2159      6E656C49 
 2159      6E646578 
 2159      456E6162 
 2160              	.LC109:
 2161 0087 494E5641 		.ascii	"INVALID TX FREQUENCY IN CFLIST OR CFLIST EMPTY \012"
 2161      4C494420 
 2161      54582046 
 2161      52455155 
 2161      454E4359 
 2162 00b7 00       		.ascii	"\000"
 2163              	.LC112:
 2164 00b8 494E5641 		.ascii	"INVALID CFLIST, MUST CONTAINS FREQ \012\000"
 2164      4C494420 
 2164      43464C49 
 2164      53542C20 
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 59


 2164      4D555354 
 2165              		.section	.text.region_ww2g4_cflist_get,"ax",%progbits
 2166              		.align	1
 2167              		.global	region_ww2g4_cflist_get
 2168              		.syntax unified
 2169              		.code	16
 2170              		.thumb_func
 2171              		.fpu softvfp
 2173              	region_ww2g4_cflist_get:
 2174              	.LVL177:
 2175              	.LFB27:
 434:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->cf_list[15] == CF_LIST_FREQ )
 2176              		.loc 1 434 1 is_stmt 1 view -0
 2177              		.cfi_startproc
 2178              		@ args = 0, pretend = 0, frame = 8
 2179              		@ frame_needed = 0, uses_anonymous_args = 0
 435:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2180              		.loc 1 435 5 view .LVU654
 434:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->cf_list[15] == CF_LIST_FREQ )
 2181              		.loc 1 434 1 is_stmt 0 view .LVU655
 2182 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 2183              		.cfi_def_cfa_offset 32
 2184              		.cfi_offset 0, -32
 2185              		.cfi_offset 1, -28
 2186              		.cfi_offset 2, -24
 2187              		.cfi_offset 4, -20
 2188              		.cfi_offset 5, -16
 2189              		.cfi_offset 6, -12
 2190              		.cfi_offset 7, -8
 2191              		.cfi_offset 14, -4
 435:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2192              		.loc 1 435 25 view .LVU656
 2193 0002 314B     		ldr	r3, .L117
 434:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->cf_list[15] == CF_LIST_FREQ )
 2194              		.loc 1 434 1 view .LVU657
 2195 0004 0190     		str	r0, [sp, #4]
 435:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2196              		.loc 1 435 7 view .LVU658
 2197 0006 C35C     		ldrb	r3, [r0, r3]
 2198 0008 002B     		cmp	r3, #0
 2199 000a 4FD1     		bne	.L108
 2200 000c 0324     		movs	r4, #3
 2201 000e 2F4B     		ldr	r3, .L117+4
 2202 0010 2F4D     		ldr	r5, .L117+8
 2203 0012 304E     		ldr	r6, .L117+12
 2204 0014 0093     		str	r3, [sp]
 2205              	.LVL178:
 2206              	.L111:
 2207              	.LBB33:
 439:lr1mac/src/smtc_real/src/region_ww2g4.c ****             rx1_frequency_channel[3 + i] = tx_frequency_channel[3 + i];
 2208              		.loc 1 439 13 is_stmt 1 view .LVU659
 439:lr1mac/src/smtc_real/src/region_ww2g4.c ****             rx1_frequency_channel[3 + i] = tx_frequency_channel[3 + i];
 2209              		.loc 1 439 44 is_stmt 0 view .LVU660
 2210 0016 0323     		movs	r3, #3
 2211 0018 6343     		muls	r3, r4
 2212 001a 019A     		ldr	r2, [sp, #4]
 2213 001c 2E49     		ldr	r1, .L117+16
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 60


 2214 001e E71E     		subs	r7, r4, #3
 2215 0020 5018     		adds	r0, r2, r1
 2216 0022 C018     		adds	r0, r0, r3
 2217 0024 FFF7FEFF 		bl	region_ww2g4_decode_freq_from_buf
 2218              	.LVL179:
 439:lr1mac/src/smtc_real/src/region_ww2g4.c ****             rx1_frequency_channel[3 + i] = tx_frequency_channel[3 + i];
 2219              		.loc 1 439 42 view .LVU661
 2220 0028 E860     		str	r0, [r5, #12]
 440:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2221              		.loc 1 440 13 is_stmt 1 view .LVU662
 440:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2222              		.loc 1 440 42 is_stmt 0 view .LVU663
 2223 002a F060     		str	r0, [r6, #12]
 442:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 tx_frequency_channel[3 + i] != 0 )
 2224              		.loc 1 442 13 is_stmt 1 view .LVU664
 442:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 tx_frequency_channel[3 + i] != 0 )
 2225              		.loc 1 442 17 is_stmt 0 view .LVU665
 2226 002c FFF7FEFF 		bl	region_ww2g4_is_valid_tx_frequency
 2227              	.LVL180:
 442:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 tx_frequency_channel[3 + i] != 0 )
 2228              		.loc 1 442 15 view .LVU666
 2229 0030 0028     		cmp	r0, #0
 2230 0032 29D1     		bne	.L109
 443:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2231              		.loc 1 443 37 discriminator 1 view .LVU667
 2232 0034 EA68     		ldr	r2, [r5, #12]
 442:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 tx_frequency_channel[3 + i] != 0 )
 2233              		.loc 1 442 96 discriminator 1 view .LVU668
 2234 0036 002A     		cmp	r2, #0
 2235 0038 26D0     		beq	.L109
 445:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 max_dr_channel[3 + i]        = 5;
 2236              		.loc 1 445 17 is_stmt 1 view .LVU669
 446:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 channel_index_enabled[3 + i] = CHANNEL_ENABLED;
 2237              		.loc 1 446 46 is_stmt 0 view .LVU670
 2238 003a 0521     		movs	r1, #5
 445:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 max_dr_channel[3 + i]        = 5;
 2239              		.loc 1 445 46 view .LVU671
 2240 003c 274B     		ldr	r3, .L117+20
 2241 003e E054     		strb	r0, [r4, r3]
 446:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 channel_index_enabled[3 + i] = CHANNEL_ENABLED;
 2242              		.loc 1 446 17 is_stmt 1 view .LVU672
 446:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 channel_index_enabled[3 + i] = CHANNEL_ENABLED;
 2243              		.loc 1 446 46 is_stmt 0 view .LVU673
 2244 0040 274B     		ldr	r3, .L117+24
 448:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacMinDataRateChannel [%d] = %u \n", i, min_dr_channel[3 + 
 2245              		.loc 1 448 17 view .LVU674
 2246 0042 2848     		ldr	r0, .L117+28
 446:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 channel_index_enabled[3 + i] = CHANNEL_ENABLED;
 2247              		.loc 1 446 46 view .LVU675
 2248 0044 E154     		strb	r1, [r4, r3]
 447:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacTxFrequency [%d] = %lu \n", i, tx_frequency_channel[3 + 
 2249              		.loc 1 447 17 is_stmt 1 view .LVU676
 447:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacTxFrequency [%d] = %lu \n", i, tx_frequency_channel[3 + 
 2250              		.loc 1 447 46 is_stmt 0 view .LVU677
 2251 0046 0123     		movs	r3, #1
 2252 0048 0099     		ldr	r1, [sp]
 2253 004a CB70     		strb	r3, [r1, #3]
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 61


 448:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacMinDataRateChannel [%d] = %u \n", i, min_dr_channel[3 + 
 2254              		.loc 1 448 17 is_stmt 1 view .LVU678
 2255 004c 3900     		movs	r1, r7
 2256 004e FFF7FEFF 		bl	bsp_trace_print
 2257              	.LVL181:
 449:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacMaxDataRateChannel [%d] = %u \n", i, max_dr_channel[3 + 
 2258              		.loc 1 449 17 view .LVU679
 2259 0052 224B     		ldr	r3, .L117+20
 2260 0054 3900     		movs	r1, r7
 2261 0056 E25C     		ldrb	r2, [r4, r3]
 2262 0058 2348     		ldr	r0, .L117+32
 2263 005a FFF7FEFF 		bl	bsp_trace_print
 2264              	.LVL182:
 450:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 BSP_DBG_TRACE_PRINTF( " MacChannelIndexEnabled [%d] = %u \n", i, channel_index_enab
 2265              		.loc 1 450 17 view .LVU680
 2266 005e 204B     		ldr	r3, .L117+24
 2267 0060 3900     		movs	r1, r7
 2268 0062 E25C     		ldrb	r2, [r4, r3]
 2269 0064 2148     		ldr	r0, .L117+36
 2270 0066 FFF7FEFF 		bl	bsp_trace_print
 2271              	.LVL183:
 451:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2272              		.loc 1 451 17 view .LVU681
 2273 006a 009B     		ldr	r3, [sp]
 2274 006c 3900     		movs	r1, r7
 2275 006e DA78     		ldrb	r2, [r3, #3]
 2276 0070 1F48     		ldr	r0, .L117+40
 2277 0072 FFF7FEFF 		bl	bsp_trace_print
 2278              	.LVL184:
 2279              	.L110:
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2280              		.loc 1 459 17 discriminator 1 view .LVU682
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2281              		.loc 1 459 93 discriminator 1 view .LVU683
 437:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2282              		.loc 1 437 36 discriminator 1 view .LVU684
 437:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2283              		.loc 1 437 29 discriminator 1 view .LVU685
 2284 0076 009B     		ldr	r3, [sp]
 2285 0078 0134     		adds	r4, r4, #1
 2286              	.LVL185:
 437:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2287              		.loc 1 437 29 is_stmt 0 discriminator 1 view .LVU686
 2288 007a 0133     		adds	r3, r3, #1
 2289 007c 0435     		adds	r5, r5, #4
 2290 007e 0436     		adds	r6, r6, #4
 2291 0080 0093     		str	r3, [sp]
 437:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2292              		.loc 1 437 9 discriminator 1 view .LVU687
 2293 0082 082C     		cmp	r4, #8
 2294 0084 C7D1     		bne	.L111
 2295              	.L107:
 437:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2296              		.loc 1 437 9 discriminator 1 view .LVU688
 2297              	.LBE33:
 467:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2298              		.loc 1 467 1 view .LVU689
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 62


 2299              		@ sp needed
 2300 0086 F7BD     		pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 2301              	.LVL186:
 2302              	.L109:
 2303              	.LBB34:
 455:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 rx1_frequency_channel[3 + i] = 0;
 2304              		.loc 1 455 17 is_stmt 1 view .LVU690
 455:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 rx1_frequency_channel[3 + i] = 0;
 2305              		.loc 1 455 46 is_stmt 0 view .LVU691
 2306 0088 0023     		movs	r3, #0
 457:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2307              		.loc 1 457 46 view .LVU692
 2308 008a 009A     		ldr	r2, [sp]
 455:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 rx1_frequency_channel[3 + i] = 0;
 2309              		.loc 1 455 46 view .LVU693
 2310 008c EB60     		str	r3, [r5, #12]
 456:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 channel_index_enabled[3 + i] = CHANNEL_DISABLED;
 2311              		.loc 1 456 17 is_stmt 1 view .LVU694
 456:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 channel_index_enabled[3 + i] = CHANNEL_DISABLED;
 2312              		.loc 1 456 46 is_stmt 0 view .LVU695
 2313 008e F360     		str	r3, [r6, #12]
 457:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2314              		.loc 1 457 17 is_stmt 1 view .LVU696
 457:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2315              		.loc 1 457 46 is_stmt 0 view .LVU697
 2316 0090 D370     		strb	r3, [r2, #3]
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2317              		.loc 1 459 17 is_stmt 1 view .LVU698
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2318              		.loc 1 459 17 view .LVU699
 2319 0092 1848     		ldr	r0, .L117+44
 2320 0094 FFF7FEFF 		bl	bsp_trace_print
 2321              	.LVL187:
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2322              		.loc 1 459 17 view .LVU700
 2323 0098 1748     		ldr	r0, .L117+48
 2324 009a FFF7FEFF 		bl	bsp_trace_print
 2325              	.LVL188:
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2326              		.loc 1 459 17 view .LVU701
 2327 009e 1748     		ldr	r0, .L117+52
 2328 00a0 FFF7FEFF 		bl	bsp_trace_print
 2329              	.LVL189:
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2330              		.loc 1 459 17 view .LVU702
 2331 00a4 1648     		ldr	r0, .L117+56
 2332 00a6 FFF7FEFF 		bl	bsp_trace_print
 2333              	.LVL190:
 2334 00aa E4E7     		b	.L110
 2335              	.LVL191:
 2336              	.L108:
 459:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2337              		.loc 1 459 17 is_stmt 0 view .LVU703
 2338              	.LBE34:
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2339              		.loc 1 465 9 is_stmt 1 view .LVU704
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 63


 2340              		.loc 1 465 9 view .LVU705
 2341 00ac 1148     		ldr	r0, .L117+44
 2342              	.LVL192:
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2343              		.loc 1 465 9 is_stmt 0 view .LVU706
 2344 00ae FFF7FEFF 		bl	bsp_trace_print
 2345              	.LVL193:
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2346              		.loc 1 465 9 is_stmt 1 view .LVU707
 2347 00b2 1148     		ldr	r0, .L117+48
 2348 00b4 FFF7FEFF 		bl	bsp_trace_print
 2349              	.LVL194:
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2350              		.loc 1 465 9 view .LVU708
 2351 00b8 1248     		ldr	r0, .L117+60
 2352 00ba FFF7FEFF 		bl	bsp_trace_print
 2353              	.LVL195:
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2354              		.loc 1 465 9 view .LVU709
 2355 00be 1048     		ldr	r0, .L117+56
 2356 00c0 FFF7FEFF 		bl	bsp_trace_print
 2357              	.LVL196:
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2358              		.loc 1 465 9 view .LVU710
 465:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2359              		.loc 1 465 73 view .LVU711
 467:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2360              		.loc 1 467 1 is_stmt 0 view .LVU712
 2361 00c4 DFE7     		b	.L107
 2362              	.L118:
 2363 00c6 C046     		.align	2
 2364              	.L117:
 2365 00c8 B9030000 		.word	953
 2366 00cc 00000000 		.word	.LANCHOR2
 2367 00d0 00000000 		.word	.LANCHOR0
 2368 00d4 00000000 		.word	.LANCHOR1
 2369 00d8 A1030000 		.word	929
 2370 00dc 00000000 		.word	.LANCHOR3
 2371 00e0 00000000 		.word	.LANCHOR4
 2372 00e4 00000000 		.word	.LC99
 2373 00e8 1D000000 		.word	.LC101
 2374 00ec 40000000 		.word	.LC103
 2375 00f0 63000000 		.word	.LC105
 2376 00f4 00000000 		.word	.LC10
 2377 00f8 08000000 		.word	.LC12
 2378 00fc 87000000 		.word	.LC109
 2379 0100 00000000 		.word	.LC6
 2380 0104 B8000000 		.word	.LC112
 2381              		.cfi_endproc
 2382              	.LFE27:
 2384              		.section	.rodata.region_ww2g4_rx_config_set.str1.1,"aMS",%progbits,1
 2385              	.LC116:
 2386 0000 20496E76 		.ascii	" Invalid Datarate \012\000"
 2386      616C6964 
 2386      20446174 
 2386      61726174 
 2386      65200A00 
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 64


 2387              	.LC119:
 2388 0014 494E5641 		.ascii	"INVALID RX TYPE \012\000"
 2388      4C494420 
 2388      52582054 
 2388      59504520 
 2388      0A00
 2389              		.section	.text.region_ww2g4_rx_config_set,"ax",%progbits
 2390              		.align	1
 2391              		.global	region_ww2g4_rx_config_set
 2392              		.syntax unified
 2393              		.code	16
 2394              		.thumb_func
 2395              		.fpu softvfp
 2397              	region_ww2g4_rx_config_set:
 2398              	.LVL197:
 2399              	.LFB28:
 470:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( type == RX1 )
 2400              		.loc 1 470 1 is_stmt 1 view -0
 2401              		.cfi_startproc
 2402              		@ args = 0, pretend = 0, frame = 0
 2403              		@ frame_needed = 0, uses_anonymous_args = 0
 471:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2404              		.loc 1 471 5 view .LVU714
 470:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( type == RX1 )
 2405              		.loc 1 470 1 is_stmt 0 view .LVU715
 2406 0000 10B5     		push	{r4, lr}
 2407              		.cfi_def_cfa_offset 8
 2408              		.cfi_offset 4, -8
 2409              		.cfi_offset 14, -4
 471:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2410              		.loc 1 471 7 view .LVU716
 2411 0002 0029     		cmp	r1, #0
 2412 0004 10D1     		bne	.L120
 473:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( lr1_mac->tx_sf < 12 - lr1_mac->rx1_dr_offset ) ? lr1_mac->tx_sf + lr1_mac->rx1_dr_off
 2413              		.loc 1 473 9 is_stmt 1 view .LVU717
 474:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_bw = lr1_mac->tx_bw;
 2414              		.loc 1 474 22 is_stmt 0 view .LVU718
 2415 0006 BC23     		movs	r3, #188
 2416 0008 DB00     		lsls	r3, r3, #3
 2417 000a C25C     		ldrb	r2, [r0, r3]
 474:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_bw = lr1_mac->tx_bw;
 2418              		.loc 1 474 35 view .LVU719
 2419 000c 0C23     		movs	r3, #12
 474:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_bw = lr1_mac->tx_bw;
 2420              		.loc 1 474 44 view .LVU720
 2421 000e 017D     		ldrb	r1, [r0, #20]
 2422              	.LVL198:
 474:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx1_bw = lr1_mac->tx_bw;
 2423              		.loc 1 474 35 view .LVU721
 2424 0010 5C1A     		subs	r4, r3, r1
 473:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( lr1_mac->tx_sf < 12 - lr1_mac->rx1_dr_offset ) ? lr1_mac->tx_sf + lr1_mac->rx1_dr_off
 2425              		.loc 1 473 25 view .LVU722
 2426 0012 A242     		cmp	r2, r4
 2427 0014 01DA     		bge	.L121
 473:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( lr1_mac->tx_sf < 12 - lr1_mac->rx1_dr_offset ) ? lr1_mac->tx_sf + lr1_mac->rx1_dr_off
 2428              		.loc 1 473 25 discriminator 1 view .LVU723
 2429 0016 5218     		adds	r2, r2, r1
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 65


 2430 0018 D3B2     		uxtb	r3, r2
 2431              	.L121:
 473:lr1mac/src/smtc_real/src/region_ww2g4.c ****             ( lr1_mac->tx_sf < 12 - lr1_mac->rx1_dr_offset ) ? lr1_mac->tx_sf + lr1_mac->rx1_dr_off
 2432              		.loc 1 473 25 discriminator 4 view .LVU724
 2433 001a 174A     		ldr	r2, .L127
 2434 001c 8354     		strb	r3, [r0, r2]
 475:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2435              		.loc 1 475 9 is_stmt 1 discriminator 4 view .LVU725
 475:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2436              		.loc 1 475 25 is_stmt 0 discriminator 4 view .LVU726
 2437 001e 174B     		ldr	r3, .L127+4
 2438 0020 C25C     		ldrb	r2, [r0, r3]
 2439 0022 174B     		ldr	r3, .L127+8
 2440 0024 C254     		strb	r2, [r0, r3]
 2441              	.LVL199:
 2442              	.L119:
 485:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_power_set( lr1_stack_mac_t* lr1_mac, uint8_t power_cmd )
 2443              		.loc 1 485 1 view .LVU727
 2444              		@ sp needed
 2445 0026 10BD     		pop	{r4, pc}
 2446              	.LVL200:
 2447              	.L120:
 477:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2448              		.loc 1 477 10 is_stmt 1 view .LVU728
 477:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2449              		.loc 1 477 12 is_stmt 0 view .LVU729
 2450 0028 0129     		cmp	r1, #1
 2451 002a 1CD1     		bne	.L123
 479:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2452              		.loc 1 479 9 is_stmt 1 view .LVU730
 2453              	.LBB37:
 2454              	.LBB38:
 736:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 737:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 738:lr1mac/src/smtc_real/src/region_ww2g4.c **** void rx2_dr_to_sf_bw( lr1_stack_mac_t* lr1_mac, uint8_t dr )
 739:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 740:lr1mac/src/smtc_real/src/region_ww2g4.c ****     lr1_mac->rx2_modulation_type = LORA;
 2455              		.loc 1 740 34 is_stmt 0 view .LVU731
 2456 002c 0021     		movs	r1, #0
 2457              	.LVL201:
 2458              		.loc 1 740 34 view .LVU732
 2459 002e 154B     		ldr	r3, .L127+12
 2460              	.LBE38:
 2461              	.LBE37:
 479:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2462              		.loc 1 479 9 view .LVU733
 2463 0030 827B     		ldrb	r2, [r0, #14]
 2464              	.LVL202:
 2465              	.LBB40:
 2466              	.LBI37:
 738:lr1mac/src/smtc_real/src/region_ww2g4.c **** {
 2467              		.loc 1 738 6 is_stmt 1 view .LVU734
 2468              	.LBB39:
 2469              		.loc 1 740 5 view .LVU735
 2470              		.loc 1 740 34 is_stmt 0 view .LVU736
 2471 0032 C154     		strb	r1, [r0, r3]
 741:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( dr < 8 )
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 66


 2472              		.loc 1 741 5 is_stmt 1 view .LVU737
 2473 0034 BE21     		movs	r1, #190
 2474 0036 0C23     		movs	r3, #12
 2475 0038 134C     		ldr	r4, .L127+16
 2476 003a C900     		lsls	r1, r1, #3
 2477              		.loc 1 741 7 is_stmt 0 view .LVU738
 2478 003c 072A     		cmp	r2, #7
 2479 003e 03D8     		bhi	.L124
 742:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 743:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx2_sf = 12 - dr;
 2480              		.loc 1 743 9 is_stmt 1 view .LVU739
 2481              		.loc 1 743 30 is_stmt 0 view .LVU740
 2482 0040 9A1A     		subs	r2, r3, r2
 2483              	.LVL203:
 2484              		.loc 1 743 25 view .LVU741
 2485 0042 0255     		strb	r2, [r0, r4]
 744:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx2_bw = BW800;
 2486              		.loc 1 744 9 is_stmt 1 view .LVU742
 2487              		.loc 1 744 25 is_stmt 0 view .LVU743
 2488 0044 4354     		strb	r3, [r0, r1]
 2489 0046 EEE7     		b	.L119
 2490              	.LVL204:
 2491              	.L124:
 745:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 746:lr1mac/src/smtc_real/src/region_ww2g4.c ****     else
 747:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 748:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx2_sf = 12;
 2492              		.loc 1 748 9 is_stmt 1 view .LVU744
 2493              		.loc 1 748 25 is_stmt 0 view .LVU745
 2494 0048 0355     		strb	r3, [r0, r4]
 749:lr1mac/src/smtc_real/src/region_ww2g4.c ****         lr1_mac->rx2_bw = BW800;
 2495              		.loc 1 749 9 is_stmt 1 view .LVU746
 2496              		.loc 1 749 25 is_stmt 0 view .LVU747
 2497 004a 4354     		strb	r3, [r0, r1]
 750:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( " Invalid Datarate \n" );
 2498              		.loc 1 750 9 is_stmt 1 view .LVU748
 2499              		.loc 1 750 9 view .LVU749
 2500 004c 0F48     		ldr	r0, .L127+20
 2501              	.LVL205:
 2502              		.loc 1 750 9 is_stmt 0 view .LVU750
 2503 004e FFF7FEFF 		bl	bsp_trace_print
 2504              	.LVL206:
 2505              		.loc 1 750 9 is_stmt 1 view .LVU751
 2506 0052 0F48     		ldr	r0, .L127+24
 2507 0054 FFF7FEFF 		bl	bsp_trace_print
 2508              	.LVL207:
 2509              		.loc 1 750 9 view .LVU752
 2510 0058 0E48     		ldr	r0, .L127+28
 2511              	.LVL208:
 2512              	.L126:
 2513              		.loc 1 750 9 is_stmt 0 view .LVU753
 2514              	.LBE39:
 2515              	.LBE40:
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2516              		.loc 1 483 9 view .LVU754
 2517 005a FFF7FEFF 		bl	bsp_trace_print
 2518              	.LVL209:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 67


 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2519              		.loc 1 483 9 is_stmt 1 view .LVU755
 2520 005e 0E48     		ldr	r0, .L127+32
 2521 0060 FFF7FEFF 		bl	bsp_trace_print
 2522              	.LVL210:
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2523              		.loc 1 483 9 view .LVU756
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2524              		.loc 1 483 54 view .LVU757
 485:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_power_set( lr1_stack_mac_t* lr1_mac, uint8_t power_cmd )
 2525              		.loc 1 485 1 is_stmt 0 view .LVU758
 2526 0064 DFE7     		b	.L119
 2527              	.LVL211:
 2528              	.L123:
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2529              		.loc 1 483 9 is_stmt 1 view .LVU759
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2530              		.loc 1 483 9 view .LVU760
 2531 0066 0948     		ldr	r0, .L127+20
 2532              	.LVL212:
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2533              		.loc 1 483 9 is_stmt 0 view .LVU761
 2534 0068 FFF7FEFF 		bl	bsp_trace_print
 2535              	.LVL213:
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2536              		.loc 1 483 9 is_stmt 1 view .LVU762
 2537 006c 0848     		ldr	r0, .L127+24
 2538 006e FFF7FEFF 		bl	bsp_trace_print
 2539              	.LVL214:
 483:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2540              		.loc 1 483 9 view .LVU763
 2541 0072 0A48     		ldr	r0, .L127+36
 2542 0074 F1E7     		b	.L126
 2543              	.L128:
 2544 0076 C046     		.align	2
 2545              	.L127:
 2546 0078 EC050000 		.word	1516
 2547 007c E2050000 		.word	1506
 2548 0080 ED050000 		.word	1517
 2549 0084 F1050000 		.word	1521
 2550 0088 EF050000 		.word	1519
 2551 008c 00000000 		.word	.LC10
 2552 0090 08000000 		.word	.LC12
 2553 0094 00000000 		.word	.LC116
 2554 0098 00000000 		.word	.LC6
 2555 009c 14000000 		.word	.LC119
 2556              		.cfi_endproc
 2557              	.LFE28:
 2559              		.section	.rodata.region_ww2g4_power_set.str1.1,"aMS",%progbits,1
 2560              	.LC123:
 2561 0000 494E5641 		.ascii	"INVALID TX_POWER_WW2G4 \012\000"
 2561      4C494420 
 2561      54585F50 
 2561      4F574552 
 2561      5F575732 
 2562              		.section	.text.region_ww2g4_power_set,"ax",%progbits
 2563              		.align	1
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 68


 2564              		.global	region_ww2g4_power_set
 2565              		.syntax unified
 2566              		.code	16
 2567              		.thumb_func
 2568              		.fpu softvfp
 2570              	region_ww2g4_power_set:
 2571              	.LVL215:
 2572              	.LFB29:
 487:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( power_cmd > 7 )
 2573              		.loc 1 487 1 view -0
 2574              		.cfi_startproc
 2575              		@ args = 0, pretend = 0, frame = 0
 2576              		@ frame_needed = 0, uses_anonymous_args = 0
 488:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2577              		.loc 1 488 5 view .LVU765
 487:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( power_cmd > 7 )
 2578              		.loc 1 487 1 is_stmt 0 view .LVU766
 2579 0000 10B5     		push	{r4, lr}
 2580              		.cfi_def_cfa_offset 8
 2581              		.cfi_offset 4, -8
 2582              		.cfi_offset 14, -4
 2583 0002 037F     		ldrb	r3, [r0, #28]
 488:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2584              		.loc 1 488 7 view .LVU767
 2585 0004 0729     		cmp	r1, #7
 2586 0006 0DD9     		bls	.L130
 490:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "INVALID TX_POWER_WW2G4 \n" );
 2587              		.loc 1 490 9 is_stmt 1 view .LVU768
 490:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_WARNING( "INVALID TX_POWER_WW2G4 \n" );
 2588              		.loc 1 490 27 is_stmt 0 view .LVU769
 2589 0008 0372     		strb	r3, [r0, #8]
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2590              		.loc 1 491 9 is_stmt 1 view .LVU770
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2591              		.loc 1 491 9 view .LVU771
 2592 000a 0848     		ldr	r0, .L132
 2593              	.LVL216:
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2594              		.loc 1 491 9 is_stmt 0 view .LVU772
 2595 000c FFF7FEFF 		bl	bsp_trace_print
 2596              	.LVL217:
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2597              		.loc 1 491 9 is_stmt 1 view .LVU773
 2598 0010 0748     		ldr	r0, .L132+4
 2599 0012 FFF7FEFF 		bl	bsp_trace_print
 2600              	.LVL218:
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2601              		.loc 1 491 9 view .LVU774
 2602 0016 0748     		ldr	r0, .L132+8
 2603 0018 FFF7FEFF 		bl	bsp_trace_print
 2604              	.LVL219:
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2605              		.loc 1 491 9 view .LVU775
 2606 001c 0648     		ldr	r0, .L132+12
 2607 001e FFF7FEFF 		bl	bsp_trace_print
 2608              	.LVL220:
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 69


 2609              		.loc 1 491 9 view .LVU776
 491:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2610              		.loc 1 491 61 view .LVU777
 2611              	.L129:
 497:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_channel_mask_set( lr1_stack_mac_t* lr1_mac )
 2612              		.loc 1 497 1 is_stmt 0 view .LVU778
 2613              		@ sp needed
 2614 0022 10BD     		pop	{r4, pc}
 2615              	.LVL221:
 2616              	.L130:
 495:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2617              		.loc 1 495 9 is_stmt 1 view .LVU779
 495:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2618              		.loc 1 495 51 is_stmt 0 view .LVU780
 2619 0024 4900     		lsls	r1, r1, #1
 2620              	.LVL222:
 495:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2621              		.loc 1 495 51 view .LVU781
 2622 0026 591A     		subs	r1, r3, r1
 495:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2623              		.loc 1 495 27 view .LVU782
 2624 0028 0172     		strb	r1, [r0, #8]
 497:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_channel_mask_set( lr1_stack_mac_t* lr1_mac )
 2625              		.loc 1 497 1 view .LVU783
 2626 002a FAE7     		b	.L129
 2627              	.L133:
 2628              		.align	2
 2629              	.L132:
 2630 002c 00000000 		.word	.LC10
 2631 0030 08000000 		.word	.LC12
 2632 0034 00000000 		.word	.LC123
 2633 0038 00000000 		.word	.LC6
 2634              		.cfi_endproc
 2635              	.LFE29:
 2637              		.section	.rodata.region_ww2g4_channel_mask_set.str1.1,"aMS",%progbits,1
 2638              	.LC128:
 2639 0000 20256420 		.ascii	" %d \000"
 2639      00
 2640              	.LC131:
 2641 0005 200A00   		.ascii	" \012\000"
 2642              		.section	.text.region_ww2g4_channel_mask_set,"ax",%progbits
 2643              		.align	1
 2644              		.global	region_ww2g4_channel_mask_set
 2645              		.syntax unified
 2646              		.code	16
 2647              		.thumb_func
 2648              		.fpu softvfp
 2650              	region_ww2g4_channel_mask_set:
 2651              	.LVL223:
 2652              	.LFB30:
 499:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2653              		.loc 1 499 1 is_stmt 1 view -0
 2654              		.cfi_startproc
 2655              		@ args = 0, pretend = 0, frame = 0
 2656              		@ frame_needed = 0, uses_anonymous_args = 0
 500:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2657              		.loc 1 500 5 view .LVU785
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 70


 2658              	.LBB41:
 500:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2659              		.loc 1 500 10 view .LVU786
 500:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2660              		.loc 1 500 25 view .LVU787
 2661              	.LBE41:
 499:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2662              		.loc 1 499 1 is_stmt 0 view .LVU788
 2663 0000 70B5     		push	{r4, r5, r6, lr}
 2664              		.cfi_def_cfa_offset 16
 2665              		.cfi_offset 4, -16
 2666              		.cfi_offset 5, -12
 2667              		.cfi_offset 6, -8
 2668              		.cfi_offset 14, -4
 499:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2669              		.loc 1 499 1 view .LVU789
 2670 0002 0024     		movs	r4, #0
 2671              	.LBB42:
 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 2672              		.loc 1 502 68 view .LVU790
 2673 0004 0125     		movs	r5, #1
 2674              	.LVL224:
 2675              	.L135:
 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 2676              		.loc 1 502 9 is_stmt 1 discriminator 3 view .LVU791
 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 2677              		.loc 1 502 61 is_stmt 0 discriminator 3 view .LVU792
 2678 0006 094B     		ldr	r3, .L137
 503:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2679              		.loc 1 503 9 discriminator 3 view .LVU793
 2680 0008 0948     		ldr	r0, .L137+4
 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 2681              		.loc 1 502 61 discriminator 3 view .LVU794
 2682 000a 1968     		ldr	r1, [r3]
 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 2683              		.loc 1 502 34 discriminator 3 view .LVU795
 2684 000c 094B     		ldr	r3, .L137+8
 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 2685              		.loc 1 502 61 discriminator 3 view .LVU796
 2686 000e E140     		lsrs	r1, r1, r4
 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 2687              		.loc 1 502 68 discriminator 3 view .LVU797
 2688 0010 2940     		ands	r1, r5
 502:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( " %d ", channel_index_enabled[i] );
 2689              		.loc 1 502 34 discriminator 3 view .LVU798
 2690 0012 E154     		strb	r1, [r4, r3]
 503:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2691              		.loc 1 503 9 is_stmt 1 discriminator 3 view .LVU799
 2692 0014 0134     		adds	r4, r4, #1
 2693              	.LVL225:
 503:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2694              		.loc 1 503 9 is_stmt 0 discriminator 3 view .LVU800
 2695 0016 FFF7FEFF 		bl	bsp_trace_print
 2696              	.LVL226:
 500:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2697              		.loc 1 500 54 is_stmt 1 discriminator 3 view .LVU801
 500:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 71


 2698              		.loc 1 500 25 discriminator 3 view .LVU802
 500:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2699              		.loc 1 500 5 is_stmt 0 discriminator 3 view .LVU803
 2700 001a 082C     		cmp	r4, #8
 2701 001c F3D1     		bne	.L135
 2702              	.LBE42:
 505:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2703              		.loc 1 505 5 is_stmt 1 view .LVU804
 505:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2704              		.loc 1 505 5 view .LVU805
 2705 001e 0648     		ldr	r0, .L137+12
 2706 0020 FFF7FEFF 		bl	bsp_trace_print
 2707              	.LVL227:
 505:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2708              		.loc 1 505 5 view .LVU806
 2709 0024 0548     		ldr	r0, .L137+16
 2710 0026 FFF7FEFF 		bl	bsp_trace_print
 2711              	.LVL228:
 505:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2712              		.loc 1 505 5 view .LVU807
 505:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2713              		.loc 1 505 31 view .LVU808
 506:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_channel_mask_init( void )
 2714              		.loc 1 506 1 is_stmt 0 view .LVU809
 2715              		@ sp needed
 2716 002a 70BD     		pop	{r4, r5, r6, pc}
 2717              	.L138:
 2718              		.align	2
 2719              	.L137:
 2720 002c 00000000 		.word	.LANCHOR6
 2721 0030 00000000 		.word	.LC128
 2722 0034 00000000 		.word	.LANCHOR2
 2723 0038 00000000 		.word	.LC6
 2724 003c 05000000 		.word	.LC131
 2725              		.cfi_endproc
 2726              	.LFE30:
 2728              		.section	.text.region_ww2g4_channel_mask_init,"ax",%progbits
 2729              		.align	1
 2730              		.global	region_ww2g4_channel_mask_init
 2731              		.syntax unified
 2732              		.code	16
 2733              		.thumb_func
 2734              		.fpu softvfp
 2736              	region_ww2g4_channel_mask_init:
 2737              	.LFB31:
 508:lr1mac/src/smtc_real/src/region_ww2g4.c ****     unwrapped_channel_mask = 0xFFFF;
 2738              		.loc 1 508 1 is_stmt 1 view -0
 2739              		.cfi_startproc
 2740              		@ args = 0, pretend = 0, frame = 0
 2741              		@ frame_needed = 0, uses_anonymous_args = 0
 2742              		@ link register save eliminated.
 509:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2743              		.loc 1 509 5 view .LVU811
 509:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2744              		.loc 1 509 28 is_stmt 0 view .LVU812
 2745 0000 014B     		ldr	r3, .L140
 2746 0002 024A     		ldr	r2, .L140+4
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 72


 510:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2747              		.loc 1 510 1 view .LVU813
 2748              		@ sp needed
 509:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2749              		.loc 1 509 28 view .LVU814
 2750 0004 1A60     		str	r2, [r3]
 510:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2751              		.loc 1 510 1 view .LVU815
 2752 0006 7047     		bx	lr
 2753              	.L141:
 2754              		.align	2
 2755              	.L140:
 2756 0008 00000000 		.word	.LANCHOR6
 2757 000c FFFF0000 		.word	65535
 2758              		.cfi_endproc
 2759              	.LFE31:
 2761              		.section	.text.region_ww2g4_join_snapshot_channel_mask_init,"ax",%progbits
 2762              		.align	1
 2763              		.global	region_ww2g4_join_snapshot_channel_mask_init
 2764              		.syntax unified
 2765              		.code	16
 2766              		.thumb_func
 2767              		.fpu softvfp
 2769              	region_ww2g4_join_snapshot_channel_mask_init:
 2770              	.LFB32:
 513:lr1mac/src/smtc_real/src/region_ww2g4.c ****     // Not useful for WWG4
 2771              		.loc 1 513 1 is_stmt 1 view -0
 2772              		.cfi_startproc
 2773              		@ args = 0, pretend = 0, frame = 0
 2774              		@ frame_needed = 0, uses_anonymous_args = 0
 2775              		@ link register save eliminated.
 515:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2776              		.loc 1 515 5 view .LVU817
 516:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2777              		.loc 1 516 1 is_stmt 0 view .LVU818
 2778              		@ sp needed
 2779 0000 7047     		bx	lr
 2780              		.cfi_endproc
 2781              	.LFE32:
 2783              		.section	.rodata.region_ww2g4_channel_mask_build.str1.1,"aMS",%progbits,1
 2784              	.LC135:
 2785 0000 556E7772 		.ascii	"UnwrappedChannelMask = 0x%lx, ChMask = 0x%x\012\000"
 2785      61707065 
 2785      64436861 
 2785      6E6E656C 
 2785      4D61736B 
 2786              		.section	.text.region_ww2g4_channel_mask_build,"ax",%progbits
 2787              		.align	1
 2788              		.global	region_ww2g4_channel_mask_build
 2789              		.syntax unified
 2790              		.code	16
 2791              		.thumb_func
 2792              		.fpu softvfp
 2794              	region_ww2g4_channel_mask_build:
 2795              	.LVL229:
 2796              	.LFB33:
 519:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_channel_t status = OKCHANNEL;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 73


 2797              		.loc 1 519 1 is_stmt 1 view -0
 2798              		.cfi_startproc
 2799              		@ args = 0, pretend = 0, frame = 0
 2800              		@ frame_needed = 0, uses_anonymous_args = 0
 520:lr1mac/src/smtc_real/src/region_ww2g4.c ****     switch( channel_mask_cntl )
 2801              		.loc 1 520 5 view .LVU820
 521:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2802              		.loc 1 521 5 view .LVU821
 519:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_channel_t status = OKCHANNEL;
 2803              		.loc 1 519 1 is_stmt 0 view .LVU822
 2804 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2805              		.cfi_def_cfa_offset 24
 2806              		.cfi_offset 3, -24
 2807              		.cfi_offset 4, -20
 2808              		.cfi_offset 5, -16
 2809              		.cfi_offset 6, -12
 2810              		.cfi_offset 7, -8
 2811              		.cfi_offset 14, -4
 519:lr1mac/src/smtc_real/src/region_ww2g4.c ****     status_channel_t status = OKCHANNEL;
 2812              		.loc 1 519 1 view .LVU823
 2813 0002 051E     		subs	r5, r0, #0
 2814 0004 1D4C     		ldr	r4, .L164
 521:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2815              		.loc 1 521 5 view .LVU824
 2816 0006 09D0     		beq	.L144
 2817 0008 0628     		cmp	r0, #6
 2818 000a 20D0     		beq	.L145
 2819 000c 0220     		movs	r0, #2
 2820              	.LVL230:
 521:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2821              		.loc 1 521 5 view .LVU825
 2822 000e 4042     		rsbs	r0, r0, #0
 2823              	.LVL231:
 2824              	.L146:
 549:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2825              		.loc 1 549 5 is_stmt 1 view .LVU826
 549:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2826              		.loc 1 549 7 is_stmt 0 view .LVU827
 2827 0010 2368     		ldr	r3, [r4]
 2828 0012 002B     		cmp	r3, #0
 2829 0014 01D1     		bne	.L152
 551:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2830              		.loc 1 551 16 view .LVU828
 2831 0016 0120     		movs	r0, #1
 2832              	.LVL232:
 551:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 2833              		.loc 1 551 16 view .LVU829
 2834 0018 4042     		rsbs	r0, r0, #0
 2835              	.L152:
 2836              	.LVL233:
 553:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 2837              		.loc 1 553 5 is_stmt 1 view .LVU830
 554:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 2838              		.loc 1 554 1 is_stmt 0 view .LVU831
 2839              		@ sp needed
 2840 001a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2841              	.LVL234:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 74


 2842              	.L144:
 524:lr1mac/src/smtc_real/src/region_ww2g4.c ****         unwrapped_channel_mask = unwrapped_channel_mask & channel_mask;
 2843              		.loc 1 524 9 is_stmt 1 view .LVU832
 525:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( "UnwrappedChannelMask = 0x%lx, ChMask = 0x%x\n", unwrapped_channel_ma
 2844              		.loc 1 525 9 view .LVU833
 526:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2845              		.loc 1 526 9 is_stmt 0 view .LVU834
 2846 001c 0A00     		movs	r2, r1
 2847 001e 1848     		ldr	r0, .L164+4
 2848              	.LVL235:
 2849              	.LBB43:
 531:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2850              		.loc 1 531 24 view .LVU835
 2851 0020 0126     		movs	r6, #1
 2852              	.LBE43:
 525:lr1mac/src/smtc_real/src/region_ww2g4.c ****         BSP_DBG_TRACE_PRINTF( "UnwrappedChannelMask = 0x%lx, ChMask = 0x%x\n", unwrapped_channel_ma
 2853              		.loc 1 525 32 view .LVU836
 2854 0022 2160     		str	r1, [r4]
 526:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2855              		.loc 1 526 9 is_stmt 1 view .LVU837
 2856 0024 FFF7FEFF 		bl	bsp_trace_print
 2857              	.LVL236:
 527:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2858              		.loc 1 527 9 view .LVU838
 2859              	.LBB44:
 527:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2860              		.loc 1 527 14 view .LVU839
 527:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2861              		.loc 1 527 29 view .LVU840
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2862              		.loc 1 529 53 is_stmt 0 view .LVU841
 2863 0028 0121     		movs	r1, #1
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2864              		.loc 1 529 46 view .LVU842
 2865 002a 2B00     		movs	r3, r5
 2866              	.LBE44:
 520:lr1mac/src/smtc_real/src/region_ww2g4.c ****     switch( channel_mask_cntl )
 2867              		.loc 1 520 22 view .LVU843
 2868 002c 2800     		movs	r0, r5
 2869              	.LBB45:
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2870              		.loc 1 529 46 view .LVU844
 2871 002e 2268     		ldr	r2, [r4]
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2872              		.loc 1 529 93 view .LVU845
 2873 0030 144D     		ldr	r5, .L164+8
 531:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2874              		.loc 1 531 24 view .LVU846
 2875 0032 7642     		rsbs	r6, r6, #0
 2876              	.LVL237:
 2877              	.L148:
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2878              		.loc 1 529 13 is_stmt 1 view .LVU847
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2879              		.loc 1 529 46 is_stmt 0 view .LVU848
 2880 0034 1700     		movs	r7, r2
 2881 0036 DF40     		lsrs	r7, r7, r3
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 75


 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2882              		.loc 1 529 15 view .LVU849
 2883 0038 0F42     		tst	r7, r1
 2884 003a 04D0     		beq	.L147
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2885              		.loc 1 529 93 view .LVU850
 2886 003c 9F00     		lsls	r7, r3, #2
 529:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2887              		.loc 1 529 68 view .LVU851
 2888 003e 7F59     		ldr	r7, [r7, r5]
 2889 0040 002F     		cmp	r7, #0
 2890 0042 00D1     		bne	.L147
 531:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2891              		.loc 1 531 24 view .LVU852
 2892 0044 3000     		movs	r0, r6
 2893              	.LVL238:
 2894              	.L147:
 527:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2895              		.loc 1 527 58 is_stmt 1 view .LVU853
 527:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2896              		.loc 1 527 29 view .LVU854
 2897 0046 0133     		adds	r3, r3, #1
 2898              	.LVL239:
 527:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2899              		.loc 1 527 9 is_stmt 0 view .LVU855
 2900 0048 082B     		cmp	r3, #8
 2901 004a F3D1     		bne	.L148
 2902 004c E0E7     		b	.L146
 2903              	.LVL240:
 2904              	.L145:
 527:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2905              		.loc 1 527 9 view .LVU856
 2906              	.LBE45:
 536:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2907              		.loc 1 536 9 is_stmt 1 view .LVU857
 536:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2908              		.loc 1 536 32 is_stmt 0 view .LVU858
 2909 004e 0023     		movs	r3, #0
 2910              	.LBB46:
 541:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2911              		.loc 1 541 71 view .LVU859
 2912 0050 0120     		movs	r0, #1
 2913              	.LVL241:
 541:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2914              		.loc 1 541 71 view .LVU860
 2915              	.LBE46:
 536:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2916              		.loc 1 536 32 view .LVU861
 2917 0052 1900     		movs	r1, r3
 2918              	.LVL242:
 536:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2919              		.loc 1 536 32 view .LVU862
 2920 0054 1A00     		movs	r2, r3
 2921              	.LBB47:
 539:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2922              		.loc 1 539 37 view .LVU863
 2923 0056 0B4D     		ldr	r5, .L164+8
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 76


 2924              	.LBE47:
 536:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 2925              		.loc 1 536 32 view .LVU864
 2926 0058 2360     		str	r3, [r4]
 537:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2927              		.loc 1 537 9 is_stmt 1 view .LVU865
 2928              	.LBB48:
 537:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2929              		.loc 1 537 14 view .LVU866
 2930              	.LVL243:
 537:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2931              		.loc 1 537 29 view .LVU867
 2932              	.L150:
 539:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2933              		.loc 1 539 13 view .LVU868
 539:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2934              		.loc 1 539 37 is_stmt 0 view .LVU869
 2935 005a 9E00     		lsls	r6, r3, #2
 539:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 2936              		.loc 1 539 15 view .LVU870
 2937 005c 7659     		ldr	r6, [r6, r5]
 2938 005e 002E     		cmp	r6, #0
 2939 0060 03D0     		beq	.L149
 541:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2940              		.loc 1 541 17 is_stmt 1 view .LVU871
 541:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2941              		.loc 1 541 71 is_stmt 0 view .LVU872
 2942 0062 0100     		movs	r1, r0
 2943 0064 9940     		lsls	r1, r1, r3
 541:lr1mac/src/smtc_real/src/region_ww2g4.c ****             }
 2944              		.loc 1 541 65 view .LVU873
 2945 0066 4A40     		eors	r2, r1
 2946 0068 0100     		movs	r1, r0
 2947              	.L149:
 537:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2948              		.loc 1 537 58 is_stmt 1 view .LVU874
 2949              	.LVL244:
 537:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2950              		.loc 1 537 29 view .LVU875
 2951 006a 0133     		adds	r3, r3, #1
 2952              	.LVL245:
 537:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 2953              		.loc 1 537 9 is_stmt 0 view .LVU876
 2954 006c 082B     		cmp	r3, #8
 2955 006e F4D1     		bne	.L150
 2956 0070 0029     		cmp	r1, #0
 2957 0072 00D0     		beq	.L151
 2958 0074 2260     		str	r2, [r4]
 2959              	.L151:
 2960              	.LBE48:
 520:lr1mac/src/smtc_real/src/region_ww2g4.c ****     switch( channel_mask_cntl )
 2961              		.loc 1 520 22 view .LVU877
 2962 0076 0020     		movs	r0, #0
 2963 0078 CAE7     		b	.L146
 2964              	.L165:
 2965 007a C046     		.align	2
 2966              	.L164:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 77


 2967 007c 00000000 		.word	.LANCHOR6
 2968 0080 00000000 		.word	.LC135
 2969 0084 00000000 		.word	.LANCHOR0
 2970              		.cfi_endproc
 2971              	.LFE33:
 2973              		.section	.text.region_ww2g4_dr_decrement,"ax",%progbits
 2974              		.align	1
 2975              		.global	region_ww2g4_dr_decrement
 2976              		.syntax unified
 2977              		.code	16
 2978              		.thumb_func
 2979              		.fpu softvfp
 2981              	region_ww2g4_dr_decrement:
 2982              	.LVL246:
 2983              	.LFB34:
 557:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t valid_temp = 0;
 2984              		.loc 1 557 1 is_stmt 1 view -0
 2985              		.cfi_startproc
 2986              		@ args = 0, pretend = 0, frame = 0
 2987              		@ frame_needed = 0, uses_anonymous_args = 0
 558:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( lr1_mac->tx_power < TX_POWER_WW2G4 )
 2988              		.loc 1 558 5 view .LVU879
 559:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2989              		.loc 1 559 5 view .LVU880
 559:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 2990              		.loc 1 559 7 is_stmt 0 view .LVU881
 2991 0000 0823     		movs	r3, #8
 557:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t valid_temp = 0;
 2992              		.loc 1 557 1 view .LVU882
 2993 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 2994              		.cfi_def_cfa_offset 20
 2995              		.cfi_offset 4, -20
 2996              		.cfi_offset 5, -16
 2997              		.cfi_offset 6, -12
 2998              		.cfi_offset 7, -8
 2999              		.cfi_offset 14, -4
 559:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3000              		.loc 1 559 7 view .LVU883
 3001 0004 C356     		ldrsb	r3, [r0, r3]
 3002 0006 092B     		cmp	r3, #9
 3003 0008 01DC     		bgt	.L167
 561:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3004              		.loc 1 561 9 is_stmt 1 view .LVU884
 561:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3005              		.loc 1 561 27 is_stmt 0 view .LVU885
 3006 000a 0A23     		movs	r3, #10
 3007 000c 0372     		strb	r3, [r0, #8]
 3008              	.L167:
 557:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t valid_temp = 0;
 3009              		.loc 1 557 1 view .LVU886
 3010 000e 0023     		movs	r3, #0
 3011 0010 17E0     		b	.L170
 3012              	.LVL247:
 3013              	.L172:
 565:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 3014              		.loc 1 565 9 is_stmt 1 view .LVU887
 3015 0012 1A49     		ldr	r1, .L181
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 78


 565:lr1mac/src/smtc_real/src/region_ww2g4.c ****         for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 3016              		.loc 1 565 34 is_stmt 0 view .LVU888
 3017 0014 013A     		subs	r2, r2, #1
 3018 0016 0E00     		movs	r6, r1
 3019 0018 D2B2     		uxtb	r2, r2
 3020 001a 194D     		ldr	r5, .L181+4
 3021 001c 194C     		ldr	r4, .L181+8
 3022 001e C271     		strb	r2, [r0, #7]
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3023              		.loc 1 566 9 is_stmt 1 view .LVU889
 3024              	.LBB49:
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3025              		.loc 1 566 14 view .LVU890
 3026              	.LVL248:
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3027              		.loc 1 566 29 view .LVU891
 3028 0020 0836     		adds	r6, r6, #8
 3029              	.LVL249:
 3030              	.L169:
 568:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 3031              		.loc 1 568 13 view .LVU892
 568:lr1mac/src/smtc_real/src/region_ww2g4.c ****             {
 3032              		.loc 1 568 15 is_stmt 0 view .LVU893
 3033 0022 0F78     		ldrb	r7, [r1]
 3034 0024 012F     		cmp	r7, #1
 3035 0026 07D1     		bne	.L168
 570:lr1mac/src/smtc_real/src/region_ww2g4.c ****                     ( lr1_mac->tx_data_rate_adr >= min_dr_channel[i] ) )
 3036              		.loc 1 570 17 is_stmt 1 view .LVU894
 570:lr1mac/src/smtc_real/src/region_ww2g4.c ****                     ( lr1_mac->tx_data_rate_adr >= min_dr_channel[i] ) )
 3037              		.loc 1 570 19 is_stmt 0 view .LVU895
 3038 0028 2F78     		ldrb	r7, [r5]
 3039 002a 9742     		cmp	r7, r2
 3040 002c 04D3     		bcc	.L168
 570:lr1mac/src/smtc_real/src/region_ww2g4.c ****                     ( lr1_mac->tx_data_rate_adr >= min_dr_channel[i] ) )
 3041              		.loc 1 570 72 view .LVU896
 3042 002e 2778     		ldrb	r7, [r4]
 3043 0030 9742     		cmp	r7, r2
 3044 0032 01D8     		bhi	.L168
 573:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 }
 3045              		.loc 1 573 21 is_stmt 1 view .LVU897
 573:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 }
 3046              		.loc 1 573 31 is_stmt 0 view .LVU898
 3047 0034 0133     		adds	r3, r3, #1
 3048              	.LVL250:
 573:lr1mac/src/smtc_real/src/region_ww2g4.c ****                 }
 3049              		.loc 1 573 31 view .LVU899
 3050 0036 DBB2     		uxtb	r3, r3
 3051              	.LVL251:
 3052              	.L168:
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3053              		.loc 1 566 58 is_stmt 1 view .LVU900
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3054              		.loc 1 566 29 view .LVU901
 3055 0038 0131     		adds	r1, r1, #1
 3056              	.LVL252:
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3057              		.loc 1 566 29 is_stmt 0 view .LVU902
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 79


 3058 003a 0135     		adds	r5, r5, #1
 3059 003c 0134     		adds	r4, r4, #1
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3060              		.loc 1 566 9 view .LVU903
 3061 003e 8E42     		cmp	r6, r1
 3062 0040 EFD1     		bne	.L169
 3063              	.LVL253:
 3064              	.L170:
 566:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3065              		.loc 1 566 9 view .LVU904
 3066              	.LBE49:
 563:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3067              		.loc 1 563 10 is_stmt 1 view .LVU905
 563:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3068              		.loc 1 563 21 is_stmt 0 view .LVU906
 3069 0042 C279     		ldrb	r2, [r0, #7]
 563:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3070              		.loc 1 563 10 view .LVU907
 3071 0044 002A     		cmp	r2, #0
 3072 0046 02D0     		beq	.L171
 563:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3073              		.loc 1 563 46 discriminator 1 view .LVU908
 3074 0048 002B     		cmp	r3, #0
 3075 004a E2D0     		beq	.L172
 3076              	.LVL254:
 3077              	.L166:
 593:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_adr_ack_delay_get( void )
 3078              		.loc 1 593 1 view .LVU909
 3079              		@ sp needed
 3080 004c F0BD     		pop	{r4, r5, r6, r7, pc}
 3081              	.LVL255:
 3082              	.L171:
 579:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3083              		.loc 1 579 5 is_stmt 1 view .LVU910
 579:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3084              		.loc 1 579 7 is_stmt 0 view .LVU911
 3085 004e 002B     		cmp	r3, #0
 3086 0050 FCD1     		bne	.L166
 3087              	.LBB50:
 588:lr1mac/src/smtc_real/src/region_ww2g4.c ****             min_dr_channel[i]        = 0;
 3088              		.loc 1 588 38 view .LVU912
 3089 0052 0124     		movs	r4, #1
 590:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 3090              		.loc 1 590 38 view .LVU913
 3091 0054 0526     		movs	r6, #5
 3092 0056 094A     		ldr	r2, .L181
 586:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3093              		.loc 1 586 33 view .LVU914
 3094 0058 0B48     		ldr	r0, .L181+12
 3095              	.LVL256:
 589:lr1mac/src/smtc_real/src/region_ww2g4.c ****             max_dr_channel[i]        = 5;
 3096              		.loc 1 589 38 view .LVU915
 3097 005a 0A4D     		ldr	r5, .L181+8
 3098              	.LVL257:
 3099              	.L175:
 586:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3100              		.loc 1 586 9 is_stmt 1 view .LVU916
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 80


 586:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3101              		.loc 1 586 33 is_stmt 0 view .LVU917
 3102 005c 9900     		lsls	r1, r3, #2
 586:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3103              		.loc 1 586 11 view .LVU918
 3104 005e 0958     		ldr	r1, [r1, r0]
 3105 0060 0029     		cmp	r1, #0
 3106 0062 06D0     		beq	.L174
 586:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3107              		.loc 1 586 42 discriminator 1 view .LVU919
 3108 0064 1178     		ldrb	r1, [r2]
 3109 0066 0029     		cmp	r1, #0
 3110 0068 03D1     		bne	.L174
 588:lr1mac/src/smtc_real/src/region_ww2g4.c ****             min_dr_channel[i]        = 0;
 3111              		.loc 1 588 13 is_stmt 1 view .LVU920
 589:lr1mac/src/smtc_real/src/region_ww2g4.c ****             max_dr_channel[i]        = 5;
 3112              		.loc 1 589 38 is_stmt 0 view .LVU921
 3113 006a 5955     		strb	r1, [r3, r5]
 590:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 3114              		.loc 1 590 38 view .LVU922
 3115 006c 0449     		ldr	r1, .L181+4
 588:lr1mac/src/smtc_real/src/region_ww2g4.c ****             min_dr_channel[i]        = 0;
 3116              		.loc 1 588 38 view .LVU923
 3117 006e 1470     		strb	r4, [r2]
 589:lr1mac/src/smtc_real/src/region_ww2g4.c ****             max_dr_channel[i]        = 5;
 3118              		.loc 1 589 13 is_stmt 1 view .LVU924
 590:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 3119              		.loc 1 590 13 view .LVU925
 590:lr1mac/src/smtc_real/src/region_ww2g4.c ****         }
 3120              		.loc 1 590 38 is_stmt 0 view .LVU926
 3121 0070 5E54     		strb	r6, [r3, r1]
 3122              	.L174:
 584:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3123              		.loc 1 584 54 is_stmt 1 discriminator 2 view .LVU927
 3124              	.LVL258:
 584:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3125              		.loc 1 584 25 discriminator 2 view .LVU928
 3126 0072 0133     		adds	r3, r3, #1
 3127              	.LVL259:
 584:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3128              		.loc 1 584 25 is_stmt 0 discriminator 2 view .LVU929
 3129 0074 0132     		adds	r2, r2, #1
 584:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3130              		.loc 1 584 5 discriminator 2 view .LVU930
 3131 0076 082B     		cmp	r3, #8
 3132 0078 F0D1     		bne	.L175
 3133 007a E7E7     		b	.L166
 3134              	.L182:
 3135              		.align	2
 3136              	.L181:
 3137 007c 00000000 		.word	.LANCHOR2
 3138 0080 00000000 		.word	.LANCHOR4
 3139 0084 00000000 		.word	.LANCHOR3
 3140 0088 00000000 		.word	.LANCHOR0
 3141              	.LBE50:
 3142              		.cfi_endproc
 3143              	.LFE34:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 81


 3145              		.section	.text.region_ww2g4_adr_ack_delay_get,"ax",%progbits
 3146              		.align	1
 3147              		.global	region_ww2g4_adr_ack_delay_get
 3148              		.syntax unified
 3149              		.code	16
 3150              		.thumb_func
 3151              		.fpu softvfp
 3153              	region_ww2g4_adr_ack_delay_get:
 3154              	.LFB35:
 595:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( ADR_ACK_DELAY_WW2G4 );
 3155              		.loc 1 595 1 is_stmt 1 view -0
 3156              		.cfi_startproc
 3157              		@ args = 0, pretend = 0, frame = 0
 3158              		@ frame_needed = 0, uses_anonymous_args = 0
 3159              		@ link register save eliminated.
 596:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3160              		.loc 1 596 5 view .LVU932
 597:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_adr_ack_limit_get( void )
 3161              		.loc 1 597 1 is_stmt 0 view .LVU933
 3162 0000 2020     		movs	r0, #32
 3163              		@ sp needed
 3164 0002 7047     		bx	lr
 3165              		.cfi_endproc
 3166              	.LFE35:
 3168              		.section	.text.region_ww2g4_adr_ack_limit_get,"ax",%progbits
 3169              		.align	1
 3170              		.global	region_ww2g4_adr_ack_limit_get
 3171              		.syntax unified
 3172              		.code	16
 3173              		.thumb_func
 3174              		.fpu softvfp
 3176              	region_ww2g4_adr_ack_limit_get:
 3177              	.LFB36:
 599:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( ADR_ACK_LIMIT_WW2G4 );
 3178              		.loc 1 599 1 is_stmt 1 view -0
 3179              		.cfi_startproc
 3180              		@ args = 0, pretend = 0, frame = 0
 3181              		@ frame_needed = 0, uses_anonymous_args = 0
 3182              		@ link register save eliminated.
 600:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3183              		.loc 1 600 5 view .LVU935
 601:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_sync_word_get( void )
 3184              		.loc 1 601 1 is_stmt 0 view .LVU936
 3185 0000 4020     		movs	r0, #64
 3186              		@ sp needed
 3187 0002 7047     		bx	lr
 3188              		.cfi_endproc
 3189              	.LFE36:
 3191              		.section	.text.region_ww2g4_sync_word_get,"ax",%progbits
 3192              		.align	1
 3193              		.global	region_ww2g4_sync_word_get
 3194              		.syntax unified
 3195              		.code	16
 3196              		.thumb_func
 3197              		.fpu softvfp
 3199              	region_ww2g4_sync_word_get:
 3200              	.LFB37:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 82


 603:lr1mac/src/smtc_real/src/region_ww2g4.c ****     return ( SYNC_WORD_WW2G4 );
 3201              		.loc 1 603 1 is_stmt 1 view -0
 3202              		.cfi_startproc
 3203              		@ args = 0, pretend = 0, frame = 0
 3204              		@ frame_needed = 0, uses_anonymous_args = 0
 3205              		@ link register save eliminated.
 604:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3206              		.loc 1 604 5 view .LVU938
 605:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 3207              		.loc 1 605 1 is_stmt 0 view .LVU939
 3208 0000 2120     		movs	r0, #33
 3209              		@ sp needed
 3210 0002 7047     		bx	lr
 3211              		.cfi_endproc
 3212              	.LFE37:
 3214              		.section	.rodata.region_ww2g4_tx_frequency_channel_set.str1.1,"aMS",%progbits,1
 3215              	.LC143:
 3216 0000 1B5B303B 		.ascii	"\033[0;31m\000"
 3216      33316D00 
 3217              	.LC145:
 3218 0008 4552524F 		.ascii	"ERROR: \000"
 3218      523A2000 
 3219              	.LC147:
 3220 0010 20657863 		.ascii	" exceed Channel number available : overflow\000"
 3220      65656420 
 3220      4368616E 
 3220      6E656C20 
 3220      6E756D62 
 3221              		.section	.text.region_ww2g4_tx_frequency_channel_set,"ax",%progbits
 3222              		.align	1
 3223              		.global	region_ww2g4_tx_frequency_channel_set
 3224              		.syntax unified
 3225              		.code	16
 3226              		.thumb_func
 3227              		.fpu softvfp
 3229              	region_ww2g4_tx_frequency_channel_set:
 3230              	.LVL260:
 3231              	.LFB38:
 608:lr1mac/src/smtc_real/src/region_ww2g4.c ****     // the freq is multiply by 2 because the region 2.4 given freqency coded over 24 bits and divid
 3232              		.loc 1 608 1 is_stmt 1 view -0
 3233              		.cfi_startproc
 3234              		@ args = 0, pretend = 0, frame = 0
 3235              		@ frame_needed = 0, uses_anonymous_args = 0
 610:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3236              		.loc 1 610 5 view .LVU941
 608:lr1mac/src/smtc_real/src/region_ww2g4.c ****     // the freq is multiply by 2 because the region 2.4 given freqency coded over 24 bits and divid
 3237              		.loc 1 608 1 is_stmt 0 view .LVU942
 3238 0000 10B5     		push	{r4, lr}
 3239              		.cfi_def_cfa_offset 8
 3240              		.cfi_offset 4, -8
 3241              		.cfi_offset 14, -4
 610:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3242              		.loc 1 610 7 view .LVU943
 3243 0002 0729     		cmp	r1, #7
 3244 0004 0ED9     		bls	.L187
 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3245              		.loc 1 612 9 is_stmt 1 view .LVU944
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 83


 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3246              		.loc 1 612 9 view .LVU945
 3247 0006 0948     		ldr	r0, .L189
 3248              	.LVL261:
 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3249              		.loc 1 612 9 is_stmt 0 view .LVU946
 3250 0008 FFF7FEFF 		bl	bsp_trace_print
 3251              	.LVL262:
 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3252              		.loc 1 612 9 is_stmt 1 view .LVU947
 3253 000c 0848     		ldr	r0, .L189+4
 3254 000e FFF7FEFF 		bl	bsp_trace_print
 3255              	.LVL263:
 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3256              		.loc 1 612 9 view .LVU948
 3257 0012 0848     		ldr	r0, .L189+8
 3258 0014 FFF7FEFF 		bl	bsp_trace_print
 3259              	.LVL264:
 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3260              		.loc 1 612 9 view .LVU949
 3261 0018 0748     		ldr	r0, .L189+12
 3262 001a FFF7FEFF 		bl	bsp_trace_print
 3263              	.LVL265:
 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3264              		.loc 1 612 9 view .LVU950
 612:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3265              		.loc 1 612 77 view .LVU951
 613:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3266              		.loc 1 613 9 view .LVU952
 3267 001e FFF7FEFF 		bl	bsp_mcu_handle_lr1mac_issue
 3268              	.LVL266:
 3269              	.L186:
 619:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 3270              		.loc 1 619 1 is_stmt 0 view .LVU953
 3271              		@ sp needed
 3272 0022 10BD     		pop	{r4, pc}
 3273              	.LVL267:
 3274              	.L187:
 617:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3275              		.loc 1 617 9 is_stmt 1 view .LVU954
 617:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3276              		.loc 1 617 37 is_stmt 0 view .LVU955
 3277 0024 054B     		ldr	r3, .L189+16
 3278 0026 8900     		lsls	r1, r1, #2
 3279              	.LVL268:
 617:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3280              		.loc 1 617 37 view .LVU956
 3281 0028 C850     		str	r0, [r1, r3]
 619:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 3282              		.loc 1 619 1 view .LVU957
 3283 002a FAE7     		b	.L186
 3284              	.L190:
 3285              		.align	2
 3286              	.L189:
 3287 002c 00000000 		.word	.LC143
 3288 0030 08000000 		.word	.LC145
 3289 0034 10000000 		.word	.LC147
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 84


 3290 0038 00000000 		.word	.LC6
 3291 003c 00000000 		.word	.LANCHOR0
 3292              		.cfi_endproc
 3293              	.LFE38:
 3295              		.section	.text.region_ww2g4_rx1_frequency_channel_set,"ax",%progbits
 3296              		.align	1
 3297              		.global	region_ww2g4_rx1_frequency_channel_set
 3298              		.syntax unified
 3299              		.code	16
 3300              		.thumb_func
 3301              		.fpu softvfp
 3303              	region_ww2g4_rx1_frequency_channel_set:
 3304              	.LVL269:
 3305              	.LFB39:
 622:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3306              		.loc 1 622 1 is_stmt 1 view -0
 3307              		.cfi_startproc
 3308              		@ args = 0, pretend = 0, frame = 0
 3309              		@ frame_needed = 0, uses_anonymous_args = 0
 623:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3310              		.loc 1 623 5 view .LVU959
 622:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3311              		.loc 1 622 1 is_stmt 0 view .LVU960
 3312 0000 10B5     		push	{r4, lr}
 3313              		.cfi_def_cfa_offset 8
 3314              		.cfi_offset 4, -8
 3315              		.cfi_offset 14, -4
 623:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3316              		.loc 1 623 7 view .LVU961
 3317 0002 0729     		cmp	r1, #7
 3318 0004 0ED9     		bls	.L192
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3319              		.loc 1 625 9 is_stmt 1 view .LVU962
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3320              		.loc 1 625 9 view .LVU963
 3321 0006 0948     		ldr	r0, .L194
 3322              	.LVL270:
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3323              		.loc 1 625 9 is_stmt 0 view .LVU964
 3324 0008 FFF7FEFF 		bl	bsp_trace_print
 3325              	.LVL271:
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3326              		.loc 1 625 9 is_stmt 1 view .LVU965
 3327 000c 0848     		ldr	r0, .L194+4
 3328 000e FFF7FEFF 		bl	bsp_trace_print
 3329              	.LVL272:
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3330              		.loc 1 625 9 view .LVU966
 3331 0012 0848     		ldr	r0, .L194+8
 3332 0014 FFF7FEFF 		bl	bsp_trace_print
 3333              	.LVL273:
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3334              		.loc 1 625 9 view .LVU967
 3335 0018 0748     		ldr	r0, .L194+12
 3336 001a FFF7FEFF 		bl	bsp_trace_print
 3337              	.LVL274:
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 85


 3338              		.loc 1 625 9 view .LVU968
 625:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3339              		.loc 1 625 77 view .LVU969
 626:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3340              		.loc 1 626 9 view .LVU970
 3341 001e FFF7FEFF 		bl	bsp_mcu_handle_lr1mac_issue
 3342              	.LVL275:
 3343              	.L191:
 632:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_min_dr_channel_set( uint8_t dr, uint8_t index )
 3344              		.loc 1 632 1 is_stmt 0 view .LVU971
 3345              		@ sp needed
 3346 0022 10BD     		pop	{r4, pc}
 3347              	.LVL276:
 3348              	.L192:
 630:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3349              		.loc 1 630 9 is_stmt 1 view .LVU972
 630:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3350              		.loc 1 630 38 is_stmt 0 view .LVU973
 3351 0024 054B     		ldr	r3, .L194+16
 3352 0026 8900     		lsls	r1, r1, #2
 3353              	.LVL277:
 630:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3354              		.loc 1 630 38 view .LVU974
 3355 0028 C850     		str	r0, [r1, r3]
 632:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_min_dr_channel_set( uint8_t dr, uint8_t index )
 3356              		.loc 1 632 1 view .LVU975
 3357 002a FAE7     		b	.L191
 3358              	.L195:
 3359              		.align	2
 3360              	.L194:
 3361 002c 00000000 		.word	.LC143
 3362 0030 08000000 		.word	.LC145
 3363 0034 10000000 		.word	.LC147
 3364 0038 00000000 		.word	.LC6
 3365 003c 00000000 		.word	.LANCHOR1
 3366              		.cfi_endproc
 3367              	.LFE39:
 3369              		.section	.text.region_ww2g4_min_dr_channel_set,"ax",%progbits
 3370              		.align	1
 3371              		.global	region_ww2g4_min_dr_channel_set
 3372              		.syntax unified
 3373              		.code	16
 3374              		.thumb_func
 3375              		.fpu softvfp
 3377              	region_ww2g4_min_dr_channel_set:
 3378              	.LVL278:
 3379              	.LFB40:
 634:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3380              		.loc 1 634 1 is_stmt 1 view -0
 3381              		.cfi_startproc
 3382              		@ args = 0, pretend = 0, frame = 0
 3383              		@ frame_needed = 0, uses_anonymous_args = 0
 635:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3384              		.loc 1 635 5 view .LVU977
 634:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3385              		.loc 1 634 1 is_stmt 0 view .LVU978
 3386 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 86


 3387              		.cfi_def_cfa_offset 8
 3388              		.cfi_offset 4, -8
 3389              		.cfi_offset 14, -4
 635:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3390              		.loc 1 635 7 view .LVU979
 3391 0002 0729     		cmp	r1, #7
 3392 0004 0ED9     		bls	.L197
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3393              		.loc 1 637 9 is_stmt 1 view .LVU980
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3394              		.loc 1 637 9 view .LVU981
 3395 0006 0948     		ldr	r0, .L199
 3396              	.LVL279:
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3397              		.loc 1 637 9 is_stmt 0 view .LVU982
 3398 0008 FFF7FEFF 		bl	bsp_trace_print
 3399              	.LVL280:
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3400              		.loc 1 637 9 is_stmt 1 view .LVU983
 3401 000c 0848     		ldr	r0, .L199+4
 3402 000e FFF7FEFF 		bl	bsp_trace_print
 3403              	.LVL281:
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3404              		.loc 1 637 9 view .LVU984
 3405 0012 0848     		ldr	r0, .L199+8
 3406 0014 FFF7FEFF 		bl	bsp_trace_print
 3407              	.LVL282:
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3408              		.loc 1 637 9 view .LVU985
 3409 0018 0748     		ldr	r0, .L199+12
 3410 001a FFF7FEFF 		bl	bsp_trace_print
 3411              	.LVL283:
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3412              		.loc 1 637 9 view .LVU986
 637:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3413              		.loc 1 637 77 view .LVU987
 638:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3414              		.loc 1 638 9 view .LVU988
 3415 001e FFF7FEFF 		bl	bsp_mcu_handle_lr1mac_issue
 3416              	.LVL284:
 3417              	.L196:
 644:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_max_dr_channel_set( uint8_t dr, uint8_t index )
 3418              		.loc 1 644 1 is_stmt 0 view .LVU989
 3419              		@ sp needed
 3420 0022 10BD     		pop	{r4, pc}
 3421              	.LVL285:
 3422              	.L197:
 642:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3423              		.loc 1 642 9 is_stmt 1 view .LVU990
 642:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3424              		.loc 1 642 31 is_stmt 0 view .LVU991
 3425 0024 054B     		ldr	r3, .L199+16
 3426 0026 5854     		strb	r0, [r3, r1]
 644:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_max_dr_channel_set( uint8_t dr, uint8_t index )
 3427              		.loc 1 644 1 view .LVU992
 3428 0028 FBE7     		b	.L196
 3429              	.L200:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 87


 3430 002a C046     		.align	2
 3431              	.L199:
 3432 002c 00000000 		.word	.LC143
 3433 0030 08000000 		.word	.LC145
 3434 0034 10000000 		.word	.LC147
 3435 0038 00000000 		.word	.LC6
 3436 003c 00000000 		.word	.LANCHOR3
 3437              		.cfi_endproc
 3438              	.LFE40:
 3440              		.section	.text.region_ww2g4_max_dr_channel_set,"ax",%progbits
 3441              		.align	1
 3442              		.global	region_ww2g4_max_dr_channel_set
 3443              		.syntax unified
 3444              		.code	16
 3445              		.thumb_func
 3446              		.fpu softvfp
 3448              	region_ww2g4_max_dr_channel_set:
 3449              	.LVL286:
 3450              	.LFB41:
 646:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3451              		.loc 1 646 1 is_stmt 1 view -0
 3452              		.cfi_startproc
 3453              		@ args = 0, pretend = 0, frame = 0
 3454              		@ frame_needed = 0, uses_anonymous_args = 0
 647:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3455              		.loc 1 647 5 view .LVU994
 646:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3456              		.loc 1 646 1 is_stmt 0 view .LVU995
 3457 0000 10B5     		push	{r4, lr}
 3458              		.cfi_def_cfa_offset 8
 3459              		.cfi_offset 4, -8
 3460              		.cfi_offset 14, -4
 647:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3461              		.loc 1 647 7 view .LVU996
 3462 0002 0729     		cmp	r1, #7
 3463 0004 0ED9     		bls	.L202
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3464              		.loc 1 649 9 is_stmt 1 view .LVU997
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3465              		.loc 1 649 9 view .LVU998
 3466 0006 0948     		ldr	r0, .L204
 3467              	.LVL287:
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3468              		.loc 1 649 9 is_stmt 0 view .LVU999
 3469 0008 FFF7FEFF 		bl	bsp_trace_print
 3470              	.LVL288:
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3471              		.loc 1 649 9 is_stmt 1 view .LVU1000
 3472 000c 0848     		ldr	r0, .L204+4
 3473 000e FFF7FEFF 		bl	bsp_trace_print
 3474              	.LVL289:
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3475              		.loc 1 649 9 view .LVU1001
 3476 0012 0848     		ldr	r0, .L204+8
 3477 0014 FFF7FEFF 		bl	bsp_trace_print
 3478              	.LVL290:
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 88


 3479              		.loc 1 649 9 view .LVU1002
 3480 0018 0748     		ldr	r0, .L204+12
 3481 001a FFF7FEFF 		bl	bsp_trace_print
 3482              	.LVL291:
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3483              		.loc 1 649 9 view .LVU1003
 649:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3484              		.loc 1 649 77 view .LVU1004
 650:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3485              		.loc 1 650 9 view .LVU1005
 3486 001e FFF7FEFF 		bl	bsp_mcu_handle_lr1mac_issue
 3487              	.LVL292:
 3488              	.L201:
 656:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_channel_enabled_set( uint8_t enable, uint8_t index )
 3489              		.loc 1 656 1 is_stmt 0 view .LVU1006
 3490              		@ sp needed
 3491 0022 10BD     		pop	{r4, pc}
 3492              	.LVL293:
 3493              	.L202:
 654:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3494              		.loc 1 654 9 is_stmt 1 view .LVU1007
 654:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3495              		.loc 1 654 31 is_stmt 0 view .LVU1008
 3496 0024 054B     		ldr	r3, .L204+16
 3497 0026 5854     		strb	r0, [r3, r1]
 656:lr1mac/src/smtc_real/src/region_ww2g4.c **** void region_ww2g4_channel_enabled_set( uint8_t enable, uint8_t index )
 3498              		.loc 1 656 1 view .LVU1009
 3499 0028 FBE7     		b	.L201
 3500              	.L205:
 3501 002a C046     		.align	2
 3502              	.L204:
 3503 002c 00000000 		.word	.LC143
 3504 0030 08000000 		.word	.LC145
 3505 0034 10000000 		.word	.LC147
 3506 0038 00000000 		.word	.LC6
 3507 003c 00000000 		.word	.LANCHOR4
 3508              		.cfi_endproc
 3509              	.LFE41:
 3511              		.section	.text.region_ww2g4_channel_enabled_set,"ax",%progbits
 3512              		.align	1
 3513              		.global	region_ww2g4_channel_enabled_set
 3514              		.syntax unified
 3515              		.code	16
 3516              		.thumb_func
 3517              		.fpu softvfp
 3519              	region_ww2g4_channel_enabled_set:
 3520              	.LVL294:
 3521              	.LFB42:
 658:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3522              		.loc 1 658 1 is_stmt 1 view -0
 3523              		.cfi_startproc
 3524              		@ args = 0, pretend = 0, frame = 0
 3525              		@ frame_needed = 0, uses_anonymous_args = 0
 659:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3526              		.loc 1 659 5 view .LVU1011
 658:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3527              		.loc 1 658 1 is_stmt 0 view .LVU1012
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 89


 3528 0000 10B5     		push	{r4, lr}
 3529              		.cfi_def_cfa_offset 8
 3530              		.cfi_offset 4, -8
 3531              		.cfi_offset 14, -4
 659:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3532              		.loc 1 659 7 view .LVU1013
 3533 0002 0729     		cmp	r1, #7
 3534 0004 0ED9     		bls	.L207
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3535              		.loc 1 661 9 is_stmt 1 view .LVU1014
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3536              		.loc 1 661 9 view .LVU1015
 3537 0006 0948     		ldr	r0, .L209
 3538              	.LVL295:
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3539              		.loc 1 661 9 is_stmt 0 view .LVU1016
 3540 0008 FFF7FEFF 		bl	bsp_trace_print
 3541              	.LVL296:
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3542              		.loc 1 661 9 is_stmt 1 view .LVU1017
 3543 000c 0848     		ldr	r0, .L209+4
 3544 000e FFF7FEFF 		bl	bsp_trace_print
 3545              	.LVL297:
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3546              		.loc 1 661 9 view .LVU1018
 3547 0012 0848     		ldr	r0, .L209+8
 3548 0014 FFF7FEFF 		bl	bsp_trace_print
 3549              	.LVL298:
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3550              		.loc 1 661 9 view .LVU1019
 3551 0018 0748     		ldr	r0, .L209+12
 3552 001a FFF7FEFF 		bl	bsp_trace_print
 3553              	.LVL299:
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3554              		.loc 1 661 9 view .LVU1020
 661:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3555              		.loc 1 661 77 view .LVU1021
 662:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3556              		.loc 1 662 9 view .LVU1022
 3557 001e FFF7FEFF 		bl	bsp_mcu_handle_lr1mac_issue
 3558              	.LVL300:
 3559              	.L206:
 668:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 3560              		.loc 1 668 1 is_stmt 0 view .LVU1023
 3561              		@ sp needed
 3562 0022 10BD     		pop	{r4, pc}
 3563              	.LVL301:
 3564              	.L207:
 666:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3565              		.loc 1 666 9 is_stmt 1 view .LVU1024
 666:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3566              		.loc 1 666 38 is_stmt 0 view .LVU1025
 3567 0024 054B     		ldr	r3, .L209+16
 3568 0026 5854     		strb	r0, [r3, r1]
 668:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 3569              		.loc 1 668 1 view .LVU1026
 3570 0028 FBE7     		b	.L206
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 90


 3571              	.L210:
 3572 002a C046     		.align	2
 3573              	.L209:
 3574 002c 00000000 		.word	.LC143
 3575 0030 08000000 		.word	.LC145
 3576 0034 10000000 		.word	.LC147
 3577 0038 00000000 		.word	.LC6
 3578 003c 00000000 		.word	.LANCHOR2
 3579              		.cfi_endproc
 3580              	.LFE42:
 3582              		.section	.text.region_ww2g4_tx_frequency_channel_get,"ax",%progbits
 3583              		.align	1
 3584              		.global	region_ww2g4_tx_frequency_channel_get
 3585              		.syntax unified
 3586              		.code	16
 3587              		.thumb_func
 3588              		.fpu softvfp
 3590              	region_ww2g4_tx_frequency_channel_get:
 3591              	.LVL302:
 3592              	.LFB43:
 671:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3593              		.loc 1 671 1 is_stmt 1 view -0
 3594              		.cfi_startproc
 3595              		@ args = 0, pretend = 0, frame = 0
 3596              		@ frame_needed = 0, uses_anonymous_args = 0
 672:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3597              		.loc 1 672 5 view .LVU1028
 671:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3598              		.loc 1 671 1 is_stmt 0 view .LVU1029
 3599 0000 10B5     		push	{r4, lr}
 3600              		.cfi_def_cfa_offset 8
 3601              		.cfi_offset 4, -8
 3602              		.cfi_offset 14, -4
 671:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3603              		.loc 1 671 1 view .LVU1030
 3604 0002 0400     		movs	r4, r0
 672:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3605              		.loc 1 672 7 view .LVU1031
 3606 0004 0728     		cmp	r0, #7
 3607 0006 0DD9     		bls	.L212
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3608              		.loc 1 674 9 is_stmt 1 view .LVU1032
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3609              		.loc 1 674 9 view .LVU1033
 3610 0008 0848     		ldr	r0, .L213
 3611              	.LVL303:
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3612              		.loc 1 674 9 is_stmt 0 view .LVU1034
 3613 000a FFF7FEFF 		bl	bsp_trace_print
 3614              	.LVL304:
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3615              		.loc 1 674 9 is_stmt 1 view .LVU1035
 3616 000e 0848     		ldr	r0, .L213+4
 3617 0010 FFF7FEFF 		bl	bsp_trace_print
 3618              	.LVL305:
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3619              		.loc 1 674 9 view .LVU1036
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 91


 3620 0014 0748     		ldr	r0, .L213+8
 3621 0016 FFF7FEFF 		bl	bsp_trace_print
 3622              	.LVL306:
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3623              		.loc 1 674 9 view .LVU1037
 3624 001a 0748     		ldr	r0, .L213+12
 3625 001c FFF7FEFF 		bl	bsp_trace_print
 3626              	.LVL307:
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3627              		.loc 1 674 9 view .LVU1038
 674:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3628              		.loc 1 674 77 view .LVU1039
 675:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3629              		.loc 1 675 9 view .LVU1040
 3630 0020 FFF7FEFF 		bl	bsp_mcu_handle_lr1mac_issue
 3631              	.LVL308:
 3632              	.L212:
 677:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3633              		.loc 1 677 5 view .LVU1041
 677:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3634              		.loc 1 677 34 is_stmt 0 view .LVU1042
 3635 0024 054B     		ldr	r3, .L213+16
 3636 0026 A400     		lsls	r4, r4, #2
 3637 0028 E058     		ldr	r0, [r4, r3]
 678:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint32_t region_ww2g4_rx1_frequency_channel_get( uint8_t index )
 3638              		.loc 1 678 1 view .LVU1043
 3639              		@ sp needed
 3640 002a 10BD     		pop	{r4, pc}
 3641              	.L214:
 3642              		.align	2
 3643              	.L213:
 3644 002c 00000000 		.word	.LC143
 3645 0030 08000000 		.word	.LC145
 3646 0034 10000000 		.word	.LC147
 3647 0038 00000000 		.word	.LC6
 3648 003c 00000000 		.word	.LANCHOR0
 3649              		.cfi_endproc
 3650              	.LFE43:
 3652              		.section	.text.region_ww2g4_rx1_frequency_channel_get,"ax",%progbits
 3653              		.align	1
 3654              		.global	region_ww2g4_rx1_frequency_channel_get
 3655              		.syntax unified
 3656              		.code	16
 3657              		.thumb_func
 3658              		.fpu softvfp
 3660              	region_ww2g4_rx1_frequency_channel_get:
 3661              	.LVL309:
 3662              	.LFB44:
 680:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3663              		.loc 1 680 1 is_stmt 1 view -0
 3664              		.cfi_startproc
 3665              		@ args = 0, pretend = 0, frame = 0
 3666              		@ frame_needed = 0, uses_anonymous_args = 0
 681:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3667              		.loc 1 681 5 view .LVU1045
 680:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3668              		.loc 1 680 1 is_stmt 0 view .LVU1046
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 92


 3669 0000 10B5     		push	{r4, lr}
 3670              		.cfi_def_cfa_offset 8
 3671              		.cfi_offset 4, -8
 3672              		.cfi_offset 14, -4
 680:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3673              		.loc 1 680 1 view .LVU1047
 3674 0002 0400     		movs	r4, r0
 681:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3675              		.loc 1 681 7 view .LVU1048
 3676 0004 0728     		cmp	r0, #7
 3677 0006 0DD9     		bls	.L216
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3678              		.loc 1 683 9 is_stmt 1 view .LVU1049
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3679              		.loc 1 683 9 view .LVU1050
 3680 0008 0848     		ldr	r0, .L217
 3681              	.LVL310:
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3682              		.loc 1 683 9 is_stmt 0 view .LVU1051
 3683 000a FFF7FEFF 		bl	bsp_trace_print
 3684              	.LVL311:
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3685              		.loc 1 683 9 is_stmt 1 view .LVU1052
 3686 000e 0848     		ldr	r0, .L217+4
 3687 0010 FFF7FEFF 		bl	bsp_trace_print
 3688              	.LVL312:
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3689              		.loc 1 683 9 view .LVU1053
 3690 0014 0748     		ldr	r0, .L217+8
 3691 0016 FFF7FEFF 		bl	bsp_trace_print
 3692              	.LVL313:
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3693              		.loc 1 683 9 view .LVU1054
 3694 001a 0748     		ldr	r0, .L217+12
 3695 001c FFF7FEFF 		bl	bsp_trace_print
 3696              	.LVL314:
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3697              		.loc 1 683 9 view .LVU1055
 683:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3698              		.loc 1 683 77 view .LVU1056
 684:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3699              		.loc 1 684 9 view .LVU1057
 3700 0020 FFF7FEFF 		bl	bsp_mcu_handle_lr1mac_issue
 3701              	.LVL315:
 3702              	.L216:
 686:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3703              		.loc 1 686 5 view .LVU1058
 686:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3704              		.loc 1 686 35 is_stmt 0 view .LVU1059
 3705 0024 054B     		ldr	r3, .L217+16
 3706 0026 A400     		lsls	r4, r4, #2
 3707 0028 E058     		ldr	r0, [r4, r3]
 687:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_min_dr_channel_get( void )
 3708              		.loc 1 687 1 view .LVU1060
 3709              		@ sp needed
 3710 002a 10BD     		pop	{r4, pc}
 3711              	.L218:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 93


 3712              		.align	2
 3713              	.L217:
 3714 002c 00000000 		.word	.LC143
 3715 0030 08000000 		.word	.LC145
 3716 0034 10000000 		.word	.LC147
 3717 0038 00000000 		.word	.LC6
 3718 003c 00000000 		.word	.LANCHOR1
 3719              		.cfi_endproc
 3720              	.LFE44:
 3722              		.section	.text.region_ww2g4_min_dr_channel_get,"ax",%progbits
 3723              		.align	1
 3724              		.global	region_ww2g4_min_dr_channel_get
 3725              		.syntax unified
 3726              		.code	16
 3727              		.thumb_func
 3728              		.fpu softvfp
 3730              	region_ww2g4_min_dr_channel_get:
 3731              	.LFB45:
 689:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t min = MAX_DR_WW2G4;  // start with the max dr and search a dr inferior
 3732              		.loc 1 689 1 is_stmt 1 view -0
 3733              		.cfi_startproc
 3734              		@ args = 0, pretend = 0, frame = 0
 3735              		@ frame_needed = 0, uses_anonymous_args = 0
 690:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 3736              		.loc 1 690 5 view .LVU1062
 3737              	.LVL316:
 691:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3738              		.loc 1 691 5 view .LVU1063
 3739              	.LBB51:
 691:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3740              		.loc 1 691 10 view .LVU1064
 691:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3741              		.loc 1 691 25 view .LVU1065
 3742              	.LBE51:
 689:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t min = MAX_DR_WW2G4;  // start with the max dr and search a dr inferior
 3743              		.loc 1 689 1 is_stmt 0 view .LVU1066
 3744 0000 0023     		movs	r3, #0
 690:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 3745              		.loc 1 690 13 view .LVU1067
 3746 0002 0720     		movs	r0, #7
 689:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t min = MAX_DR_WW2G4;  // start with the max dr and search a dr inferior
 3747              		.loc 1 689 1 view .LVU1068
 3748 0004 30B5     		push	{r4, r5, lr}
 3749              		.cfi_def_cfa_offset 12
 3750              		.cfi_offset 4, -12
 3751              		.cfi_offset 5, -8
 3752              		.cfi_offset 14, -4
 3753              	.LBB52:
 693:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3754              		.loc 1 693 29 view .LVU1069
 3755 0006 0649     		ldr	r1, .L224
 693:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3756              		.loc 1 693 67 view .LVU1070
 3757 0008 064C     		ldr	r4, .L224+4
 3758              	.LVL317:
 3759              	.L221:
 693:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 94


 3760              		.loc 1 693 9 is_stmt 1 view .LVU1071
 693:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3761              		.loc 1 693 29 is_stmt 0 view .LVU1072
 3762 000a 5A5C     		ldrb	r2, [r3, r1]
 693:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3763              		.loc 1 693 11 view .LVU1073
 3764 000c 9042     		cmp	r0, r2
 3765 000e 03D9     		bls	.L220
 693:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3766              		.loc 1 693 41 view .LVU1074
 3767 0010 1D5D     		ldrb	r5, [r3, r4]
 3768 0012 012D     		cmp	r5, #1
 3769 0014 00D1     		bne	.L220
 3770 0016 1000     		movs	r0, r2
 3771              	.LVL318:
 3772              	.L220:
 691:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3773              		.loc 1 691 54 is_stmt 1 view .LVU1075
 691:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3774              		.loc 1 691 25 view .LVU1076
 3775 0018 0133     		adds	r3, r3, #1
 3776              	.LVL319:
 691:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3777              		.loc 1 691 5 is_stmt 0 view .LVU1077
 3778 001a 082B     		cmp	r3, #8
 3779 001c F5D1     		bne	.L221
 3780              	.LBE52:
 699:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_max_dr_channel_get( void )
 3781              		.loc 1 699 1 view .LVU1078
 3782              		@ sp needed
 3783 001e 30BD     		pop	{r4, r5, pc}
 3784              	.L225:
 3785              		.align	2
 3786              	.L224:
 3787 0020 00000000 		.word	.LANCHOR3
 3788 0024 00000000 		.word	.LANCHOR2
 3789              		.cfi_endproc
 3790              	.LFE45:
 3792              		.section	.text.region_ww2g4_max_dr_channel_get,"ax",%progbits
 3793              		.align	1
 3794              		.global	region_ww2g4_max_dr_channel_get
 3795              		.syntax unified
 3796              		.code	16
 3797              		.thumb_func
 3798              		.fpu softvfp
 3800              	region_ww2g4_max_dr_channel_get:
 3801              	.LFB46:
 701:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t max = MIN_DR_WW2G4;  // start with the min dr and search a dr superior
 3802              		.loc 1 701 1 is_stmt 1 view -0
 3803              		.cfi_startproc
 3804              		@ args = 0, pretend = 0, frame = 0
 3805              		@ frame_needed = 0, uses_anonymous_args = 0
 702:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 3806              		.loc 1 702 5 view .LVU1080
 3807              	.LVL320:
 703:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( max_dr_channel[i] > max ) && ( channel_index_enabled[i] == CHANNEL_ENABLED ) )
 3808              		.loc 1 703 5 view .LVU1081
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 95


 3809              	.LBB53:
 703:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( max_dr_channel[i] > max ) && ( channel_index_enabled[i] == CHANNEL_ENABLED ) )
 3810              		.loc 1 703 10 view .LVU1082
 703:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( max_dr_channel[i] > max ) && ( channel_index_enabled[i] == CHANNEL_ENABLED ) )
 3811              		.loc 1 703 25 view .LVU1083
 3812              	.LBE53:
 701:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t max = MIN_DR_WW2G4;  // start with the min dr and search a dr superior
 3813              		.loc 1 701 1 is_stmt 0 view .LVU1084
 3814 0000 0023     		movs	r3, #0
 702:lr1mac/src/smtc_real/src/region_ww2g4.c ****     for( uint8_t i = 0; i < NUMBER_OF_CHANNEL_WW2G4; i++ )
 3815              		.loc 1 702 13 view .LVU1085
 3816 0002 1800     		movs	r0, r3
 701:lr1mac/src/smtc_real/src/region_ww2g4.c ****     uint8_t max = MIN_DR_WW2G4;  // start with the min dr and search a dr superior
 3817              		.loc 1 701 1 view .LVU1086
 3818 0004 30B5     		push	{r4, r5, lr}
 3819              		.cfi_def_cfa_offset 12
 3820              		.cfi_offset 4, -12
 3821              		.cfi_offset 5, -8
 3822              		.cfi_offset 14, -4
 3823              	.LBB54:
 704:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3824              		.loc 1 704 29 view .LVU1087
 3825 0006 0649     		ldr	r1, .L231
 704:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3826              		.loc 1 704 67 view .LVU1088
 3827 0008 064C     		ldr	r4, .L231+4
 3828              	.LVL321:
 3829              	.L228:
 704:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3830              		.loc 1 704 9 is_stmt 1 view .LVU1089
 704:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3831              		.loc 1 704 29 is_stmt 0 view .LVU1090
 3832 000a 5A5C     		ldrb	r2, [r3, r1]
 704:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3833              		.loc 1 704 11 view .LVU1091
 3834 000c 9042     		cmp	r0, r2
 3835 000e 03D2     		bcs	.L227
 704:lr1mac/src/smtc_real/src/region_ww2g4.c ****         {
 3836              		.loc 1 704 41 view .LVU1092
 3837 0010 1D5D     		ldrb	r5, [r3, r4]
 3838 0012 012D     		cmp	r5, #1
 3839 0014 00D1     		bne	.L227
 3840 0016 1000     		movs	r0, r2
 3841              	.LVL322:
 3842              	.L227:
 703:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( max_dr_channel[i] > max ) && ( channel_index_enabled[i] == CHANNEL_ENABLED ) )
 3843              		.loc 1 703 54 is_stmt 1 view .LVU1093
 703:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( max_dr_channel[i] > max ) && ( channel_index_enabled[i] == CHANNEL_ENABLED ) )
 3844              		.loc 1 703 25 view .LVU1094
 3845 0018 0133     		adds	r3, r3, #1
 3846              	.LVL323:
 703:lr1mac/src/smtc_real/src/region_ww2g4.c ****         if( ( max_dr_channel[i] > max ) && ( channel_index_enabled[i] == CHANNEL_ENABLED ) )
 3847              		.loc 1 703 5 is_stmt 0 view .LVU1095
 3848 001a 082B     		cmp	r3, #8
 3849 001c F5D1     		bne	.L228
 3850              	.LBE54:
 709:lr1mac/src/smtc_real/src/region_ww2g4.c **** uint8_t region_ww2g4_channel_enabled_get( uint8_t index )
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 96


 3851              		.loc 1 709 1 view .LVU1096
 3852              		@ sp needed
 3853 001e 30BD     		pop	{r4, r5, pc}
 3854              	.L232:
 3855              		.align	2
 3856              	.L231:
 3857 0020 00000000 		.word	.LANCHOR4
 3858 0024 00000000 		.word	.LANCHOR2
 3859              		.cfi_endproc
 3860              	.LFE46:
 3862              		.section	.text.region_ww2g4_channel_enabled_get,"ax",%progbits
 3863              		.align	1
 3864              		.global	region_ww2g4_channel_enabled_get
 3865              		.syntax unified
 3866              		.code	16
 3867              		.thumb_func
 3868              		.fpu softvfp
 3870              	region_ww2g4_channel_enabled_get:
 3871              	.LVL324:
 3872              	.LFB47:
 711:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3873              		.loc 1 711 1 is_stmt 1 view -0
 3874              		.cfi_startproc
 3875              		@ args = 0, pretend = 0, frame = 0
 3876              		@ frame_needed = 0, uses_anonymous_args = 0
 712:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3877              		.loc 1 712 5 view .LVU1098
 711:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3878              		.loc 1 711 1 is_stmt 0 view .LVU1099
 3879 0000 10B5     		push	{r4, lr}
 3880              		.cfi_def_cfa_offset 8
 3881              		.cfi_offset 4, -8
 3882              		.cfi_offset 14, -4
 711:lr1mac/src/smtc_real/src/region_ww2g4.c ****     if( index >= NUMBER_OF_CHANNEL_WW2G4 )
 3883              		.loc 1 711 1 view .LVU1100
 3884 0002 0400     		movs	r4, r0
 712:lr1mac/src/smtc_real/src/region_ww2g4.c ****     {
 3885              		.loc 1 712 7 view .LVU1101
 3886 0004 0728     		cmp	r0, #7
 3887 0006 0DD9     		bls	.L234
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3888              		.loc 1 714 9 is_stmt 1 view .LVU1102
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3889              		.loc 1 714 9 view .LVU1103
 3890 0008 0848     		ldr	r0, .L235
 3891              	.LVL325:
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3892              		.loc 1 714 9 is_stmt 0 view .LVU1104
 3893 000a FFF7FEFF 		bl	bsp_trace_print
 3894              	.LVL326:
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3895              		.loc 1 714 9 is_stmt 1 view .LVU1105
 3896 000e 0848     		ldr	r0, .L235+4
 3897 0010 FFF7FEFF 		bl	bsp_trace_print
 3898              	.LVL327:
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3899              		.loc 1 714 9 view .LVU1106
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 97


 3900 0014 0748     		ldr	r0, .L235+8
 3901 0016 FFF7FEFF 		bl	bsp_trace_print
 3902              	.LVL328:
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3903              		.loc 1 714 9 view .LVU1107
 3904 001a 0748     		ldr	r0, .L235+12
 3905 001c FFF7FEFF 		bl	bsp_trace_print
 3906              	.LVL329:
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3907              		.loc 1 714 9 view .LVU1108
 714:lr1mac/src/smtc_real/src/region_ww2g4.c ****         bsp_mcu_handle_lr1mac_issue( );
 3908              		.loc 1 714 77 view .LVU1109
 715:lr1mac/src/smtc_real/src/region_ww2g4.c ****     }
 3909              		.loc 1 715 9 view .LVU1110
 3910 0020 FFF7FEFF 		bl	bsp_mcu_handle_lr1mac_issue
 3911              	.LVL330:
 3912              	.L234:
 717:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3913              		.loc 1 717 5 view .LVU1111
 717:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3914              		.loc 1 717 35 is_stmt 0 view .LVU1112
 3915 0024 054B     		ldr	r3, .L235+16
 718:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 3916              		.loc 1 718 1 view .LVU1113
 3917              		@ sp needed
 717:lr1mac/src/smtc_real/src/region_ww2g4.c **** }
 3918              		.loc 1 717 35 view .LVU1114
 3919 0026 185D     		ldrb	r0, [r3, r4]
 718:lr1mac/src/smtc_real/src/region_ww2g4.c **** 
 3920              		.loc 1 718 1 view .LVU1115
 3921 0028 10BD     		pop	{r4, pc}
 3922              	.L236:
 3923 002a C046     		.align	2
 3924              	.L235:
 3925 002c 00000000 		.word	.LC143
 3926 0030 08000000 		.word	.LC145
 3927 0034 10000000 		.word	.LC147
 3928 0038 00000000 		.word	.LC6
 3929 003c 00000000 		.word	.LANCHOR2
 3930              		.cfi_endproc
 3931              	.LFE47:
 3933              		.section	.bss.channel_index_enabled,"aw",%nobits
 3934              		.align	2
 3935              		.set	.LANCHOR2,. + 0
 3938              	channel_index_enabled:
 3939 0000 00000000 		.space	8
 3939      00000000 
 3940              		.section	.bss.dr_distribution,"aw",%nobits
 3941              		.align	2
 3942              		.set	.LANCHOR8,. + 0
 3945              	dr_distribution:
 3946 0000 00000000 		.space	8
 3946      00000000 
 3947              		.section	.bss.dr_distribution_init,"aw",%nobits
 3948              		.align	2
 3949              		.set	.LANCHOR5,. + 0
 3952              	dr_distribution_init:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 98


 3953 0000 00000000 		.space	8
 3953      00000000 
 3954              		.section	.bss.mac_context,"aw",%nobits
 3955              		.align	2
 3956              		.set	.LANCHOR7,. + 0
 3959              	mac_context:
 3960 0000 00000000 		.space	48
 3960      00000000 
 3960      00000000 
 3960      00000000 
 3960      00000000 
 3961              		.section	.bss.max_dr_channel,"aw",%nobits
 3962              		.align	2
 3963              		.set	.LANCHOR4,. + 0
 3966              	max_dr_channel:
 3967 0000 00000000 		.space	8
 3967      00000000 
 3968              		.section	.bss.min_dr_channel,"aw",%nobits
 3969              		.align	2
 3970              		.set	.LANCHOR3,. + 0
 3973              	min_dr_channel:
 3974 0000 00000000 		.space	8
 3974      00000000 
 3975              		.section	.bss.rx1_frequency_channel,"aw",%nobits
 3976              		.align	3
 3977              		.set	.LANCHOR1,. + 0
 3980              	rx1_frequency_channel:
 3981 0000 00000000 		.space	32
 3981      00000000 
 3981      00000000 
 3981      00000000 
 3981      00000000 
 3982              		.section	.bss.tx_frequency_channel,"aw",%nobits
 3983              		.align	3
 3984              		.set	.LANCHOR0,. + 0
 3987              	tx_frequency_channel:
 3988 0000 00000000 		.space	32
 3988      00000000 
 3988      00000000 
 3988      00000000 
 3988      00000000 
 3989              		.section	.data.unwrapped_channel_mask,"aw"
 3990              		.align	2
 3991              		.set	.LANCHOR6,. + 0
 3994              	unwrapped_channel_mask:
 3995 0000 FFFF0000 		.word	65535
 3996              		.text
 3997              	.Letext0:
 3998              		.file 2 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 3999              		.file 3 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 4000              		.file 4 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 4001              		.file 5 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 4002              		.file 6 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 4003              		.file 7 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 4004              		.file 8 "lr1mac/src/smtc_real/src/smtc_real_defs.h"
 4005              		.file 9 "smtc_ral/src/ral_defs.h"
 4006              		.file 10 "lr1mac/src/lr1mac_defs.h"
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 99


 4007              		.file 11 "radio_planner/src/radio_planner_types.h"
 4008              		.file 12 "radio_planner/src/radio_planner_stats.h"
 4009              		.file 13 "radio_planner/src/radio_planner.h"
 4010              		.file 14 "lr1mac/src/lr1_stack_mac_layer.h"
 4011              		.file 15 "smtc_bsp/smtc_bsp_mcu.h"
 4012              		.file 16 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.externa
 4013              		.file 17 "smtc_bsp/smtc_bsp_rng.h"
 4014              		.file 18 "lr1mac/src/lr1mac_utilities.h"
 4015              		.file 19 "smtc_bsp/smtc_bsp_nvm.h"
 4016              		.file 20 "<built-in>"
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 100


DEFINED SYMBOLS
                            *ABS*:0000000000000000 region_ww2g4.c
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:14     .text.region_ww2g4_init:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:22     .text.region_ww2g4_init:0000000000000000 region_ww2g4_init
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:181    .text.region_ww2g4_init:0000000000000080 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:200    .text.region_ww2g4_is_valid_rx1_dr_offset:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:207    .text.region_ww2g4_is_valid_rx1_dr_offset:0000000000000000 region_ww2g4_is_valid_rx1_dr_offset
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:254    .text.region_ww2g4_is_valid_rx1_dr_offset:000000000000001c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:267    .text.region_ww2g4_is_valid_dr:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:274    .text.region_ww2g4_is_valid_dr:0000000000000000 region_ww2g4_is_valid_dr
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:329    .text.region_ww2g4_is_valid_dr:0000000000000028 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:340    .text.region_ww2g4_is_acceptable_dr:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:347    .text.region_ww2g4_is_acceptable_dr:0000000000000000 region_ww2g4_is_acceptable_dr
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:447    .text.region_ww2g4_is_acceptable_dr:000000000000004c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:462    .text.region_ww2g4_is_valid_tx_frequency:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:469    .text.region_ww2g4_is_valid_tx_frequency:0000000000000000 region_ww2g4_is_valid_tx_frequency
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:538    .text.region_ww2g4_is_valid_tx_frequency:0000000000000034 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:551    .text.region_ww2g4_is_valid_rx_frequency:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:558    .text.region_ww2g4_is_valid_rx_frequency:0000000000000000 region_ww2g4_is_valid_rx_frequency
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:622    .text.region_ww2g4_is_valid_rx_frequency:0000000000000030 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:635    .text.region_ww2g4_is_valid_tx_power:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:642    .text.region_ww2g4_is_valid_tx_power:0000000000000000 region_ww2g4_is_valid_tx_power
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:698    .text.region_ww2g4_is_valid_tx_power:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:709    .text.region_ww2g4_is_valid_channel_index:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:716    .text.region_ww2g4_is_valid_channel_index:0000000000000000 region_ww2g4_is_valid_channel_index
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:774    .text.region_ww2g4_is_valid_channel_index:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:787    .text.region_ww2g4_is_valid_size:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:794    .text.region_ww2g4_is_valid_size:0000000000000000 region_ww2g4_is_valid_size
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:877    .text.region_ww2g4_is_valid_size:0000000000000044 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:886    .text.region_ww2g4_bad_crc_memory_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:893    .text.region_ww2g4_bad_crc_memory_set:0000000000000000 region_ww2g4_bad_crc_memory_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1020   .text.region_ww2g4_bad_crc_memory_set:0000000000000080 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1026   .text.region_ww2g4_memory_save:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1033   .text.region_ww2g4_memory_save:0000000000000000 region_ww2g4_memory_save
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1158   .text.region_ww2g4_memory_save:000000000000007c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1177   .text.region_ww2g4_memory_load:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1184   .text.region_ww2g4_memory_load:0000000000000000 region_ww2g4_memory_load
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1423   .text.region_ww2g4_memory_load:0000000000000108 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1434   .text.region_ww2g4_dr_distribution_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1441   .text.region_ww2g4_dr_distribution_set:0000000000000000 region_ww2g4_dr_distribution_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1479   .text.region_ww2g4_dr_distribution_set:000000000000001e $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1607   .text.region_ww2g4_dr_distribution_set:0000000000000084 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1621   .text.region_ww2g4_next_channel_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1628   .text.region_ww2g4_next_channel_get:0000000000000000 region_ww2g4_next_channel_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1813   .text.region_ww2g4_next_channel_get:0000000000000090 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1828   .text.region_ww2g4_join_next_channel_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1835   .text.region_ww2g4_join_next_channel_get:0000000000000000 region_ww2g4_join_next_channel_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1858   .text.region_ww2g4_next_dr_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1865   .text.region_ww2g4_next_dr_get:0000000000000000 region_ww2g4_next_dr_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2038   .text.region_ww2g4_next_dr_get:0000000000000074 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2052   .text.region_ww2g4_max_payload_size_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2059   .text.region_ww2g4_max_payload_size_get:0000000000000000 region_ww2g4_max_payload_size_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2097   .text.region_ww2g4_max_payload_size_get:0000000000000014 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2102   .text.region_ww2g4_decode_freq_from_buf:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2109   .text.region_ww2g4_decode_freq_from_buf:0000000000000000 region_ww2g4_decode_freq_from_buf
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2166   .text.region_ww2g4_cflist_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2173   .text.region_ww2g4_cflist_get:0000000000000000 region_ww2g4_cflist_get
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 101


/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2365   .text.region_ww2g4_cflist_get:00000000000000c8 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2390   .text.region_ww2g4_rx_config_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2397   .text.region_ww2g4_rx_config_set:0000000000000000 region_ww2g4_rx_config_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2546   .text.region_ww2g4_rx_config_set:0000000000000078 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2563   .text.region_ww2g4_power_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2570   .text.region_ww2g4_power_set:0000000000000000 region_ww2g4_power_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2630   .text.region_ww2g4_power_set:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2643   .text.region_ww2g4_channel_mask_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2650   .text.region_ww2g4_channel_mask_set:0000000000000000 region_ww2g4_channel_mask_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2720   .text.region_ww2g4_channel_mask_set:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2729   .text.region_ww2g4_channel_mask_init:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2736   .text.region_ww2g4_channel_mask_init:0000000000000000 region_ww2g4_channel_mask_init
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2756   .text.region_ww2g4_channel_mask_init:0000000000000008 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2762   .text.region_ww2g4_join_snapshot_channel_mask_init:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2769   .text.region_ww2g4_join_snapshot_channel_mask_init:0000000000000000 region_ww2g4_join_snapshot_channel_mask_init
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2787   .text.region_ww2g4_channel_mask_build:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2794   .text.region_ww2g4_channel_mask_build:0000000000000000 region_ww2g4_channel_mask_build
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2967   .text.region_ww2g4_channel_mask_build:000000000000007c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2974   .text.region_ww2g4_dr_decrement:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:2981   .text.region_ww2g4_dr_decrement:0000000000000000 region_ww2g4_dr_decrement
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3137   .text.region_ww2g4_dr_decrement:000000000000007c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3146   .text.region_ww2g4_adr_ack_delay_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3153   .text.region_ww2g4_adr_ack_delay_get:0000000000000000 region_ww2g4_adr_ack_delay_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3169   .text.region_ww2g4_adr_ack_limit_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3176   .text.region_ww2g4_adr_ack_limit_get:0000000000000000 region_ww2g4_adr_ack_limit_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3192   .text.region_ww2g4_sync_word_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3199   .text.region_ww2g4_sync_word_get:0000000000000000 region_ww2g4_sync_word_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3222   .text.region_ww2g4_tx_frequency_channel_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3229   .text.region_ww2g4_tx_frequency_channel_set:0000000000000000 region_ww2g4_tx_frequency_channel_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3287   .text.region_ww2g4_tx_frequency_channel_set:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3296   .text.region_ww2g4_rx1_frequency_channel_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3303   .text.region_ww2g4_rx1_frequency_channel_set:0000000000000000 region_ww2g4_rx1_frequency_channel_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3361   .text.region_ww2g4_rx1_frequency_channel_set:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3370   .text.region_ww2g4_min_dr_channel_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3377   .text.region_ww2g4_min_dr_channel_set:0000000000000000 region_ww2g4_min_dr_channel_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3432   .text.region_ww2g4_min_dr_channel_set:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3441   .text.region_ww2g4_max_dr_channel_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3448   .text.region_ww2g4_max_dr_channel_set:0000000000000000 region_ww2g4_max_dr_channel_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3503   .text.region_ww2g4_max_dr_channel_set:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3512   .text.region_ww2g4_channel_enabled_set:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3519   .text.region_ww2g4_channel_enabled_set:0000000000000000 region_ww2g4_channel_enabled_set
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3574   .text.region_ww2g4_channel_enabled_set:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3583   .text.region_ww2g4_tx_frequency_channel_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3590   .text.region_ww2g4_tx_frequency_channel_get:0000000000000000 region_ww2g4_tx_frequency_channel_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3644   .text.region_ww2g4_tx_frequency_channel_get:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3653   .text.region_ww2g4_rx1_frequency_channel_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3660   .text.region_ww2g4_rx1_frequency_channel_get:0000000000000000 region_ww2g4_rx1_frequency_channel_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3714   .text.region_ww2g4_rx1_frequency_channel_get:000000000000002c $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3723   .text.region_ww2g4_min_dr_channel_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3730   .text.region_ww2g4_min_dr_channel_get:0000000000000000 region_ww2g4_min_dr_channel_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3787   .text.region_ww2g4_min_dr_channel_get:0000000000000020 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3793   .text.region_ww2g4_max_dr_channel_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3800   .text.region_ww2g4_max_dr_channel_get:0000000000000000 region_ww2g4_max_dr_channel_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3857   .text.region_ww2g4_max_dr_channel_get:0000000000000020 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3863   .text.region_ww2g4_channel_enabled_get:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3870   .text.region_ww2g4_channel_enabled_get:0000000000000000 region_ww2g4_channel_enabled_get
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3925   .text.region_ww2g4_channel_enabled_get:000000000000002c $d
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s 			page 102


/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3934   .bss.channel_index_enabled:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3938   .bss.channel_index_enabled:0000000000000000 channel_index_enabled
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3941   .bss.dr_distribution:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3945   .bss.dr_distribution:0000000000000000 dr_distribution
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3948   .bss.dr_distribution_init:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3952   .bss.dr_distribution_init:0000000000000000 dr_distribution_init
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3955   .bss.mac_context:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3959   .bss.mac_context:0000000000000000 mac_context
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3962   .bss.max_dr_channel:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3966   .bss.max_dr_channel:0000000000000000 max_dr_channel
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3969   .bss.min_dr_channel:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3973   .bss.min_dr_channel:0000000000000000 min_dr_channel
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3976   .bss.rx1_frequency_channel:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3980   .bss.rx1_frequency_channel:0000000000000000 rx1_frequency_channel
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3983   .bss.tx_frequency_channel:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3987   .bss.tx_frequency_channel:0000000000000000 tx_frequency_channel
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3990   .data.unwrapped_channel_mask:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:3994   .data.unwrapped_channel_mask:0000000000000000 unwrapped_channel_mask
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1484   .text.region_ww2g4_dr_distribution_set:0000000000000023 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//cc9uTYKP.s:1484   .text.region_ww2g4_dr_distribution_set:0000000000000024 $t

UNDEFINED SYMBOLS
memset
bsp_trace_print
memcpy
lr1mac_utilities_crc
bsp_nvm_context_store
bsp_mcu_wait_us
bsp_nvm_context_restore
__gnu_thumb1_case_uqi
__aeabi_uidivmod
bsp_rng_get_random_in_range
bsp_mcu_handle_lr1mac_issue
