# Reading D:/IntelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do RPS_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/IntelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/FPGA/RPS/RPS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:28 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work D:/FPGA/RPS/RPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RPS
# -- Compiling architecture comb of RPS
# End time: 10:43:28 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do rps.do
# vsim work.rps 
# Start time: 10:52:06 on Nov 26,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rps(comb)
# End time: 10:58:37 on Nov 26,2025, Elapsed time: 0:06:31
# Errors: 0, Warnings: 0
