C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\synwork\top_comp.srs  -top  work.top  -hdllog  C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\synlog\top_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -dmgen  C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_pkg.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\XHDL_misc.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\XHDL_std_logic.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_feedthrough.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rd_channel.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_matrix_m.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_ra_arbiter.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S_hgs_high.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S_hgs_low.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_ra_channel.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wa_arbiter.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S_hgs_high.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S_hgs_low.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wa_channel.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_matrix_s.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_master_stage.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd -lib CORESDR_AXI_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd -lib CORESDR_AXI_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd -lib CORESDR_AXI_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd -lib CORESDR_AXI_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd -lib CORESDR_AXI_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb_MSS\top_sb_MSS_syn.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb_MSS\top_sb_MSS.vhd -lib COREAHBLITE_LIB C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\top_sb.vhd -lib work C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top\top.vhd 
rc:0 success:1 runtime:4
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\synwork\top_comp.srs|io:o|time:1601062057|size:416446|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\synlog\top_compiler.srr|io:o|time:1601062407|size:2410767|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd|io:i|time:1597174024|size:9297|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd|io:i|time:1597174024|size:75054|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd|io:i|time:1601061931|size:5524|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd|io:i|time:1597174023|size:43724|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd|io:i|time:1597174023|size:92743|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd|io:i|time:1597174023|size:4230|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd|io:i|time:1597174023|size:14345|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd|io:i|time:1597174023|size:5239|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd|io:i|time:1597174023|size:16224|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd|io:i|time:1597174023|size:2279|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd|io:i|time:1597174023|size:4019|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd|io:i|time:1597174023|size:5248|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd|io:i|time:1601061935|size:30558|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_pkg.vhd|io:i|time:1597174024|size:491|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\XHDL_misc.vhd|io:i|time:1597174024|size:3653|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\XHDL_std_logic.vhd|io:i|time:1597174024|size:17821|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_feedthrough.vhd|io:i|time:1597174024|size:19905|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd|io:i|time:1597174024|size:56886|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rd_channel.vhd|io:i|time:1597174024|size:45214|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd|io:i|time:1597174024|size:58718|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_matrix_m.vhd|io:i|time:1597174024|size:74462|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_ra_arbiter.vhd|io:i|time:1597174024|size:31767|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd|io:i|time:1597174024|size:99068|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S_hgs_high.vhd|io:i|time:1597174024|size:62031|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S_hgs_low.vhd|io:i|time:1597174024|size:62138|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_ra_channel.vhd|io:i|time:1597174024|size:78141|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wa_arbiter.vhd|io:i|time:1597174024|size:29455|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd|io:i|time:1597174024|size:94871|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S_hgs_high.vhd|io:i|time:1597174024|size:57041|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S_hgs_low.vhd|io:i|time:1597174024|size:57164|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wa_channel.vhd|io:i|time:1597174024|size:76662|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd|io:i|time:1597174024|size:29418|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_matrix_s.vhd|io:i|time:1597174024|size:83226|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd|io:i|time:1597174024|size:728775|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_master_stage.vhd|io:i|time:1597174024|size:109306|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd|io:i|time:1597174024|size:42518|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd|io:i|time:1601061935|size:496278|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd|io:i|time:1597174737|size:2164|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd|io:i|time:1601061938|size:1524|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd|io:i|time:1601061941|size:976|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd|io:i|time:1597174023|size:11199|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd|io:i|time:1597174023|size:2760|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd|io:i|time:1597174023|size:30586|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd|io:i|time:1597174023|size:17249|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd|io:i|time:1597174023|size:12256|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd|io:i|time:1597174023|size:426134|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd|io:i|time:1597174023|size:425|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd|io:i|time:1597174023|size:62288|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd|io:i|time:1597174025|size:19822|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd|io:i|time:1597174025|size:47337|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd|io:i|time:1597174025|size:17681|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd|io:i|time:1597174025|size:13391|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd|io:i|time:1597174025|size:62306|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb_MSS\top_sb_MSS_syn.vhd|io:i|time:1601061963|size:103870|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb_MSS\top_sb_MSS.vhd|io:i|time:1601061965|size:141918|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd|io:i|time:1597174023|size:18793|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top_sb\top_sb.vhd|io:i|time:1601061942|size:177934|exec:0
file:C:\Users\Andre\Desktop\github\HARSH\fpga_soc\component\work\top\top.vhd|io:i|time:1601062027|size:10697|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\c_hdl.exe|io:i|time:1479395164|size:1337856|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe|io:i|time:1479395368|size:1973248|exec:1
