
---------- Begin Simulation Statistics ----------
simSeconds                                   0.021552                       # Number of seconds simulated (Second)
simTicks                                  21551741193                       # Number of ticks simulated (Tick)
finalTick                                 21551741193                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     33.61                       # Real time elapsed on the host (Second)
hostTickRate                                641139760                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8630564                       # Number of bytes of host memory used (Byte)
simInsts                                      2585410                       # Number of instructions simulated (Count)
simOps                                        4556837                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    76911                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     135557                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1616422                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.625209                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.599465                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5473042                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2707                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5180316                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9834                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               918878                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1608728                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 199                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1613616                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.210377                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.594784                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    406073     25.17%     25.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    123487      7.65%     32.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    157471      9.76%     42.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    215401     13.35%     55.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    154037      9.55%     65.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    166599     10.32%     75.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    173055     10.72%     86.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    131733      8.16%     94.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     85760      5.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1613616                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  123813     81.87%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     81.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     14      0.01%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    115      0.08%     81.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     81.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    200      0.13%     82.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    31      0.02%     82.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     82.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     82.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     82.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   25      0.02%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     82.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  14680      9.71%     91.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 11005      7.28%     99.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               889      0.59%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              452      0.30%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        29058      0.56%      0.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4058338     78.34%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          156      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43238      0.83%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         9086      0.18%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1756      0.03%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7618      0.15%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        17484      0.34%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16132      0.31%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        16060      0.31%     81.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3298      0.06%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       662255     12.78%     93.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       270527      5.22%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        27049      0.52%     99.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        18249      0.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5180316                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.204804                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              151224                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029192                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 11888790                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6210822                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5005791                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    246513                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   183953                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           117211                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5178633                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       123849                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     34396                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             882                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2806                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         721207                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        303801                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        25751                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        15919                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2078      0.35%      0.35% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         16664      2.79%      3.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        21936      3.67%      6.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1464      0.24%      7.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       517757     86.58%     93.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        26395      4.41%     98.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11734      1.96%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         598028                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1845      1.27%      1.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         3977      2.73%      3.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         9877      6.78%     10.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          831      0.57%     11.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       115156     79.00%     90.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         7792      5.35%     95.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         6287      4.31%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        145765                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          386      2.09%      2.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           12      0.07%      2.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          840      4.56%      6.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          265      1.44%      8.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        15007     81.44%     89.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          668      3.63%     93.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     93.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1249      6.78%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        18427                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          233      0.05%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        12685      2.80%      2.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        12059      2.67%      5.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          633      0.14%      5.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       402598     89.02%     94.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        18602      4.11%     98.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5447      1.20%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       452257                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          233      1.52%      1.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          516      3.37%      4.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          239      1.56%      6.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12757     83.27%     89.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          385      2.51%     92.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1190      7.77%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        15320                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       274622     45.92%     45.92% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       301239     50.37%     96.29% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        16663      2.79%     99.08% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         5504      0.92%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       598028                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         9099     55.89%     55.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         7035     43.21%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           12      0.07%     99.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          135      0.83%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        16281                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            519835                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       257835                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             18427                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1870                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        10712                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          7715                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               598028                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8800                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  405962                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.678834                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2773                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           13198                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5504                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             7694                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2078      0.35%      0.35% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        16664      2.79%      3.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        21936      3.67%      6.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1464      0.24%      7.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       517757     86.58%     93.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        26395      4.41%     98.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11734      1.96%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       598028                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          406      0.21%      0.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        16664      8.68%      8.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1326      0.69%      9.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1463      0.76%     10.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       159451     83.02%     93.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1022      0.53%     93.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11734      6.11%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        192066                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          840      9.55%      9.55% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.55% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         7292     82.86%     92.41% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          668      7.59%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         8800                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          840      9.55%      9.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         7292     82.86%     92.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          668      7.59%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         8800                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        13198                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         5504                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         7694                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1514                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        14712                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                27377                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  27372                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              14685                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  12685                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               12685                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          907472                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2508                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17005                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1481099                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.076659                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.210760                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          463669     31.31%     31.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          273796     18.49%     49.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           86910      5.87%     55.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          160625     10.84%     66.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           37868      2.56%     69.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           16431      1.11%     70.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           19868      1.34%     71.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          100945      6.82%     78.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          320987     21.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1481099                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1026                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 12692                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16112      0.35%      0.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3606309     79.14%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           94      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39393      0.86%     80.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         7308      0.16%     80.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1712      0.04%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6810      0.15%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13095      0.29%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13632      0.30%     81.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        14726      0.32%     81.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1562      0.03%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       578829     12.70%     94.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       221200      4.85%     99.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        18948      0.42%     99.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        17097      0.38%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      4556837                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        320987                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              2585410                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                4556837                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        2585410                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          4556837                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.625209                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.599465                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             836074                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              99859                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           4479143                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           597777                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          238297                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        16112      0.35%      0.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3606309     79.14%     79.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           94      0.00%     79.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39393      0.86%     80.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         7308      0.16%     80.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1712      0.04%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6810      0.15%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        13095      0.29%     81.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     81.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13632      0.30%     81.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        14726      0.32%     81.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1562      0.03%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       578829     12.70%     94.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       221200      4.85%     99.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        18948      0.42%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        17097      0.38%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      4556837                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       452257                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       433259                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        18765                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       402598                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        49426                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        12692                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        12685                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   255224                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                553841                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    570105                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                216669                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17777                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               285515                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1714                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5716532                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  9007                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             5145917                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           490871                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          681617                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         284904                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.183523                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2629181                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2335665                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         161037                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         90245                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       6368381                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3915989                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            966521                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1967811                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          963                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             323406                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1429031                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   38882                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2683                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    288020                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3484                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1613616                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.773962                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.482549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   606521     37.59%     37.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    64043      3.97%     41.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    51692      3.20%     44.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    71879      4.45%     49.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   124584      7.72%     56.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    42874      2.66%     59.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    86799      5.38%     64.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    48631      3.01%     67.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   516593     32.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1613616                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               3416384                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.113547                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             598028                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.369970                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       162165                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17777                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     132664                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    27662                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5475749                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  917                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   721207                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  303801                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1549                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2222                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    23123                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            157                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8383                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11077                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19460                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  5134604                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 5123002                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3991786                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6716700                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.169347                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.594308                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            773033                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               773033                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           773033                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              773033                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           90874                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              90874                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          90874                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             90874                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  20695002612                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   20695002612                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  20695002612                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  20695002612                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        863907                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           863907                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       863907                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          863907                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.105190                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.105190                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.105190                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.105190                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 227732.933644                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 227732.933644                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 227732.933644                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 227732.933644                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             83                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            9                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             18                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          4.611111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets               9                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           11546                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                11546                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         47517                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            47517                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        47517                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           47517                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        43357                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          43357                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        43357                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         43357                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   9595653436                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   9595653436                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   9595653436                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   9595653436                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.050187                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.050187                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.050187                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.050187                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 221317.282930                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 221317.282930                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 221317.282930                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 221317.282930                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     43357                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          446                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          446                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           67                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           67                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     14372974                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     14372974                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          513                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          513                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.130604                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.130604                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data       214522                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total       214522                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           67                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           67                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     63545078                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     63545078                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.130604                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.130604                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data       948434                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total       948434                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          513                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          513                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          513                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          513                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          544792                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             544792                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         81313                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            81313                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  18440725637                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  18440725637                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       626105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         626105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.129871                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.129871                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 226786.929974                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 226786.929974                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        47496                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          47496                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        33817                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        33817                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   7473093168                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   7473093168                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.054012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.054012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 220986.284058                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 220986.284058                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         228241                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            228241                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         9561                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            9561                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   2254276975                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   2254276975                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       237802                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        237802                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.040206                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.040206                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 235778.367849                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 235778.367849                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           21                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            21                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         9540                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         9540                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   2122560268                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   2122560268                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.040117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.040117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 222490.594130                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 222490.594130                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.973181                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  817422                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 43421                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 18.825499                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.973181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              55                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              13882349                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             13882349                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            275427                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               275427                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           275427                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              275427                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           12593                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              12593                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          12593                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             12593                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   2619121187                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    2619121187                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   2619121187                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   2619121187                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        288020                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           288020                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       288020                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          288020                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.043723                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.043723                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.043723                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.043723                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 207982.306599                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 207982.306599                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 207982.306599                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 207982.306599                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           747                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              747                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          747                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             747                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        11846                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          11846                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        11846                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         11846                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   2394926792                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   2394926792                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   2394926792                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   2394926792                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.041129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.041129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.041129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.041129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 202171.770387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 202171.770387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 202171.770387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 202171.770387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     11779                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          275427                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             275427                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         12593                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            12593                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   2619121187                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   2619121187                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       288020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         288020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.043723                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.043723                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 207982.306599                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 207982.306599                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          747                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            747                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        11846                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        11846                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   2394926792                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   2394926792                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.041129                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.041129                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 202171.770387                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 202171.770387                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.930491                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  287273                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 11846                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 24.250633                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.930491                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.998914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.998914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               4620166                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              4620166                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       53622                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  123423                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  224                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 157                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  65504                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             597777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.085932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.302489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 531742     88.95%     88.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                44785      7.49%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                19676      3.29%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1367      0.23%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  194      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               54                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               597777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  681901                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  284939                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3364                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2405                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  288341                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       742                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17777                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   332348                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  207600                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14586                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    699645                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                341660                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5627878                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 18710                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 188013                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  26794                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  49333                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              59                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            11348292                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    20754469                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  7101616                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    223325                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               9450056                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1898168                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1044                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1029                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    899387                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          6615984                       # The number of ROB reads (Count)
system.cpu.rob.writes                        11061547                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2585410                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    4556837                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   102                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      9925.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     11843.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     40771.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002419457430                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           564                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           564                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               121876                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9343                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        55264                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       11546                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      55264                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     11546                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2650                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1621                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  55264                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 11546                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    45357                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     6524                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      607                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       94                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     441                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     564                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     564                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     564                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     564                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     564                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          564                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       92.898936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      45.563975                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     174.369350                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            440     78.01%     78.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           78     13.83%     91.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           24      4.26%     96.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511           14      2.48%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            4      0.71%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            1      0.18%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407            1      0.18%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535            1      0.18%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2688-2815            1      0.18%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            564                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          564                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.547872                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.526729                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.844697                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               126     22.34%     22.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 8      1.42%     23.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               425     75.35%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.89%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            564                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   169600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3536896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                738944                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               164111844.52923843                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               34286974.46682446                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    21551327870                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      322576.38                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       757952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2609344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       633408                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 35168944.968872517347                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 121073465.787883266807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 29390107.941985249519                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        11843                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        43421                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        11546                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    352214224                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1393619746                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 511416734190                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29740.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32095.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  44293844.98                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       757952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2778944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3536896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       757952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       757952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       738944                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       738944                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         11843                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         43421                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            55264                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        11546                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           11546                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        35168945                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       128942900                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          164111845                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     35168945                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       35168945                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     34286974                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          34286974                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     34286974                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       35168945                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      128942900                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         198398819                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 52614                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9897                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1758                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          4747                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3455                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          4194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3849                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2475                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1661                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3963                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           372                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           417                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           350                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           495                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           826                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          578                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          813                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          429                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                759321470                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              263070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1745833970                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14431.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33181.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                26726                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                8801                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             50.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        26977                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   148.245987                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   101.562770                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   194.504162                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        16623     61.62%     61.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         6927     25.68%     87.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1185      4.39%     91.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          571      2.12%     93.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          368      1.36%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          232      0.86%     96.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          237      0.88%     96.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          159      0.59%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          675      2.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        26977                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            3367296                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          633408                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               156.242411                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                29.390108                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.22                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.23                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        101502240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         53938335                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       193965240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       21939660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1700708880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   7690560840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1799606880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    11562222075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    536.486680                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4607097953                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    719420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  16225223240                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         91163520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         48439380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       181698720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       29722680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1700708880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   7945705380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1584748320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    11582186880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    537.413046                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4047472696                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    719420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  16784848497                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               45656                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         11546                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             43590                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9611                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9611                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          45656                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       130202                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       130202                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        35468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        35468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  165670                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      3517888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      3517888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       757952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       757952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4275840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                3                       # Total snoops (Count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              55270                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.002045                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.045170                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    55157     99.80%     99.80% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      113      0.20%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                55270                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21551741193                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          2087814470                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2939543442                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          809548693                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         110406                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        55137                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          112                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
