#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 24 11:51:46 2016
# Process ID: 9632
# Current directory: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4
# Command line: vivado.exe -log hdmi_vga_vision_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source hdmi_vga_vision_wrapper.tcl -notrace
# Log file: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/hdmi_vga_vision_wrapper.vdi
# Journal file: D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4\vivado.jou
#-----------------------------------------------------------
source hdmi_vga_vision_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_vision_i/dvi2rgb_0/U0'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_vision_i/dvi2rgb_0/U0'
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 964.223 ; gain = 475.438
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:424]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:424]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:425]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:425]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:426]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:426]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_CLK'. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:427]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:427]
Finished Parsing XDC File [D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/hdmi_vga_vision_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/hdmi_vga_vision_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_tc_0/U0'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_tc_0/U0'
Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/hdmi_vga_vision_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/hdmi_vga_vision_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_axi4s_vid_out_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.152 ; gain = 742.316
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -84 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 965.152 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 22eae3798

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 277d1b3b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.440 . Memory (MB): peak = 969.102 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 202 cells.
Phase 2 Constant Propagation | Checksum: 1f80a9e89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 969.102 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 894 unconnected nets.
INFO: [Opt 31-11] Eliminated 362 unconnected cells.
Phase 3 Sweep | Checksum: 240a52653

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 969.102 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 969.102 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 240a52653

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 969.102 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1874c32f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1114.832 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1874c32f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1114.832 ; gain = 145.730
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.832 ; gain = 149.680
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/hdmi_vga_vision_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -84 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: cb361bba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: cb361bba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: cb361bba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 9fd15282

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: deb6155d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1dc61eaa5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1ba47690c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1ba47690c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1ba47690c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ba47690c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ba47690c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b46e9bcf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b46e9bcf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11e2283aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10ebf7e75

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 10ebf7e75

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 177b21429

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 177b21429

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 16ac7ce12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 16ac7ce12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 16ac7ce12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16ac7ce12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 16ac7ce12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f24d6bdd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f24d6bdd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: baa068d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: baa068d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: baa068d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1c73845fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1c73845fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1c73845fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.084. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1743d337f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 1743d337f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1743d337f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1743d337f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1743d337f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1743d337f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1743d337f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 10847ecce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10847ecce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.832 ; gain = 0.000
Ending Placer Task | Checksum: d41df5ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1114.832 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1114.832 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1114.832 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1114.832 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1114.832 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -84 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 483ebd11 ConstDB: 0 ShapeSum: 8bdf38db RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 135af82cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 135af82cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 135af82cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.832 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11f22ef4e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.043  | TNS=0.000  | WHS=-0.645 | THS=-46.690|

Phase 2 Router Initialization | Checksum: 126fbf097

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 115e1e604

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 74fe2f46

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.082  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 4f677f2f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 196622e48

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.082  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e7f8fb93

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: e7f8fb93

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11603d1f1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.197  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 11603d1f1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11603d1f1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 11603d1f1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1649492e5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.197  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: e0afa064

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.8346 %
  Global Horizontal Routing Utilization  = 0.982767 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12a6507f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12a6507f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1074137a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1114.832 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.197  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1074137a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1114.832 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1114.832 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1114.832 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/zybo/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_4/hdmi_vga_vision_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 11:53:07 2016...
