Loading plugins phase: Elapsed time ==> 0s.390ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -d CY8C4245AXI-483 -s C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.140ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 Sensored BLDC Motor Control.v -verilog
======================================================================

======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 Sensored BLDC Motor Control.v -verilog
======================================================================

======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 -verilog Sensored BLDC Motor Control.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 27 20:44:52 2016


======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   vpp
Options  :    -yv2 -q10 Sensored BLDC Motor Control.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 27 20:44:54 2016

Flattening file 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Sensored BLDC Motor Control.ctl'.
D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 -verilog Sensored BLDC Motor Control.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 27 20:44:54 2016

Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\codegentemp\Sensored BLDC Motor Control.ctl'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\codegentemp\Sensored BLDC Motor Control.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 -verilog Sensored BLDC Motor Control.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 27 20:44:55 2016

Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\codegentemp\Sensored BLDC Motor Control.ctl'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\codegentemp\Sensored BLDC Motor Control.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_10859
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\UART_2:Net_452\
	\UART_2:Net_1257\
	\UART_2:uncfg_rx_irq\
	\UART_2:Net_1099\
	\UART_2:Net_1258\
	\UART_2:Net_547\
	\UART_2:Net_891\
	\UART_2:Net_1001\
	\UART_2:Net_899\


Deleted 18 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__B_LED_net_0
Aliasing tmpOE__SW_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__G_LED_net_0 to tmpOE__B_LED_net_0
Aliasing tmpOE__R_LED_net_0 to tmpOE__B_LED_net_0
Aliasing Net_12 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__B_LED_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \UART_2:Net_459\ to zero
Aliasing \UART_2:Net_1194\ to zero
Aliasing \UART_2:Net_1195\ to zero
Aliasing \UART_2:Net_1196\ to zero
Aliasing \UART_2:tmpOE__tx_net_0\ to tmpOE__B_LED_net_0
Aliasing \UART_2:tmpOE__rx_net_0\ to tmpOE__B_LED_net_0
Aliasing \UART_2:Net_747\ to zero
Aliasing tmpOE__RE_net_0 to tmpOE__B_LED_net_0
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__SW_net_0[9] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__G_LED_net_0[15] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire tmpOE__R_LED_net_0[21] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire Net_12[26] = zero[2]
Removing Rhs of wire Net_10860[30] = \Timer_1:TimerUDB:tc_reg_i\[62]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[44] = \Timer_1:TimerUDB:control_7\[36]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[46] = zero[2]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[55] = \Timer_1:TimerUDB:runmode_enable\[67]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[56] = \Timer_1:TimerUDB:hwEnable\[57]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[56] = \Timer_1:TimerUDB:control_7\[36]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[59] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[61] = \Timer_1:TimerUDB:status_tc\[58]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[66] = \Timer_1:TimerUDB:capt_fifo_load\[54]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[69] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[70] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[71] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[72] = \Timer_1:TimerUDB:status_tc\[58]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[73] = \Timer_1:TimerUDB:capt_fifo_load\[54]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[74] = \Timer_1:TimerUDB:fifo_full\[75]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[76] = \Timer_1:TimerUDB:fifo_nempty\[77]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[80] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[81] = \Timer_1:TimerUDB:trig_reg\[68]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[82] = \Timer_1:TimerUDB:per_zero\[60]
Removing Lhs of wire \UART_2:Net_459\[165] = zero[2]
Removing Lhs of wire \UART_2:Net_652\[166] = zero[2]
Removing Lhs of wire \UART_2:Net_1194\[168] = zero[2]
Removing Lhs of wire \UART_2:Net_1195\[169] = zero[2]
Removing Lhs of wire \UART_2:Net_1196\[170] = zero[2]
Removing Rhs of wire \UART_2:Net_654\[171] = \UART_2:Net_1197\[172]
Removing Lhs of wire \UART_2:Net_1170\[175] = \UART_2:Net_847\[164]
Removing Lhs of wire \UART_2:Net_990\[176] = zero[2]
Removing Lhs of wire \UART_2:Net_909\[177] = zero[2]
Removing Lhs of wire \UART_2:Net_663\[178] = zero[2]
Removing Lhs of wire \UART_2:tmpOE__tx_net_0\[180] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_2:tmpOE__rx_net_0\[191] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \UART_2:Net_1175\[195] = zero[2]
Removing Lhs of wire \UART_2:Net_747\[196] = zero[2]
Removing Lhs of wire tmpOE__RE_net_0[220] = tmpOE__B_LED_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[225] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[226] = \Timer_1:TimerUDB:status_tc\[58]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[227] = \Timer_1:TimerUDB:control_7\[36]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[228] = \Timer_1:TimerUDB:capt_fifo_load\[54]

------------------------------------------------------
Aliased 0 equations, 43 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__B_LED_net_0' (cost = 0):
tmpOE__B_LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[54] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[68] = \Timer_1:TimerUDB:control_7\[36]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : D:\PSoC\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj" -dcpsoc3 "Sensored BLDC Motor Control.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.300ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Friday, 27 May 2016 20:44:55
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\modbus\freemodbusatpsoc4\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -d CY8C4245AXI-483 Sensored BLDC Motor Control.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_2_SCBCLK'. Signal=\UART_2:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \UART_2:rx(0)\, \UART_2:tx(0)\, SW(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = B_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_LED(0)__PA ,
            pad => B_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = G_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => G_LED(0)__PA ,
            pad => G_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RE(0)__PA ,
            pad => RE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R_LED(0)__PA ,
            pad => R_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW(0)__PA ,
            pad => SW(0)_PAD );

    Pin : Name = \UART_2:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_2:rx(0)\__PA ,
            fb => \UART_2:Net_654\ ,
            pad => \UART_2:rx(0)_PAD\ );

    Pin : Name = \UART_2:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_2:tx(0)\__PA ,
            input => \UART_2:Net_1062\ ,
            pad => \UART_2:tx(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_10860, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_10860 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10_digital ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10_digital ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_2:SCB_IRQ\
        PORT MAP (
            interrupt => Net_10995 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =timer_1_isr
        PORT MAP (
            interrupt => Net_10860 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    3 :    4 :  25.00%
Pins                          :    9 :   27 :   36 :  25.00%
UDB Macrocells                :    2 :   30 :   32 :   6.25%
UDB Unique Pterms             :    1 :   63 :   64 :   1.56%
UDB Total Pterms              :    2 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    1 :    3 :    4 :  25.00%
            StatusI Registers :    1 
UDB Control Cells             :    1 :    3 :    4 :  25.00%
            Control Registers :    1 
Interrupts                    :    2 :   30 :   32 :   6.25%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.740ms
Tech mapping phase: Elapsed time ==> 0s.870ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1034266s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0082180 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            1.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.030ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 29, final cost is 29 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       1.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_10860, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_10860 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_10_digital ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10_digital ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10_digital ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_10_digital ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =timer_1_isr
        PORT MAP (
            interrupt => Net_10860 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\UART_2:SCB_IRQ\
        PORT MAP (
            interrupt => Net_10995 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW(0)__PA ,
        pad => SW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = G_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => G_LED(0)__PA ,
        pad => G_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = B_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_LED(0)__PA ,
        pad => B_LED(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = R_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R_LED(0)__PA ,
        pad => R_LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = RE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RE(0)__PA ,
        pad => RE(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_2:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_2:rx(0)\__PA ,
        fb => \UART_2:Net_654\ ,
        pad => \UART_2:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_2:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_2:tx(0)\__PA ,
        input => \UART_2:Net_1062\ ,
        pad => \UART_2:tx(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \UART_2:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    SCB Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART_2:SCB\
        PORT MAP (
            clock => \UART_2:Net_847_ff2\ ,
            interrupt => Net_10995 ,
            rx => \UART_2:Net_654\ ,
            tx => \UART_2:Net_1062\ ,
            rts => \UART_2:Net_1053\ ,
            mosi_m => \UART_2:Net_1061\ ,
            select_m_3 => \UART_2:ss_3\ ,
            select_m_2 => \UART_2:ss_2\ ,
            select_m_1 => \UART_2:ss_1\ ,
            select_m_0 => \UART_2:ss_0\ ,
            sclk_m => \UART_2:Net_1059\ ,
            miso_s => \UART_2:Net_1055\ ,
            tx_req => Net_10998 ,
            rx_req => Net_10997 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_10_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+----------------------
   0 |   0 |       |      NONE |      RES_PULL_UP |          SW(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       G_LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       B_LED(0) | 
-----+-----+-------+-----------+------------------+----------------+----------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |       R_LED(0) | 
-----+-----+-------+-----------+------------------+----------------+----------------------
   2 |   3 |     * |      NONE |    RES_PULL_DOWN |          RE(0) | 
-----+-----+-------+-----------+------------------+----------------+----------------------
   4 |   0 |       |      NONE |     HI_Z_DIGITAL | \UART_2:rx(0)\ | FB(\UART_2:Net_654\)
     |   1 |       |      NONE |         CMOS_OUT | \UART_2:tx(0)\ | In(\UART_2:Net_1062\)
------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.020ms
Digital Placement phase: Elapsed time ==> 1s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.800ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.370ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Sensored BLDC Motor Control_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.430ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.410ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.470ms
API generation phase: Elapsed time ==> 0s.570ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
