module one_cycle_delay (
    input wire clk,     // Clock input
    input wire rst,     // Synchronous reset
    input wire in,      // Input signal
    output reg out      // Output delayed by 1 clock cycle
);

    always @(posedge clk) begin
        if (rst)
            out <= 0;
        else
            out <= in;
    end

endmodule
