//
// Module mopshub_lib.canakari_bus_debugger.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:28:45 07/21/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module canakari_bus_debugger( 
   // Port Declarations
   input   wire    [4:0]   address, 
   input   wire            clk, 
   input   wire            cs, 
   input   wire            read_n, 
   input   wire            rst, 
   input   wire            rx, 
   input   wire            write_n, 
   input   wire    [15:0]  writedata, 
   output  wire            irqsucrec, 
   output  wire            irqsuctra, 
   output  wire    [15:0]  readdata, 
   output  wire            tx
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [7:0] Kd;
wire  [7:0] Ki;
wire  [7:0] Kp;
wire        en_osc_trim;


// Instances 
can can0( 
   .clock             (clk), 
   .reset             (rst), 
   .address           (address), 
   .writedata         (writedata), 
   .cs                (cs), 
   .read_n            (read_n), 
   .write_n           (write_n), 
   .rx                (rx), 
   .en_osc_trim       (en_osc_trim), 
   .Kd                (Kd), 
   .Kp                (Kp), 
   .Ki                (Ki), 
   .readdata          (readdata), 
   .irq               (), 
   .irqstatus         (), 
   .irqsuctra         (irqsuctra), 
   .irqsucrec         (irqsucrec), 
   .tx                (tx), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .ftrim             (), 
   .ready_osc         ()
); 

// HDL Embedded Text Block 5 eb5
assign Kd =8'd0;
assign Ki =8'd0;
assign Kp =8'd0;
assign en_osc_trim =1'b0;

endmodule // canakari_bus_debugger

