
*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/Measurements_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/VivadoProjects/xfer_req_signal_projection/xfer_req_signal_projection.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/VivadoProjects/TDC_vhdl/TDC_vhdl.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/UserMemoryAccess_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/Singleshot_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/USER_PIN_CONTROL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/MEMORY_Buffer/MEMORY_Buffer.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 389.039 ; gain = 27.914
Command: link_design -top system_top -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:20]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:21]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:23]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:23]
WARNING: [Vivado 12-507] No nets matched 'i_system_wrapper/system_i/clk_wiz_0_clk_out1'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:24]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'i_system_wrapper/system_i/edgeDetector_0_redge_o'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'i_system_wrapper/system_i/Start_1CLK_STOP_0_start_o'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'i_system_wrapper/system_i/Start_1CLK_STOP_0_stop_o'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'i_system_wrapper/system_i/tdc_0_wr_en_o'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:29]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc:30]
Finished Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/system.xdc]
Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/system_constr.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/system_constr.xdc]
Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk_p'. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk_n'. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_rst'. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_vsync'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_hsync'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data_e'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[0]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[1]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[2]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[3]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[4]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[5]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[6]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[7]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[8]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[9]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[10]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[11]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[12]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[13]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[14]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[15]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[16]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[17]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[18]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[19]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[20]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[21]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[22]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[23]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spdif'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_scl'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_sda'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc:45]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1726.242 ; gain = 661.109
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_top'...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1726.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 25 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 31 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

18 Infos, 43 Warnings, 44 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1726.242 ; gain = 1337.203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1726.242 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16a8b3cc4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1726.242 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 187461595

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1745.453 ; gain = 4.777
INFO: [Opt 31-389] Phase Retarget created 564 cells and removed 6284 cells
INFO: [Opt 31-1021] In phase Retarget, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 34 load pin(s).
Phase 2 Constant propagation | Checksum: 1a21457e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1745.453 ; gain = 4.777
INFO: [Opt 31-389] Phase Constant propagation created 5183 cells and removed 6339 cells
INFO: [Opt 31-1021] In phase Constant propagation, 240 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c04b5448

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1745.453 ; gain = 4.777
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6958 cells
INFO: [Opt 31-1021] In phase Sweep, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c04b5448

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1745.453 ; gain = 4.777
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1801156da

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1745.453 ; gain = 4.777
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1801156da

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1745.453 ; gain = 4.777
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             564  |            6284  |                                             23  |
|  Constant propagation         |            5183  |            6339  |                                            240  |
|  Sweep                        |               0  |            6958  |                                             53  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             11  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1745.453 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1801156da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1745.453 ; gain = 4.777

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.137 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 3 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 108836b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 2249.844 ; gain = 0.000
Ending Power Optimization Task | Checksum: 108836b42

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.844 ; gain = 504.391

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 108836b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.844 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2249.844 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 148a4e024

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 43 Warnings, 44 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2249.844 ; gain = 523.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2249.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_2/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_2/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.844 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2249.844 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bea67e47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2249.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4a2acc8d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10fdf52be

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10fdf52be

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2249.844 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10fdf52be

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10ee93383

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2249.844 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 224ff5181

Time (s): cpu = 00:01:57 ; elapsed = 00:01:25 . Memory (MB): peak = 2249.844 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27fdd59ba

Time (s): cpu = 00:01:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27fdd59ba

Time (s): cpu = 00:01:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15d605b19

Time (s): cpu = 00:02:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1baca14d5

Time (s): cpu = 00:02:18 ; elapsed = 00:01:41 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 157d6ad8d

Time (s): cpu = 00:02:18 ; elapsed = 00:01:41 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24abf4c75

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d6f37c3b

Time (s): cpu = 00:02:34 ; elapsed = 00:01:57 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: dc8df7cf

Time (s): cpu = 00:02:34 ; elapsed = 00:01:57 . Memory (MB): peak = 2249.844 ; gain = 0.000
Phase 3 Detail Placement | Checksum: dc8df7cf

Time (s): cpu = 00:02:35 ; elapsed = 00:01:58 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 65e716b6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 65e716b6

Time (s): cpu = 00:02:55 ; elapsed = 00:02:11 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.722. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10b7c8790

Time (s): cpu = 00:02:55 ; elapsed = 00:02:12 . Memory (MB): peak = 2249.844 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10b7c8790

Time (s): cpu = 00:02:56 ; elapsed = 00:02:12 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10b7c8790

Time (s): cpu = 00:02:57 ; elapsed = 00:02:13 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10b7c8790

Time (s): cpu = 00:02:57 ; elapsed = 00:02:13 . Memory (MB): peak = 2249.844 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2249.844 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b703fc9f

Time (s): cpu = 00:02:57 ; elapsed = 00:02:14 . Memory (MB): peak = 2249.844 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b703fc9f

Time (s): cpu = 00:02:58 ; elapsed = 00:02:14 . Memory (MB): peak = 2249.844 ; gain = 0.000
Ending Placer Task | Checksum: d5a10ce1

Time (s): cpu = 00:02:58 ; elapsed = 00:02:14 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 143 Warnings, 44 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:05 ; elapsed = 00:02:19 . Memory (MB): peak = 2249.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2249.844 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_2/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2249.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 2249.844 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 18a2d4b ConstDB: 0 ShapeSum: d416df96 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16b15c8e7

Time (s): cpu = 00:02:18 ; elapsed = 00:01:55 . Memory (MB): peak = 2273.820 ; gain = 23.977
Post Restoration Checksum: NetGraph: 8ffb48f4 NumContArr: db1a7ff3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16b15c8e7

Time (s): cpu = 00:02:18 ; elapsed = 00:01:56 . Memory (MB): peak = 2298.770 ; gain = 48.926

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16b15c8e7

Time (s): cpu = 00:02:19 ; elapsed = 00:01:56 . Memory (MB): peak = 2311.355 ; gain = 61.512

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16b15c8e7

Time (s): cpu = 00:02:19 ; elapsed = 00:01:56 . Memory (MB): peak = 2311.355 ; gain = 61.512
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21ef30b30

Time (s): cpu = 00:02:45 ; elapsed = 00:02:14 . Memory (MB): peak = 2392.066 ; gain = 142.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.727  | TNS=0.000  | WHS=-0.353 | THS=-1498.970|

Phase 2 Router Initialization | Checksum: 17226e708

Time (s): cpu = 00:02:56 ; elapsed = 00:02:21 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 171f1f959

Time (s): cpu = 00:03:06 ; elapsed = 00:02:27 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2318
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c6976057

Time (s): cpu = 00:03:31 ; elapsed = 00:02:43 . Memory (MB): peak = 2500.547 ; gain = 250.703
Phase 4 Rip-up And Reroute | Checksum: 1c6976057

Time (s): cpu = 00:03:31 ; elapsed = 00:02:44 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c6976057

Time (s): cpu = 00:03:31 ; elapsed = 00:02:44 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c6976057

Time (s): cpu = 00:03:32 ; elapsed = 00:02:44 . Memory (MB): peak = 2500.547 ; gain = 250.703
Phase 5 Delay and Skew Optimization | Checksum: 1c6976057

Time (s): cpu = 00:03:32 ; elapsed = 00:02:44 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a0fc917c

Time (s): cpu = 00:03:36 ; elapsed = 00:02:47 . Memory (MB): peak = 2500.547 ; gain = 250.703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.581  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232553b1e

Time (s): cpu = 00:03:36 ; elapsed = 00:02:47 . Memory (MB): peak = 2500.547 ; gain = 250.703
Phase 6 Post Hold Fix | Checksum: 232553b1e

Time (s): cpu = 00:03:37 ; elapsed = 00:02:48 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.12089 %
  Global Horizontal Routing Utilization  = 2.91435 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15f4f83eb

Time (s): cpu = 00:03:37 ; elapsed = 00:02:48 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15f4f83eb

Time (s): cpu = 00:03:37 ; elapsed = 00:02:48 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y3/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y0/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y2/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTSOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 13db627bf

Time (s): cpu = 00:03:42 ; elapsed = 00:02:54 . Memory (MB): peak = 2500.547 ; gain = 250.703

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.581  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13db627bf

Time (s): cpu = 00:03:43 ; elapsed = 00:02:54 . Memory (MB): peak = 2500.547 ; gain = 250.703
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:43 ; elapsed = 00:02:55 . Memory (MB): peak = 2500.547 ; gain = 250.703

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 243 Warnings, 44 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:53 ; elapsed = 00:03:00 . Memory (MB): peak = 2500.547 ; gain = 250.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2500.547 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2500.547 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2500.547 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_2/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2500.547 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_2/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2500.547 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_2/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2553.879 ; gain = 53.332
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 243 Warnings, 44 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2606.004 ; gain = 52.125
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Memdata 28-165] The reference name: i_system_wrapper_system_i_UserMemoryAccess_BRAM was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
ERROR: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/impl_2/system_top_bd.bmm
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 10 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 16 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 344 Warnings, 47 Critical Warnings and 1 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 3207.277 ; gain = 583.508
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 02:21:01 2021...
