
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/bin_to_bcd.sv ../design/button_controller.sv ../design/debouncer.sv ../design/display_refresh.sv ../design/division_unit.sv ../design/fsm_controller.sv ../design/key_deco.sv ../design/keypad_scanner.sv ../design/num_reg.sv ../design/top.sv; synth_gowin -top top -json proyecto2.json' --

1. Executing Verilog-2005 frontend: ../design/bin_to_bcd.sv
Parsing SystemVerilog input from `../design/bin_to_bcd.sv' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/button_controller.sv
Parsing SystemVerilog input from `../design/button_controller.sv' to AST representation.
Generating RTLIL representation for module `\button_controller'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/debouncer.sv
Parsing SystemVerilog input from `../design/debouncer.sv' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/display_refresh.sv
Parsing SystemVerilog input from `../design/display_refresh.sv' to AST representation.
Generating RTLIL representation for module `\display_refresh'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/division_unit.sv
Parsing SystemVerilog input from `../design/division_unit.sv' to AST representation.
Generating RTLIL representation for module `\division_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/fsm_controller.sv
Parsing SystemVerilog input from `../design/fsm_controller.sv' to AST representation.
Generating RTLIL representation for module `\fsm_controller'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/key_deco.sv
Parsing SystemVerilog input from `../design/key_deco.sv' to AST representation.
Generating RTLIL representation for module `\key_deco'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/keypad_scanner.sv
Parsing SystemVerilog input from `../design/keypad_scanner.sv' to AST representation.
Generating RTLIL representation for module `\keypad_scanner'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/num_reg.sv
Parsing SystemVerilog input from `../design/num_reg.sv' to AST representation.
Generating RTLIL representation for module `\num_reg'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/top.sv
Parsing SystemVerilog input from `../design/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

11. Executing SYNTH_GOWIN pass.

11.1. Executing Verilog-2005 frontend: C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \display_refresh
Used module:     \fsm_controller
Used module:     \division_unit
Used module:     \num_reg
Used module:     \button_controller
Used module:     \key_deco
Used module:     \debouncer
Used module:     \keypad_scanner

11.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \display_refresh
Used module:     \fsm_controller
Used module:     \division_unit
Used module:     \num_reg
Used module:     \button_controller
Used module:     \key_deco
Used module:     \debouncer
Used module:     \keypad_scanner
Removing unused module `\bin_to_bcd'.
Removed 1 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$412'.
Cleaned up 1 empty switch.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$408 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$406 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$404 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$402 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$400 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$398 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$396 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$394 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$388 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$386 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$384 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$382 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$380 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$378 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$376 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$374 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../design/num_reg.sv:0$184 in module num_reg.
Marked 2 switch rules as full_case in process $proc$../design/num_reg.sv:12$182 in module num_reg.
Marked 3 switch rules as full_case in process $proc$../design/keypad_scanner.sv:49$175 in module keypad_scanner.
Marked 1 switch rules as full_case in process $proc$../design/keypad_scanner.sv:0$174 in module keypad_scanner.
Marked 2 switch rules as full_case in process $proc$../design/key_deco.sv:0$171 in module key_deco.
Marked 1 switch rules as full_case in process $proc$../design/key_deco.sv:12$169 in module key_deco.
Marked 1 switch rules as full_case in process $proc$../design/fsm_controller.sv:0$168 in module fsm_controller.
Marked 16 switch rules as full_case in process $proc$../design/fsm_controller.sv:0$165 in module fsm_controller.
Marked 5 switch rules as full_case in process $proc$../design/fsm_controller.sv:53$156 in module fsm_controller.
Marked 6 switch rules as full_case in process $proc$../design/division_unit.sv:20$144 in module division_unit.
Marked 1 switch rules as full_case in process $proc$../design/display_refresh.sv:0$143 in module display_refresh.
Removed 1 dead cases from process $proc$../design/display_refresh.sv:0$141 in module display_refresh.
Marked 2 switch rules as full_case in process $proc$../design/display_refresh.sv:0$141 in module display_refresh.
Marked 1 switch rules as full_case in process $proc$../design/display_refresh.sv:0$140 in module display_refresh.
Marked 1 switch rules as full_case in process $proc$../design/display_refresh.sv:12$137 in module display_refresh.
Removed 1 dead cases from process $proc$../design/debouncer.sv:0$131 in module debouncer.
Marked 7 switch rules as full_case in process $proc$../design/debouncer.sv:0$131 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/debouncer.sv:22$122 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/button_controller.sv:24$112 in module button_controller.
Removed a total of 2 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 20 redundant assignments.
Promoted 45 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$409'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$407'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$405'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$403'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
  Set init value: \Q = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$408'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$406'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$404'.
Found async reset \PRESET in `\DFFNP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$402'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$388'.
Found async reset \CLEAR in `\DFFC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$386'.
Found async reset \PRESET in `\DFFPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$384'.
Found async reset \PRESET in `\DFFP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$382'.
Found async reset \reset_n in `\num_reg.$proc$../design/num_reg.sv:12$182'.
Found async reset \reset_n in `\keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
Found async reset \reset_n in `\key_deco.$proc$../design/key_deco.sv:12$169'.
Found async reset \reset_n in `\fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
Found async reset \reset_n in `\division_unit.$proc$../design/division_unit.sv:20$144'.
Found async reset \reset_n in `\display_refresh.$proc$../design/display_refresh.sv:12$137'.
Found async reset \reset_n in `\debouncer.$proc$../design/debouncer.sv:22$122'.
Found async reset \reset_n in `\button_controller.$proc$../design/button_controller.sv:24$112'.

11.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~70 debug messages>

11.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$412'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$409'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$408'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$407'.
Creating decoders for process `\DFFNC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$406'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$405'.
Creating decoders for process `\DFFNPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$404'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$403'.
Creating decoders for process `\DFFNP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$402'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
Creating decoders for process `\DFFNRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$400'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
Creating decoders for process `\DFFNR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$398'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
Creating decoders for process `\DFFNSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$396'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
Creating decoders for process `\DFFNS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$394'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
Creating decoders for process `\DFFNE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$392'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
Creating decoders for process `\DFFN.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$390'.
Creating decoders for process `\DFFCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
Creating decoders for process `\DFFCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$388'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
Creating decoders for process `\DFFC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$386'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
Creating decoders for process `\DFFPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$384'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
Creating decoders for process `\DFFP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$382'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
Creating decoders for process `\DFFRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$380'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Creating decoders for process `\DFFR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$378'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Creating decoders for process `\DFFSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Creating decoders for process `\DFFS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Creating decoders for process `\DFFE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Creating decoders for process `\DFF.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$370'.
Creating decoders for process `\num_reg.$proc$../design/num_reg.sv:0$184'.
     1/1: $1\number_next[7:0]
Creating decoders for process `\num_reg.$proc$../design/num_reg.sv:12$182'.
     1/2: $0\first_digit[0:0]
     2/2: $0\number_out[7:0]
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
     1/5: $0\latched_rows[3:0]
     2/5: $0\latched_cols[3:0]
     3/5: $0\state[0:0]
     4/5: $0\col_reg[1:0]
     5/5: $0\scan_counter[11:0]
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$174'.
     1/1: $1\keypad_cols[3:0]
Creating decoders for process `\key_deco.$proc$../design/key_deco.sv:0$171'.
     1/4: $2\digit_value[3:0]
     2/4: $2\key_is_digit[0:0]
     3/4: $1\digit_value[3:0]
     4/4: $1\key_is_digit[0:0]
Creating decoders for process `\key_deco.$proc$../design/key_deco.sv:12$169'.
     1/1: $0\key_code_stable[7:0]
Creating decoders for process `\fsm_controller.$proc$../design/fsm_controller.sv:0$168'.
     1/1: $1\display_data_out[15:0]
Creating decoders for process `\fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
     1/46: $16\state_next[2:0]
     2/46: $10\num2_clear[0:0]
     3/46: $9\num1_clear[0:0]
     4/46: $9\num2_clear[0:0]
     5/46: $8\num1_clear[0:0]
     6/46: $15\state_next[2:0]
     7/46: $14\state_next[2:0]
     8/46: $8\num2_clear[0:0]
     9/46: $7\num1_clear[0:0]
    10/46: $13\state_next[2:0]
    11/46: $7\num2_clear[0:0]
    12/46: $6\num1_clear[0:0]
    13/46: $12\state_next[2:0]
    14/46: $6\num2_clear[0:0]
    15/46: $5\num1_clear[0:0]
    16/46: $11\state_next[2:0]
    17/46: $5\num2_clear[0:0]
    18/46: $4\num1_clear[0:0]
    19/46: $10\state_next[2:0]
    20/46: $9\state_next[2:0]
    21/46: $8\state_next[2:0]
    22/46: $7\state_next[2:0]
    23/46: $4\start_division[0:0]
    24/46: $3\num2_write_en[0:0]
    25/46: $3\start_division[0:0]
    26/46: $6\state_next[2:0]
    27/46: $5\state_next[2:0]
    28/46: $4\num2_clear[0:0]
    29/46: $4\num1_write_en[0:0]
    30/46: $3\num2_clear[0:0]
    31/46: $4\state_next[2:0]
    32/46: $3\state_next[2:0]
    33/46: $3\num1_write_en[0:0]
    34/46: $3\num1_clear[0:0]
    35/46: $2\num1_clear[0:0]
    36/46: $2\num1_write_en[0:0]
    37/46: $2\state_next[2:0]
    38/46: $2\start_division[0:0]
    39/46: $2\num2_clear[0:0]
    40/46: $2\num2_write_en[0:0]
    41/46: $1\num2_clear[0:0]
    42/46: $1\num1_clear[0:0]
    43/46: $1\state_next[2:0]
    44/46: $1\start_division[0:0]
    45/46: $1\num2_write_en[0:0]
    46/46: $1\num1_write_en[0:0]
Creating decoders for process `\fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
     1/5: $0\state_reg[2:0]
     2/5: $0\error_occurred[0:0]
     3/5: $0\last_operation[0:0]
     4/5: $0\num2_reg[7:0]
     5/5: $0\num1_reg[7:0]
Creating decoders for process `\division_unit.$proc$../design/division_unit.sv:20$144'.
     1/9: $4\temp_diff[8:0]
     2/9: $3\temp_diff[8:0]
     3/9: $2\temp_diff[8:0]
     4/9: $1\temp_diff[8:0]
     5/9: $0\error_flag[0:0]
     6/9: $0\divisor_reg[7:0]
     7/9: $0\busy[0:0]
     8/9: $0\counter[3:0]
     9/9: $0\shift_reg[15:0]
Creating decoders for process `\display_refresh.$proc$../design/display_refresh.sv:0$143'.
     1/1: $1\anodos_out[3:0]
Creating decoders for process `\display_refresh.$proc$../design/display_refresh.sv:0$141'.
     1/2: $2\segmentos_out[7:7]
     2/2: $1\segmentos_out[6:0]
Creating decoders for process `\display_refresh.$proc$../design/display_refresh.sv:0$140'.
     1/1: $1\bcd_digit[3:0]
Creating decoders for process `\display_refresh.$proc$../design/display_refresh.sv:12$137'.
     1/1: $0\refresh_counter[13:0]
Creating decoders for process `\debouncer.$proc$../design/debouncer.sv:0$131'.
     1/12: $5\tick_out[0:0]
     2/12: $7\state_next[1:0]
     3/12: $6\state_next[1:0]
     4/12: $4\tick_out[0:0]
     5/12: $5\state_next[1:0]
     6/12: $3\tick_out[0:0]
     7/12: $4\state_next[1:0]
     8/12: $3\state_next[1:0]
     9/12: $2\tick_out[0:0]
    10/12: $2\state_next[1:0]
    11/12: $1\state_next[1:0]
    12/12: $1\tick_out[0:0]
Creating decoders for process `\debouncer.$proc$../design/debouncer.sv:22$122'.
     1/2: $0\q_reg[19:0]
     2/2: $0\state_reg[1:0]
Creating decoders for process `\button_controller.$proc$../design/button_controller.sv:24$112'.
     1/8: $0\btn_clear_prev[0:0]
     2/8: $0\btn_rem_prev[0:0]
     3/8: $0\btn_quot_prev[0:0]
     4/8: $0\btn_div_prev[0:0]
     5/8: $0\btn_clear_sync[2:0]
     6/8: $0\btn_rem_sync[2:0]
     7/8: $0\btn_quot_sync[2:0]
     8/8: $0\btn_div_sync[2:0]

11.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\num_reg.\number_next' from process `\num_reg.$proc$../design/num_reg.sv:0$184'.
No latch inferred for signal `\keypad_scanner.\keypad_cols' from process `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$174'.
No latch inferred for signal `\key_deco.\key_is_digit' from process `\key_deco.$proc$../design/key_deco.sv:0$171'.
No latch inferred for signal `\key_deco.\digit_value' from process `\key_deco.$proc$../design/key_deco.sv:0$171'.
No latch inferred for signal `\fsm_controller.\display_data_out' from process `\fsm_controller.$proc$../design/fsm_controller.sv:0$168'.
No latch inferred for signal `\fsm_controller.\state_next' from process `\fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
No latch inferred for signal `\fsm_controller.\num1_write_en' from process `\fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
No latch inferred for signal `\fsm_controller.\num2_write_en' from process `\fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
No latch inferred for signal `\fsm_controller.\num1_clear' from process `\fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
No latch inferred for signal `\fsm_controller.\num2_clear' from process `\fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
No latch inferred for signal `\fsm_controller.\start_division' from process `\fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
No latch inferred for signal `\display_refresh.\anodos_out' from process `\display_refresh.$proc$../design/display_refresh.sv:0$143'.
No latch inferred for signal `\display_refresh.\segmentos_out' from process `\display_refresh.$proc$../design/display_refresh.sv:0$141'.
No latch inferred for signal `\display_refresh.\bcd_digit' from process `\display_refresh.$proc$../design/display_refresh.sv:0$140'.
No latch inferred for signal `\debouncer.\clean_level' from process `\debouncer.$proc$../design/debouncer.sv:0$131'.
No latch inferred for signal `\debouncer.\tick_out' from process `\debouncer.$proc$../design/debouncer.sv:0$131'.
No latch inferred for signal `\debouncer.\state_next' from process `\debouncer.$proc$../design/debouncer.sv:0$131'.

11.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$412'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$412'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$408'.
  created $adff cell `$procdff$1325' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$406'.
  created $adff cell `$procdff$1326' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$404'.
  created $adff cell `$procdff$1327' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$402'.
  created $adff cell `$procdff$1328' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$400'.
  created $dff cell `$procdff$1329' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$398'.
  created $dff cell `$procdff$1330' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$396'.
  created $dff cell `$procdff$1331' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$394'.
  created $dff cell `$procdff$1332' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$392'.
  created $dff cell `$procdff$1333' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$390'.
  created $dff cell `$procdff$1334' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$388'.
  created $adff cell `$procdff$1335' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$386'.
  created $adff cell `$procdff$1336' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$384'.
  created $adff cell `$procdff$1337' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$382'.
  created $adff cell `$procdff$1338' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$380'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$378'.
  created $dff cell `$procdff$1340' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$376'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$374'.
  created $dff cell `$procdff$1342' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$372'.
  created $dff cell `$procdff$1343' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$370'.
  created $dff cell `$procdff$1344' with positive edge clock.
Creating register for signal `\num_reg.\number_out' using process `\num_reg.$proc$../design/num_reg.sv:12$182'.
  created $adff cell `$procdff$1345' with positive edge clock and negative level reset.
Creating register for signal `\num_reg.\first_digit' using process `\num_reg.$proc$../design/num_reg.sv:12$182'.
  created $adff cell `$procdff$1346' with positive edge clock and negative level reset.
Creating register for signal `\keypad_scanner.\scan_counter' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
  created $adff cell `$procdff$1347' with positive edge clock and negative level reset.
Creating register for signal `\keypad_scanner.\col_reg' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
  created $adff cell `$procdff$1348' with positive edge clock and negative level reset.
Creating register for signal `\keypad_scanner.\state' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
  created $adff cell `$procdff$1349' with positive edge clock and negative level reset.
Creating register for signal `\keypad_scanner.\latched_cols' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
  created $adff cell `$procdff$1350' with positive edge clock and negative level reset.
Creating register for signal `\keypad_scanner.\latched_rows' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
  created $adff cell `$procdff$1351' with positive edge clock and negative level reset.
Creating register for signal `\key_deco.\key_code_stable' using process `\key_deco.$proc$../design/key_deco.sv:12$169'.
  created $adff cell `$procdff$1352' with positive edge clock and negative level reset.
Creating register for signal `\fsm_controller.\state_reg' using process `\fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
  created $adff cell `$procdff$1353' with positive edge clock and negative level reset.
Creating register for signal `\fsm_controller.\num1_reg' using process `\fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
  created $adff cell `$procdff$1354' with positive edge clock and negative level reset.
Creating register for signal `\fsm_controller.\num2_reg' using process `\fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
  created $adff cell `$procdff$1355' with positive edge clock and negative level reset.
Creating register for signal `\fsm_controller.\last_operation' using process `\fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
  created $adff cell `$procdff$1356' with positive edge clock and negative level reset.
Creating register for signal `\fsm_controller.\error_occurred' using process `\fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
  created $adff cell `$procdff$1357' with positive edge clock and negative level reset.
Creating register for signal `\division_unit.\shift_reg' using process `\division_unit.$proc$../design/division_unit.sv:20$144'.
  created $adff cell `$procdff$1358' with positive edge clock and negative level reset.
Creating register for signal `\division_unit.\counter' using process `\division_unit.$proc$../design/division_unit.sv:20$144'.
  created $adff cell `$procdff$1359' with positive edge clock and negative level reset.
Creating register for signal `\division_unit.\busy' using process `\division_unit.$proc$../design/division_unit.sv:20$144'.
  created $adff cell `$procdff$1360' with positive edge clock and negative level reset.
Creating register for signal `\division_unit.\divisor_reg' using process `\division_unit.$proc$../design/division_unit.sv:20$144'.
  created $adff cell `$procdff$1361' with positive edge clock and negative level reset.
Creating register for signal `\division_unit.\temp_diff' using process `\division_unit.$proc$../design/division_unit.sv:20$144'.
  created $dff cell `$procdff$1364' with positive edge clock.
Creating register for signal `\division_unit.\error_flag' using process `\division_unit.$proc$../design/division_unit.sv:20$144'.
  created $adff cell `$procdff$1365' with positive edge clock and negative level reset.
Creating register for signal `\display_refresh.\refresh_counter' using process `\display_refresh.$proc$../design/display_refresh.sv:12$137'.
  created $adff cell `$procdff$1366' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\state_reg' using process `\debouncer.$proc$../design/debouncer.sv:22$122'.
  created $adff cell `$procdff$1367' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\q_reg' using process `\debouncer.$proc$../design/debouncer.sv:22$122'.
  created $adff cell `$procdff$1368' with positive edge clock and negative level reset.
Creating register for signal `\button_controller.\btn_div_sync' using process `\button_controller.$proc$../design/button_controller.sv:24$112'.
  created $adff cell `$procdff$1369' with positive edge clock and negative level reset.
Creating register for signal `\button_controller.\btn_quot_sync' using process `\button_controller.$proc$../design/button_controller.sv:24$112'.
  created $adff cell `$procdff$1370' with positive edge clock and negative level reset.
Creating register for signal `\button_controller.\btn_rem_sync' using process `\button_controller.$proc$../design/button_controller.sv:24$112'.
  created $adff cell `$procdff$1371' with positive edge clock and negative level reset.
Creating register for signal `\button_controller.\btn_clear_sync' using process `\button_controller.$proc$../design/button_controller.sv:24$112'.
  created $adff cell `$procdff$1372' with positive edge clock and negative level reset.
Creating register for signal `\button_controller.\btn_div_prev' using process `\button_controller.$proc$../design/button_controller.sv:24$112'.
  created $adff cell `$procdff$1373' with positive edge clock and negative level reset.
Creating register for signal `\button_controller.\btn_quot_prev' using process `\button_controller.$proc$../design/button_controller.sv:24$112'.
  created $adff cell `$procdff$1374' with positive edge clock and negative level reset.
Creating register for signal `\button_controller.\btn_rem_prev' using process `\button_controller.$proc$../design/button_controller.sv:24$112'.
  created $adff cell `$procdff$1375' with positive edge clock and negative level reset.
Creating register for signal `\button_controller.\btn_clear_prev' using process `\button_controller.$proc$../design/button_controller.sv:24$112'.
  created $adff cell `$procdff$1376' with positive edge clock and negative level reset.

11.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$412'.
Removing empty process `DFFNCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$409'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$408'.
Removing empty process `DFFNCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$408'.
Removing empty process `DFFNC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$407'.
Removing empty process `DFFNC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$406'.
Removing empty process `DFFNPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$405'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$404'.
Removing empty process `DFFNPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$404'.
Removing empty process `DFFNP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$403'.
Removing empty process `DFFNP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$402'.
Removing empty process `DFFNRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$400'.
Removing empty process `DFFNRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$400'.
Removing empty process `DFFNR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$398'.
Removing empty process `DFFNR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$398'.
Removing empty process `DFFNSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$396'.
Removing empty process `DFFNSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$396'.
Removing empty process `DFFNS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$394'.
Removing empty process `DFFNS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$394'.
Removing empty process `DFFNE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$392'.
Removing empty process `DFFNE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$392'.
Removing empty process `DFFN.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
Removing empty process `DFFN.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$390'.
Removing empty process `DFFCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$388'.
Removing empty process `DFFCE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$388'.
Removing empty process `DFFC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
Removing empty process `DFFC.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$386'.
Removing empty process `DFFPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$384'.
Removing empty process `DFFPE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$384'.
Removing empty process `DFFP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
Removing empty process `DFFP.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$382'.
Removing empty process `DFFRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$380'.
Removing empty process `DFFRE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$380'.
Removing empty process `DFFR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$378'.
Removing empty process `DFFR.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$378'.
Removing empty process `DFFSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$376'.
Removing empty process `DFFSE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$376'.
Removing empty process `DFFS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$374'.
Removing empty process `DFFS.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$374'.
Removing empty process `DFFE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$372'.
Removing empty process `DFFE.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$372'.
Removing empty process `DFF.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Removing empty process `DFF.$proc$C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$370'.
Found and cleaned up 1 empty switch in `\num_reg.$proc$../design/num_reg.sv:0$184'.
Removing empty process `num_reg.$proc$../design/num_reg.sv:0$184'.
Found and cleaned up 2 empty switches in `\num_reg.$proc$../design/num_reg.sv:12$182'.
Removing empty process `num_reg.$proc$../design/num_reg.sv:12$182'.
Found and cleaned up 4 empty switches in `\keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:49$175'.
Found and cleaned up 1 empty switch in `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$174'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:0$174'.
Found and cleaned up 2 empty switches in `\key_deco.$proc$../design/key_deco.sv:0$171'.
Removing empty process `key_deco.$proc$../design/key_deco.sv:0$171'.
Found and cleaned up 1 empty switch in `\key_deco.$proc$../design/key_deco.sv:12$169'.
Removing empty process `key_deco.$proc$../design/key_deco.sv:12$169'.
Found and cleaned up 1 empty switch in `\fsm_controller.$proc$../design/fsm_controller.sv:0$168'.
Removing empty process `fsm_controller.$proc$../design/fsm_controller.sv:0$168'.
Found and cleaned up 16 empty switches in `\fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
Removing empty process `fsm_controller.$proc$../design/fsm_controller.sv:0$165'.
Found and cleaned up 9 empty switches in `\fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
Removing empty process `fsm_controller.$proc$../design/fsm_controller.sv:53$156'.
Found and cleaned up 5 empty switches in `\division_unit.$proc$../design/division_unit.sv:20$144'.
Removing empty process `division_unit.$proc$../design/division_unit.sv:20$144'.
Found and cleaned up 1 empty switch in `\display_refresh.$proc$../design/display_refresh.sv:0$143'.
Removing empty process `display_refresh.$proc$../design/display_refresh.sv:0$143'.
Found and cleaned up 2 empty switches in `\display_refresh.$proc$../design/display_refresh.sv:0$141'.
Removing empty process `display_refresh.$proc$../design/display_refresh.sv:0$141'.
Found and cleaned up 1 empty switch in `\display_refresh.$proc$../design/display_refresh.sv:0$140'.
Removing empty process `display_refresh.$proc$../design/display_refresh.sv:0$140'.
Removing empty process `display_refresh.$proc$../design/display_refresh.sv:12$137'.
Found and cleaned up 7 empty switches in `\debouncer.$proc$../design/debouncer.sv:0$131'.
Removing empty process `debouncer.$proc$../design/debouncer.sv:0$131'.
Removing empty process `debouncer.$proc$../design/debouncer.sv:22$122'.
Removing empty process `button_controller.$proc$../design/button_controller.sv:24$112'.
Cleaned up 71 empty switches.

11.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module num_reg.
<suppressed ~1 debug messages>
Optimizing module keypad_scanner.
<suppressed ~16 debug messages>
Optimizing module key_deco.
Optimizing module fsm_controller.
<suppressed ~10 debug messages>
Optimizing module division_unit.
<suppressed ~2 debug messages>
Optimizing module display_refresh.
<suppressed ~2 debug messages>
Optimizing module debouncer.
<suppressed ~10 debug messages>
Optimizing module button_controller.

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module num_reg.
Deleting now unused module keypad_scanner.
Deleting now unused module key_deco.
Deleting now unused module fsm_controller.
Deleting now unused module division_unit.
Deleting now unused module display_refresh.
Deleting now unused module debouncer.
Deleting now unused module button_controller.
<suppressed ~9 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing SYNTH pass.

11.7.1. Executing PROC pass (convert processes to netlists).

11.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

11.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11.7.1.4. Executing PROC_INIT pass (extract init attributes).

11.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

11.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

11.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

11.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

11.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

11.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 33 unused cells and 361 unused wires.
<suppressed ~41 debug messages>

11.7.4. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

11.7.5. Executing OPT pass (performing simple optimizations).

11.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~270 debug messages>
Removed a total of 90 cells.

11.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_div.$procmux$1192: \u_div.busy -> 1'0
      Replacing known input bits on port B of cell $flatten\u_div.$procmux$1190: \u_div.busy -> 1'1
      Replacing known input bits on port A of cell $flatten\u_scanner.$procmux$533: \u_scanner.state -> 1'0
      Replacing known input bits on port A of cell $flatten\u_scanner.$procmux$531: \u_scanner.state -> 1'1
      Replacing known input bits on port B of cell $flatten\u_scanner.$procmux$535: \u_scanner.state -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_debouncer.$procmux$1245.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1247.
    dead port 1/2 on $mux $flatten\u_debouncer.$procmux$1253.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1255.
    dead port 2/2 on $mux $flatten\u_decoder.$procmux$594.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1260.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1265.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$1006.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1009.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$1021.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1024.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$1036.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1039.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$1051.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1054.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1271.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1063.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1075.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1279.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1281.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1289.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1291.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1087.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1097.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1298.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1106.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1305.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$1116.
    dead port 2/2 on $mux $flatten\u_debouncer.$procmux$1313.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$617.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$619.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$622.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$629.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$631.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$634.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$641.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$643.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$646.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$650.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$652.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$655.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$659.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$661.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$664.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$668.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$670.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$673.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$681.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$683.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$686.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$694.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$696.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$699.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$707.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$709.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$712.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$719.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$722.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$729.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$732.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$739.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$742.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$751.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$753.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$756.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$765.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$767.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$770.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$779.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$781.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$784.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$792.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$795.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$803.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$806.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$814.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$817.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$828.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$830.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$832.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$835.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$845.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$847.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$850.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$859.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$862.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$873.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$875.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$878.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$889.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$891.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$894.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$904.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$907.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$917.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$920.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$930.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$933.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$945.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$947.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$950.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$962.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$964.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$967.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$978.
    dead port 2/2 on $mux $flatten\u_decoder.$procmux$573.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$981.
    dead port 2/2 on $mux $flatten\u_fsm.$procmux$992.
    dead port 1/2 on $mux $flatten\u_fsm.$procmux$995.
Removed 109 multiplexer ports.
<suppressed ~33 debug messages>

11.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_debouncer.$procmux$1320: { $flatten\u_debouncer.$procmux$1282_CMP $auto$opt_reduce.cc:134:opt_pmux$1378 $flatten\u_debouncer.$procmux$1248_CMP }
    New ctrl vector for $pmux cell $flatten\u_decoder.$procmux$577: $auto$opt_reduce.cc:134:opt_pmux$1380
  Optimizing cells in module \top.
Performed a total of 2 changes.

11.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

11.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 214 unused wires.
<suppressed ~1 debug messages>

11.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

11.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_fsm.$procmux$1071: $auto$opt_reduce.cc:134:opt_pmux$1382
    New ctrl vector for $pmux cell $flatten\u_scanner.$procmux$533: $auto$opt_reduce.cc:134:opt_pmux$1384
  Optimizing cells in module \top.
Performed a total of 2 changes.

11.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

11.7.5.16. Rerunning OPT passes. (Maybe there is more to do..)

11.7.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

11.7.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.7.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.7.5.20. Executing OPT_DFF pass (perform DFF optimizations).

11.7.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

11.7.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.5.23. Rerunning OPT passes. (Maybe there is more to do..)

11.7.5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

11.7.5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.7.5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.7.5.27. Executing OPT_DFF pass (perform DFF optimizations).

11.7.5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.7.5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.5.30. Finished OPT passes. (There is nothing left to do.)

11.7.6. Executing FSM pass (extract and optimize FSM).

11.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.u_debouncer.state_reg as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register top.u_fsm.state_reg.

11.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_fsm.state_reg' from module `\top'.
  found $adff cell for state register: $flatten\u_fsm.$procdff$1353
  root of input selection tree: \u_fsm.state_next
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_buttons.op_clear
  found ctrl input: $flatten\u_fsm.$procmux$1058_CMP
  found ctrl input: $flatten\u_fsm.$procmux$1059_CMP
  found ctrl input: $flatten\u_fsm.$procmux$1060_CMP
  found ctrl input: $flatten\u_fsm.$procmux$1082_CMP
  found ctrl input: $flatten\u_fsm.$eq$../design/fsm_controller.sv:77$162_Y
  found ctrl input: $flatten\u_fsm.$procmux$1007_CMP
  found ctrl input: $flatten\u_fsm.$procmux$1022_CMP
  found ctrl input: \u_buttons.op_div
  found state code: 3'001
  found ctrl input: \u_fsm.btn_quot
  found state code: 3'100
  found ctrl input: \u_fsm.btn_rem
  found state code: 3'101
  found ctrl input: \u_div.busy
  found ctrl input: \u_div.error_flag
  found ctrl input: \u_fsm.last_operation
  found state code: 3'110
  found ctrl input: \u_decoder.key_is_digit
  found ctrl input: $flatten\u_fsm.$logic_or$../design/fsm_controller.sv:132$166_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl output: $flatten\u_fsm.$procmux$1082_CMP
  found ctrl output: $flatten\u_fsm.$procmux$1060_CMP
  found ctrl output: $flatten\u_fsm.$procmux$1059_CMP
  found ctrl output: $flatten\u_fsm.$procmux$1058_CMP
  found ctrl output: $flatten\u_fsm.$procmux$1022_CMP
  found ctrl output: $flatten\u_fsm.$procmux$1007_CMP
  found ctrl output: $flatten\u_fsm.$eq$../design/fsm_controller.sv:77$162_Y
  ctrl inputs: { \u_fsm.btn_quot \u_fsm.btn_rem \u_fsm.last_operation $flatten\u_fsm.$logic_or$../design/fsm_controller.sv:132$166_Y \u_div.busy \u_div.error_flag \u_buttons.op_div \u_buttons.op_clear \u_decoder.key_is_digit }
  ctrl outputs: { \u_fsm.state_next $flatten\u_fsm.$eq$../design/fsm_controller.sv:77$162_Y $flatten\u_fsm.$procmux$1007_CMP $flatten\u_fsm.$procmux$1022_CMP $flatten\u_fsm.$procmux$1058_CMP $flatten\u_fsm.$procmux$1059_CMP $flatten\u_fsm.$procmux$1060_CMP $flatten\u_fsm.$procmux$1082_CMP }
  transition:      3'000 9'-------00 ->      3'000 10'0000010000
  transition:      3'000 9'-------01 ->      3'001 10'0010010000
  transition:      3'000 9'-------1- ->      3'000 10'0000010000
  transition:      3'100 9'-0----00- ->      3'100 10'1000000010
  transition:      3'100 9'-0----10- ->      3'001 10'0010000010
  transition:      3'100 9'-1-----0- ->      3'101 10'1010000010
  transition:      3'100 9'-------1- ->      3'000 10'0000000010
  transition:      3'010 9'---0---00 ->      3'010 10'0101000000
  transition:      3'010 9'---1---00 ->      3'011 10'0111000000
  transition:      3'010 9'-------01 ->      3'010 10'0101000000
  transition:      3'010 9'-------1- ->      3'000 10'0001000000
  transition:      3'110 9'------00- ->      3'110 10'1100001000
  transition:      3'110 9'------10- ->      3'001 10'0010001000
  transition:      3'110 9'-------1- ->      3'000 10'0000001000
  transition:      3'001 9'------000 ->      3'001 10'0010100000
  transition:      3'001 9'------100 ->      3'010 10'0100100000
  transition:      3'001 9'-------01 ->      3'001 10'0010100000
  transition:      3'001 9'-------1- ->      3'000 10'0000100000
  transition:      3'101 9'0-----00- ->      3'101 10'1010000100
  transition:      3'101 9'0-----10- ->      3'001 10'0010000100
  transition:      3'101 9'1------0- ->      3'100 10'1000000100
  transition:      3'101 9'-------1- ->      3'000 10'0000000100
  transition:      3'011 9'--0-00-0- ->      3'100 10'1000000001
  transition:      3'011 9'--1-00-0- ->      3'101 10'1010000001
  transition:      3'011 9'----01-0- ->      3'110 10'1100000001
  transition:      3'011 9'----1--0- ->      3'011 10'0110000001
  transition:      3'011 9'-------1- ->      3'000 10'0000000001

11.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_fsm.state_reg$1385' from module `\top'.

11.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 21 unused cells and 21 unused wires.
<suppressed ~22 debug messages>

11.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_fsm.state_reg$1385' from module `\top'.
  Removing unused output signal \u_fsm.state_next [0].
  Removing unused output signal \u_fsm.state_next [1].
  Removing unused output signal \u_fsm.state_next [2].

11.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_fsm.state_reg$1385' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------

11.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_fsm.state_reg$1385' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_fsm.state_reg$1385 (\u_fsm.state_reg):

  Number of input signals:    9
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: \u_decoder.key_is_digit
    1: \u_buttons.op_clear
    2: \u_buttons.op_div
    3: \u_div.error_flag
    4: \u_div.busy
    5: $flatten\u_fsm.$logic_or$../design/fsm_controller.sv:132$166_Y
    6: \u_fsm.last_operation
    7: \u_fsm.btn_rem
    8: \u_fsm.btn_quot

  Output signals:
    0: $flatten\u_fsm.$procmux$1082_CMP
    1: $flatten\u_fsm.$procmux$1060_CMP
    2: $flatten\u_fsm.$procmux$1059_CMP
    3: $flatten\u_fsm.$procmux$1058_CMP
    4: $flatten\u_fsm.$procmux$1022_CMP
    5: $flatten\u_fsm.$procmux$1007_CMP
    6: $flatten\u_fsm.$eq$../design/fsm_controller.sv:77$162_Y

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'-------00   ->     0 7'0010000
      1:     0 9'-------1-   ->     0 7'0010000
      2:     0 9'-------01   ->     4 7'0010000
      3:     1 9'-------1-   ->     0 7'0000010
      4:     1 9'-0----00-   ->     1 7'0000010
      5:     1 9'-0----10-   ->     4 7'0000010
      6:     1 9'-1-----0-   ->     5 7'0000010
      7:     2 9'-------1-   ->     0 7'1000000
      8:     2 9'---0---00   ->     2 7'1000000
      9:     2 9'-------01   ->     2 7'1000000
     10:     2 9'---1---00   ->     6 7'1000000
     11:     3 9'-------1-   ->     0 7'0001000
     12:     3 9'------00-   ->     3 7'0001000
     13:     3 9'------10-   ->     4 7'0001000
     14:     4 9'-------1-   ->     0 7'0100000
     15:     4 9'------100   ->     2 7'0100000
     16:     4 9'------000   ->     4 7'0100000
     17:     4 9'-------01   ->     4 7'0100000
     18:     5 9'-------1-   ->     0 7'0000100
     19:     5 9'1------0-   ->     1 7'0000100
     20:     5 9'0-----10-   ->     4 7'0000100
     21:     5 9'0-----00-   ->     5 7'0000100
     22:     6 9'-------1-   ->     0 7'0000001
     23:     6 9'--0-00-0-   ->     1 7'0000001
     24:     6 9'----01-0-   ->     3 7'0000001
     25:     6 9'--1-00-0-   ->     5 7'0000001
     26:     6 9'----1--0-   ->     6 7'0000001

-------------------------------------

11.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_fsm.state_reg$1385' from module `\top'.

11.7.7. Executing OPT pass (performing simple optimizations).

11.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

11.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

11.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_scanner.$procdff$1351 ($adff) from module top (D = $flatten\u_scanner.$0\latched_rows[3:0], Q = \u_scanner.latched_rows).
Adding EN signal on $flatten\u_scanner.$procdff$1350 ($adff) from module top (D = $flatten\u_scanner.$0\latched_cols[3:0], Q = \u_scanner.latched_cols).
Adding EN signal on $flatten\u_scanner.$procdff$1348 ($adff) from module top (D = $flatten\u_scanner.$add$../design/keypad_scanner.sv:62$178_Y [1:0], Q = \u_scanner.col_reg).
Adding EN signal on $flatten\u_scanner.$procdff$1347 ($adff) from module top (D = $flatten\u_scanner.$procmux$546_Y, Q = \u_scanner.scan_counter).
Adding EN signal on $flatten\u_reg2.$procdff$1346 ($adff) from module top (D = $flatten\u_reg2.$0\first_digit[0:0], Q = \u_reg2.first_digit).
Adding EN signal on $flatten\u_reg2.$procdff$1345 ($adff) from module top (D = $flatten\u_reg2.$0\number_out[7:0], Q = \u_reg2.number_out).
Adding EN signal on $flatten\u_reg1.$procdff$1346 ($adff) from module top (D = $flatten\u_reg1.$0\first_digit[0:0], Q = \u_reg1.first_digit).
Adding EN signal on $flatten\u_reg1.$procdff$1345 ($adff) from module top (D = $flatten\u_reg1.$0\number_out[7:0], Q = \u_reg1.number_out).
Adding EN signal on $flatten\u_fsm.$procdff$1356 ($adff) from module top (D = $flatten\u_fsm.$procmux$1144_Y, Q = \u_fsm.last_operation).
Adding EN signal on $flatten\u_fsm.$procdff$1355 ($adff) from module top (D = $flatten\u_fsm.$0\num2_reg[7:0], Q = \u_fsm.num2_reg).
Adding EN signal on $flatten\u_fsm.$procdff$1354 ($adff) from module top (D = $flatten\u_fsm.$0\num1_reg[7:0], Q = \u_fsm.num1_reg).
Adding EN signal on $flatten\u_div.$procdff$1365 ($adff) from module top (D = $flatten\u_div.$procmux$1178_Y, Q = \u_div.error_flag).
Adding EN signal on $flatten\u_div.$procdff$1361 ($adff) from module top (D = \u_reg2.number_out, Q = \u_div.divisor_reg).
Adding EN signal on $flatten\u_div.$procdff$1359 ($adff) from module top (D = $flatten\u_div.$0\counter[3:0], Q = \u_div.counter).
Adding EN signal on $flatten\u_div.$procdff$1358 ($adff) from module top (D = $flatten\u_div.$0\shift_reg[15:0], Q = \u_div.shift_reg).
Adding EN signal on $flatten\u_decoder.$procdff$1352 ($adff) from module top (D = { \u_scanner.latched_cols \u_scanner.latched_rows }, Q = \u_decoder.key_code_stable).
Adding EN signal on $flatten\u_debouncer.$procdff$1367 ($adff) from module top (D = \u_debouncer.state_next, Q = \u_debouncer.state_reg).

11.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 8 unused cells and 21 unused wires.
<suppressed ~10 debug messages>

11.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~13 debug messages>

11.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

11.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1502: { $auto$opt_dff.cc:194:make_patterns_logic$1497 $auto$opt_dff.cc:194:make_patterns_logic$1499 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1493: { $auto$opt_dff.cc:194:make_patterns_logic$1490 $auto$opt_dff.cc:194:make_patterns_logic$1488 }
  Optimizing cells in module \top.
Performed a total of 2 changes.

11.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

11.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

11.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

11.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

11.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

11.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.7.23. Finished OPT passes. (There is nothing left to do.)

11.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port top.$flatten\u_display.$auto$mem.cc:319:emit$459 ($flatten\u_display.$auto$proc_rom.cc:150:do_switch$457).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1451 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1455 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_scanner.$procmux$553_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_scanner.$add$../design/keypad_scanner.sv:64$179 ($add).
Removed top 20 bits (of 32) from port Y of cell top.$flatten\u_scanner.$add$../design/keypad_scanner.sv:64$179 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_scanner.$add$../design/keypad_scanner.sv:62$178 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$flatten\u_scanner.$add$../design/keypad_scanner.sv:62$178 ($add).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1445 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1436 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_debouncer.$procmux$1282_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_debouncer.$ternary$../design/debouncer.sv:30$129 ($mux).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_debouncer.$ternary$../design/debouncer.sv:31$128 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_debouncer.$sub$../design/debouncer.sv:31$127 ($sub).
Removed top 12 bits (of 32) from port Y of cell top.$flatten\u_debouncer.$sub$../design/debouncer.sv:31$127 ($sub).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_decoder.$procmux$561_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_decoder.$procmux$560_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_decoder.$procmux$559_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_decoder.$procmux$558_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_div.$sub$../design/division_unit.sv:52$152 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\u_div.$sub$../design/division_unit.sv:52$152 ($sub).
Removed top 1 bits (of 9) from port A of cell top.$flatten\u_div.$sub$../design/division_unit.sv:45$150 ($sub).
Removed top 1 bits (of 9) from port B of cell top.$flatten\u_div.$sub$../design/division_unit.sv:45$150 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_div.$gt$../design/division_unit.sv:43$149 ($gt).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1563 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1559 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_display.$eq$../design/display_refresh.sv:63$142 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_display.$add$../design/display_refresh.sv:16$139 ($add).
Removed top 18 bits (of 32) from port Y of cell top.$flatten\u_display.$add$../design/display_refresh.sv:16$139 ($add).
Removed top 12 bits (of 32) from wire top.$flatten\u_debouncer.$sub$../design/debouncer.sv:31$127_Y.
Removed top 12 bits (of 32) from wire top.$flatten\u_debouncer.$ternary$../design/debouncer.sv:31$128_Y.
Removed top 28 bits (of 32) from wire top.$flatten\u_div.$sub$../design/division_unit.sv:52$152_Y.
Removed top 30 bits (of 32) from wire top.$flatten\u_scanner.$add$../design/keypad_scanner.sv:62$178_Y.
Removed top 20 bits (of 32) from wire top.$flatten\u_scanner.$add$../design/keypad_scanner.sv:64$179_Y.

11.7.9. Executing PEEPOPT pass (run peephole optimizers).

11.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

11.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\u_debouncer.$sub$../design/debouncer.sv:31$127 ($sub).
  creating $macc model for $flatten\u_display.$add$../design/display_refresh.sv:16$139 ($add).
  creating $macc model for $flatten\u_div.$sub$../design/division_unit.sv:45$150 ($sub).
  creating $macc model for $flatten\u_div.$sub$../design/division_unit.sv:52$152 ($sub).
  creating $macc model for $flatten\u_scanner.$add$../design/keypad_scanner.sv:62$178 ($add).
  creating $macc model for $flatten\u_scanner.$add$../design/keypad_scanner.sv:64$179 ($add).
  creating $alu model for $macc $flatten\u_scanner.$add$../design/keypad_scanner.sv:64$179.
  creating $alu model for $macc $flatten\u_scanner.$add$../design/keypad_scanner.sv:62$178.
  creating $alu model for $macc $flatten\u_div.$sub$../design/division_unit.sv:52$152.
  creating $alu model for $macc $flatten\u_div.$sub$../design/division_unit.sv:45$150.
  creating $alu model for $macc $flatten\u_display.$add$../design/display_refresh.sv:16$139.
  creating $alu model for $macc $flatten\u_debouncer.$sub$../design/debouncer.sv:31$127.
  creating $alu model for $flatten\u_div.$gt$../design/division_unit.sv:43$149 ($gt): new $alu
  creating $alu cell for $flatten\u_div.$gt$../design/division_unit.sv:43$149: $auto$alumacc.cc:485:replace_alu$1574
  creating $alu cell for $flatten\u_debouncer.$sub$../design/debouncer.sv:31$127: $auto$alumacc.cc:485:replace_alu$1579
  creating $alu cell for $flatten\u_display.$add$../design/display_refresh.sv:16$139: $auto$alumacc.cc:485:replace_alu$1582
  creating $alu cell for $flatten\u_div.$sub$../design/division_unit.sv:45$150: $auto$alumacc.cc:485:replace_alu$1585
  creating $alu cell for $flatten\u_div.$sub$../design/division_unit.sv:52$152: $auto$alumacc.cc:485:replace_alu$1588
  creating $alu cell for $flatten\u_scanner.$add$../design/keypad_scanner.sv:62$178: $auto$alumacc.cc:485:replace_alu$1591
  creating $alu cell for $flatten\u_scanner.$add$../design/keypad_scanner.sv:64$179: $auto$alumacc.cc:485:replace_alu$1594
  created 7 $alu and 0 $macc cells.

11.7.12. Executing SHARE pass (SAT-based resource sharing).

11.7.13. Executing OPT pass (performing simple optimizations).

11.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

11.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

11.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

11.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.7.13.16. Finished OPT passes. (There is nothing left to do.)

11.7.14. Executing MEMORY pass.

11.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457'[0] in module `\top': no output FF found.
Checking read port address `$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457'[0] in module `\top': no address FF found.

11.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457
<suppressed ~6 debug messages>

11.9. Executing TECHMAP pass (map to technology primitives).

11.9.1. Executing Verilog-2005 frontend: C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

11.9.2. Executing Verilog-2005 frontend: C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

11.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~34 debug messages>

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.3. Executing OPT_DFF pass (perform DFF optimizations).

11.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

11.10.5. Finished fast OPT passes.

11.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_display.$auto$proc_rom.cc:150:do_switch$457 in module \top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][3][6]$1838:
      Old ports: A=7'0111001, B=7'1011110, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$a$1818
      New ports: A=2'01, B=2'10, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$a$1818 [1:0]
      New connections: $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$a$1818 [6:2] = { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$a$1818 [1:0] 2'11 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$a$1818 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][3][5]$1835:
      Old ports: A=7'1110111, B=7'1111100, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816 [0] }
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816 [6:4] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816 [2:1] } = { 4'1111 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][3][4]$1832:
      Old ports: A=7'1111111, B=7'1101111, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$a$1815
      New ports: A=1'1, B=1'0, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$a$1815 [4]
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$a$1815 [6:5] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$a$1815 [3:0] } = 6'111111
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][3][3]$1829:
      Old ports: A=7'1111101, B=7'0000111, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [1] }
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [6:4] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [2] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [0] } = { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][3][2]$1826:
      Old ports: A=7'1100110, B=7'1101101, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$a$1812
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$a$1812 [1:0]
      New connections: $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$a$1812 [6:2] = { 3'110 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$a$1812 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][3][1]$1823:
      Old ports: A=7'1011011, B=7'1001111, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810 [4] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810 [2] }
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810 [6:5] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810 [1:0] } = 5'10111
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][3][0]$1820:
      Old ports: A=7'0111111, B=7'0000110, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809
      New ports: A=1'1, B=1'0, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809 [0]
      New connections: $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809 [6:1] = { 1'0 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809 [0] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809 [0] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809 [0] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\u_debouncer.$procmux$1258:
      Old ports: A=2'00, B=2'10, Y=$flatten\u_debouncer.$3\state_next[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_debouncer.$3\state_next[1:0] [1]
      New connections: $flatten\u_debouncer.$3\state_next[1:0] [0] = 1'0
    New ctrl vector for $pmux cell $flatten\u_debouncer.$procmux$1315: { $flatten\u_debouncer.$eq$../design/debouncer.sv:30$125_Y $auto$opt_reduce.cc:134:opt_pmux$1845 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][3][7]$1841:
      Old ports: A=7'1111001, B=7'1110001, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$b$1819
      New ports: A=1'1, B=1'0, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$b$1819 [3]
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$b$1819 [6:4] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$b$1819 [2:0] } = 6'111001
    Consolidated identical input bits for $mux cell $flatten\u_div.$procmux$1215:
      Old ports: A={ $flatten\u_div.$sub$../design/division_unit.sv:45$150_Y [7:0] \u_div.shift_reg [6:0] 1'1 }, B={ \u_div.shift_reg [14:0] 1'0 }, Y=$flatten\u_div.$procmux$1215_Y
      New ports: A={ $flatten\u_div.$sub$../design/division_unit.sv:45$150_Y [7:0] 1'1 }, B={ \u_div.shift_reg [14:7] 1'0 }, Y={ $flatten\u_div.$procmux$1215_Y [15:8] $flatten\u_div.$procmux$1215_Y [0] }
      New connections: $flatten\u_div.$procmux$1215_Y [7:1] = \u_div.shift_reg [6:0]
    Consolidated identical input bits for $pmux cell $flatten\u_fsm.$procmux$605:
      Old ports: A=16'0000000000000000, B={ 8'00000000 \u_fsm.num1_reg 8'00000000 \u_fsm.num2_reg 24'110111011101110100000000 \u_fsm.quotient 8'00000000 \u_fsm.remainder 16'1110111011101110 }, Y=\u_display.bcd_in
      New ports: A=11'00000000000, B={ 3'000 \u_fsm.num1_reg 3'000 \u_fsm.num2_reg 14'10111011101000 \u_fsm.quotient 3'000 \u_fsm.remainder 11'11011101110 }, Y=\u_display.bcd_in [10:0]
      New connections: \u_display.bcd_in [15:11] = { \u_display.bcd_in [10] \u_display.bcd_in [10:8] \u_display.bcd_in [10] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$1817:
      Old ports: A=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$a$1818, B=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$b$1819, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$b$1807
      New ports: A={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$a$1818 [1] 1'1 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$a$1818 [1:0] }, B={ 1'1 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][3]$b$1819 [3] 2'01 }, Y={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$b$1807 [6] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$b$1807 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$b$1807 [1:0] }
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$b$1807 [5:4] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$b$1807 [2] } = { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$b$1807 [0] 1'1 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$b$1807 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$1814:
      Old ports: A=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$a$1815, B=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$a$1806
      New ports: A={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$a$1815 [4] 2'11 }, B={ 1'1 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][2]$b$1816 [0] }, Y={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$a$1806 [4:3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$a$1806 [0] }
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$a$1806 [6:5] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$a$1806 [2:1] } = { 3'111 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][1]$a$1806 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$1811:
      Old ports: A=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$a$1812, B=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$b$1804
      New ports: A={ 2'10 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$a$1812 [0] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$a$1812 [1:0] }, B={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][1]$b$1813 [1] 1'1 }, Y={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$b$1804 [5:3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$b$1804 [1:0] }
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$b$1804 [6] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$b$1804 [2] } = { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$b$1804 [5] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$1808:
      Old ports: A=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809, B=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810, Y=$memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$a$1803
      New ports: A={ 1'0 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809 [0] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809 [0] 1'1 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$a$1809 [0] }, B={ 2'10 $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810 [4] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][2][0]$b$1810 [2] 1'1 }, Y={ $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$a$1803 [6:4] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$a$1803 [2] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$a$1803 [0] }
      New connections: { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$a$1803 [3] $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$a$1803 [1] } = { $memory$flatten\u_display.$auto$proc_rom.cc:150:do_switch$457$rdmux[0][1][0]$a$1803 [0] 1'1 }
    New ctrl vector for $pmux cell $flatten\u_display.$procmux$1237: { $auto$opt_reduce.cc:134:opt_pmux$1847 $flatten\u_display.$procmux$1229_CMP }
  Optimizing cells in module \top.
Performed a total of 17 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.12.16. Finished OPT passes. (There is nothing left to do.)

11.13. Executing TECHMAP pass (map to technology primitives).

11.13.1. Executing Verilog-2005 frontend: C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.13.2. Executing Verilog-2005 frontend: C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

11.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$5d37c9676d77ab033e85de89a3261885cba80ce3\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $or.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_gw1n_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$8b65769bb48f093414f0cea8469f78898006d9b3\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~817 debug messages>

11.14. Executing OPT pass (performing simple optimizations).

11.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~603 debug messages>

11.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~732 debug messages>
Removed a total of 244 cells.

11.14.3. Executing OPT_DFF pass (perform DFF optimizations).

11.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 12 unused cells and 675 unused wires.
<suppressed ~13 debug messages>

11.14.5. Finished fast OPT passes.

11.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port top.anodos_out using OBUF.
Mapping port top.btn_clear using IBUF.
Mapping port top.btn_div using IBUF.
Mapping port top.btn_quot using IBUF.
Mapping port top.btn_rem using IBUF.
Mapping port top.clk_27mhz using IBUF.
Mapping port top.keypad_cols using OBUF.
Mapping port top.keypad_rows using IBUF.
Mapping port top.reset_n using IBUF.
Mapping port top.segmentos_out using OBUF.

11.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

11.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.18. Executing TECHMAP pass (map to technology primitives).

11.18.1. Executing Verilog-2005 frontend: C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.18.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~170 debug messages>

11.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

11.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.21. Executing ABC pass (technology mapping using ABC).

11.21.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 787 gates and 947 wires to a netlist network with 158 inputs and 286 outputs.

11.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      355
ABC RESULTS:        internal signals:      503
ABC RESULTS:           input signals:      158
ABC RESULTS:          output signals:      286
Removing temp directory.
Removed 0 unused cells and 1465 unused wires.

11.22. Executing TECHMAP pass (map to technology primitives).

11.22.1. Executing Verilog-2005 frontend: C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\Jiahui\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$70dde6acf9a4c105ec0e25ce2d546d6cc944fc5b\$lut for cells of type $lut.
Using template $paramod$cffcdcfefee28cb7804202d59fcab831562282d3\$lut for cells of type $lut.
Using template $paramod$4f879cb8b5ffad9942cfe2ff1bc7dddaeb5c813c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$d1ad07a4a7e5b1f5bffec30717e93ce9af39d517\$lut for cells of type $lut.
Using template $paramod$9daf330b039fafae4451bfcb0d70c426a80d50d8\$lut for cells of type $lut.
Using template $paramod$70206930b98a9a7be8da3e2f1b355004f4f63306\$lut for cells of type $lut.
Using template $paramod$f1dc2bcd5860b4fddf77822c9a31277596dbd360\$lut for cells of type $lut.
Using template $paramod$a93a291c6b8ec5305ba6d4c97c43a6eb8217ce16\$lut for cells of type $lut.
Using template $paramod$8ef2623788ccbde4c19dab530fc19dc7cff05007\$lut for cells of type $lut.
Using template $paramod$0b2af294425cafe92ad3f410708c749f9a190cb7\$lut for cells of type $lut.
Using template $paramod$2e3221ec206f6bad4f30b7acfc7ffdfe73cae134\$lut for cells of type $lut.
Using template $paramod$b58f9f969bfeb9c7275d2560a84e6bd85b1ffd9d\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$e6d292e8a120b103bbc95c1207cef4ffaf5bbea9\$lut for cells of type $lut.
Using template $paramod$8608ba190b7fc7d6bd93fa5318659fd0f3f2b5f0\$lut for cells of type $lut.
Using template $paramod$56a115704f94d92a73bbd0ef4b772f159c18a9e3\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$2e473764f25e8a69de1395443a083eff1424afeb\$lut for cells of type $lut.
Using template $paramod$97f6a04ce69b41f7db180279c308e3403c18b108\$lut for cells of type $lut.
Using template $paramod$be7d169d7393fbdff15c35aef12161a7ee05c6f7\$lut for cells of type $lut.
Using template $paramod$e3affb2161c43686c6c1e2185e1b338fdd5fb3b9\$lut for cells of type $lut.
Using template $paramod$28719ba7156219c1ac93a2a3f3c89f13e1bfefe3\$lut for cells of type $lut.
Using template $paramod$9b9b011f9a32e8051685d4495778b8ecf1169625\$lut for cells of type $lut.
Using template $paramod$1bcd30d576bb362066574797e9eb42e330b0c295\$lut for cells of type $lut.
Using template $paramod$3ca844ebbbd2364690f5a50a00e025afc19632d6\$lut for cells of type $lut.
Using template $paramod$eb95d6a58038b5eb68f87b4f604db414879e7bb1\$lut for cells of type $lut.
Using template $paramod$a6f1acd2f783c8231bb7cf8a6e74ce459b37059f\$lut for cells of type $lut.
Using template $paramod$11468381e43b2d84aac784f51a46542c164651fa\$lut for cells of type $lut.
Using template $paramod$6f47e31bc75eac1101843c56e8a649a6f6392a8c\$lut for cells of type $lut.
Using template $paramod$747bcf356d215b595ec6eac6b51041d9cdfe79fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$c4e28e19d3fa8c0a66eabd70af41f57f7f976965\$lut for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$669b936cdfc299f7676768d588f27de3fe847cfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$d34486bada959f0d6b8d15d5af58b193e5e2ca99\$lut for cells of type $lut.
Using template $paramod$4d21b9654c324d97d5456a8b881976f0effc5997\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$9c2d333541bc836d4d6b78e102bdc07b3b85da08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c5927c6b66935c8601317f3371cffa2f5f141600\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$be1062b066fe92d175fd401eff24ea77629737bc\$lut for cells of type $lut.
Using template $paramod$06007d602f96efac79c461bfbf91cb6ade807cca\$lut for cells of type $lut.
Using template $paramod$c0670f2aab73eea2cd5c91d3b03ce85be7de1148\$lut for cells of type $lut.
Using template $paramod$8d14ded3120d6d0ff56d595d9ae0d7777e982f1e\$lut for cells of type $lut.
Using template $paramod$2274a105a4a0f2ee10298ac11fa23fbea35642e1\$lut for cells of type $lut.
Using template $paramod$eb4b445b57c7d3353e8ecc5e451f2a7a475db506\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$42253ec393aa297b297af920a318aa999ce61565\$lut for cells of type $lut.
Using template $paramod$26c6eee984c99ab7c3bb4a85cab5854f70684cc5\$lut for cells of type $lut.
Using template $paramod$7125b224d5920c893c2dd3de98a266451c2ebe7d\$lut for cells of type $lut.
Using template $paramod$1c0fc72097704fb2d2261fd05dbc4f0ae1499dc5\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$297018bced03198c19400b9e7e29dddd80d43434\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$645d088fbf142f1dd52775d9563226f778bedf02\$lut for cells of type $lut.
Using template $paramod$0ac602b53b0f9411b8cc69012f3f9a14db3ece6c\$lut for cells of type $lut.
Using template $paramod$513da52efd11196dbb6a78b4fc291f7013843478\$lut for cells of type $lut.
Using template $paramod$1b019fb2691c89746677f175fc508aec5b1beaab\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$882d47126ec3b54ae658bb40322633d4e75d36cb\$lut for cells of type $lut.
Using template $paramod$735a88bab5b1c161ef85629bc211904f329ae69d\$lut for cells of type $lut.
Using template $paramod$5d3e61cdc956c1c36047b375e4ff343906c517f3\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$aeaf48aa22c2d278ba6cd85069ff08ef57478dd8\$lut for cells of type $lut.
Using template $paramod$05d8b0a5477bdced55133ca2cb7ccc57ea7bdbff\$lut for cells of type $lut.
Using template $paramod$b863fc23a1ecc61e5be00eaabeafc461c6c879ac\$lut for cells of type $lut.
Using template $paramod$7632026459d4033423bd628a8cebcaa19b904af7\$lut for cells of type $lut.
Using template $paramod$5a15bb111144ebc3a106067ecddc009da7044548\$lut for cells of type $lut.
Using template $paramod$037555c60b0a61b4b2e05e241ae449e4210e063d\$lut for cells of type $lut.
Using template $paramod$9d85e8e34aaf95538016ade5c182c4b439252d3f\$lut for cells of type $lut.
Using template $paramod$26edd06e1ffba301050003bf6322cd6f21301e2c\$lut for cells of type $lut.
Using template $paramod$4865167b6dfd63142b4b58a9dc56b38ba12889cb\$lut for cells of type $lut.
Using template $paramod$999083a68018d214157f26ab3554500233ee1362\$lut for cells of type $lut.
Using template $paramod$55a94c26f3f4504698bcc0c1d7dde1feffd8e844\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$6a47147974e420335c6137a5bf11a2d4b79eeeba\$lut for cells of type $lut.
Using template $paramod$5153b6ef397ee6ad7d7d2d056775d6f1d96c0800\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$ca2c480c586b1720168afb66231b48bed5976976\$lut for cells of type $lut.
Using template $paramod$cc6f168b93470fcc711df6312603d46c5e4b0e07\$lut for cells of type $lut.
Using template $paramod$1cadc677aa2b9233d82c2d698ca4d445eeb2aed7\$lut for cells of type $lut.
Using template $paramod$3a9b03b81acdc135ef150c96a8be41d8ff6de276\$lut for cells of type $lut.
Using template $paramod$de76f6a64f60c798b71ec4538187de71e8e2317c\$lut for cells of type $lut.
Using template $paramod$843f494e2a9308d7cb1a725c8865c6de0fc2cd36\$lut for cells of type $lut.
Using template $paramod$3efd4e55fc0a2be28416050a0b51d9de49579374\$lut for cells of type $lut.
Using template $paramod$51dc76a7c4e5204d6bfcefe43cd605c93adeee2d\$lut for cells of type $lut.
Using template $paramod$1d5e6837d1dfdb476803729b9379cec09fa04da3\$lut for cells of type $lut.
Using template $paramod$e16ac16e4d70534df0ced37587453315ee92dbea\$lut for cells of type $lut.
Using template $paramod$6de486f9397533192c9e45d780d0a186cd8e8f0c\$lut for cells of type $lut.
Using template $paramod$6ff07d10aa8de4071cdcbb6547a5c478522a7ec6\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$626707b1a4b9e7bd2355faaa37fa9ff185e19277\$lut for cells of type $lut.
Using template $paramod$5f14113cb6fd35fcbdaf223091779744d6861749\$lut for cells of type $lut.
Using template $paramod$5ec71571765daf7023c08ed859ca1d14fd6dce4d\$lut for cells of type $lut.
Using template $paramod$3574f7c2e24d498b784943307a42788038f31692\$lut for cells of type $lut.
Using template $paramod$f1f7cc3b1b2bdf8b9a798ee4ef0f4ac28cf4b2c8\$lut for cells of type $lut.
Using template $paramod$880ec89c588a134713661c7ca65a13a940af5275\$lut for cells of type $lut.
Using template $paramod$9b8371cb98a896eb83086509341c2db19a2376e7\$lut for cells of type $lut.
Using template $paramod$55d4ab0e4781634a0049328e7813a2ea0851b4fe\$lut for cells of type $lut.
Using template $paramod$4522ba808f3056b018e24dfd74a0367a91bc6e61\$lut for cells of type $lut.
Using template $paramod$933e334ab9f0982085a0eb6338b4d9d22358ce9d\$lut for cells of type $lut.
Using template $paramod$eaf1d1d1c124d6efb504cfb3eff15d7d9c4a5bbd\$lut for cells of type $lut.
Using template $paramod$ec7b7b7fafae30699487c316ce1d4952b042a0dd\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$5e00cf06b57d5856fa2ef982048e12889b9bbcf1\$lut for cells of type $lut.
Using template $paramod$28e7e732dfd4a70a2bc25fd98ad846b2de68c521\$lut for cells of type $lut.
Using template $paramod$d419c0fbe88a1c1dcfb40b2276f142e8118903cf\$lut for cells of type $lut.
Using template $paramod$03ccaffdd0fed615d1f7349dc9ca9d8cec735111\$lut for cells of type $lut.
Using template $paramod$6d587fe4d35723054fdf276077a8a58186e1800a\$lut for cells of type $lut.
Using template $paramod$7083f401647a75157d8471fba5667a446992d108\$lut for cells of type $lut.
Using template $paramod$86288198566eaadee1810b20bfbb96bc4f1be0b1\$lut for cells of type $lut.
Using template $paramod$cdd9a2a6c291419864958a6a835d130c8d281b5e\$lut for cells of type $lut.
Using template $paramod$69d07534b4ff5d0739178b60bdab154221c516a5\$lut for cells of type $lut.
Using template $paramod$44bfdff5e3ae220c23a770741990ae3127a74cff\$lut for cells of type $lut.
Using template $paramod$0b26291a676cde02f433643265bf64f5d1eef3cd\$lut for cells of type $lut.
Using template $paramod$89483850e6ffe8eac4a37b2462ced63060359555\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$f3681af76a61a5b27cbf7d348fac70653361809d\$lut for cells of type $lut.
Using template $paramod$0ed8764c222b4133b886f0451426441d3ef7d1dc\$lut for cells of type $lut.
Using template $paramod$6fd3d9708773d2ca64875469ef7e5732ef8a98b6\$lut for cells of type $lut.
Using template $paramod$724746093a65768de6324be3b5712b7743e67e17\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$27a15360230529e41aeb758028b4bf5bc24af44c\$lut for cells of type $lut.
Using template $paramod$b4e70586b63a3cd27d5e6f4c962e9006a51c1be3\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$922c9d51250447408e4eb21c37593ddfd4cdfd12\$lut for cells of type $lut.
Using template $paramod$c9a45be6ca4c4447af11a5f3178ec0c247c55c23\$lut for cells of type $lut.
Using template $paramod$0c05030e5263bf3eb792288d11729a973abf7b1c\$lut for cells of type $lut.
Using template $paramod$cf921f3f19b7ac5d638ce1af8dbedcbc3255bd6c\$lut for cells of type $lut.
Using template $paramod$7c900154ac38a314ba8a3cbd7382c6421f6c2b67\$lut for cells of type $lut.
Using template $paramod$760d089198e4126a0bc5918e75f5e82019e0c9d4\$lut for cells of type $lut.
Using template $paramod$8ccb4d499082af57026257b1404ebbb3880b6453\$lut for cells of type $lut.
Using template $paramod$44a9ef674e2c5cb6e570250a7a2d0a9a41b7d994\$lut for cells of type $lut.
Using template $paramod$a18b01cdd0c65065cc728d37e7162af49707d4fe\$lut for cells of type $lut.
Using template $paramod$1f0b888d6bf714ba20607b2829de71d1c0115f98\$lut for cells of type $lut.
Using template $paramod$130578e3e1d9d1061428dde81a999311399c6273\$lut for cells of type $lut.
Using template $paramod$16863281a9301e30ffd8706341550763fea6fed9\$lut for cells of type $lut.
Using template $paramod$e60586c98e1f5a3dfae2b0df4e16442284fac9f8\$lut for cells of type $lut.
Using template $paramod$bdb9257695609aba3f93d4bfd52c7b7ad476da8c\$lut for cells of type $lut.
Using template $paramod$a0cf25a462775f827a095ab1cfae41bffe2a7b04\$lut for cells of type $lut.
Using template $paramod$85314d04e05484c0af9b6b8380ba96330c868dbc\$lut for cells of type $lut.
Using template $paramod$7b567ce82c6f190160db4dde47fa49ab7a624f9e\$lut for cells of type $lut.
Using template $paramod$74e82a64152a6cec28c06cd18bdc15554e0b6efb\$lut for cells of type $lut.
Using template $paramod$a591945f66059105d1ec298e5e0b0851385880ae\$lut for cells of type $lut.
Using template $paramod$5357cb90dc7dcf244d71b85210f482e2938c5e46\$lut for cells of type $lut.
Using template $paramod$e1c2836e94ec58b0ec41ea79c9b80d3827e0efa9\$lut for cells of type $lut.
Using template $paramod$cb8c3d2ea5f8b62a34d8a8a27958e2e6e248662b\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3313 debug messages>

11.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$5085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$4899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4731$auto$blifparse.cc:525:parse_blif$5085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)

11.24. Executing SETUNDEF pass (replace undef values with defined constants).

11.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 1836 unused wires.

11.26. Executing AUTONAME pass.
Renamed 18501 objects in module top (63 iterations).
<suppressed ~1974 debug messages>

11.27. Executing HIERARCHY pass (managing design hierarchy).

11.27.1. Analyzing design hierarchy..
Top module:  \top

11.27.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

11.28. Printing statistics.

=== top ===

   Number of wires:                971
   Number of wire bits:           1635
   Number of public wires:         971
   Number of public wire bits:    1635
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1136
     ALU                            63
     DFFC                           42
     DFFCE                          78
     DFFP                           17
     DFFPE                          10
     GND                             1
     IBUF                           10
     LUT1                          380
     LUT2                           44
     LUT3                           56
     LUT4                          146
     MUX2_LUT5                     166
     MUX2_LUT6                      64
     MUX2_LUT7                      29
     MUX2_LUT8                      13
     OBUF                           16
     VCC                             1

11.29. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

11.30. Executing JSON backend.

End of script. Logfile hash: ea851ed2f2
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 23x opt_expr (0 sec), 1% 21x opt_clean (0 sec), ...
