<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.2.0.3.0" title="lab3_cc" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="keyscan" top="top"/>
        <Source name="source/impl_1/top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="top"/>
        </Source>
        <Source name="source/impl_1/keyscanner.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/slowclock.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/sevensegdisplay.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/synchronizer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/debouncer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/decoder.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/multiplex.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/multiplex_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/sevensegdisplay_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/slowclock_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/top_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/synchronizer_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/decoder_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/keyscanner_tb.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/keyscan.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="pinplan.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="simdecode1/simdecode1.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simdecode2/simdecode2.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simdecode3/simdecode3.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simdecode4/simdecode4.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simdecode6/simdecode6.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simdecode7/simdecode7.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simdecode8/simdecode8.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simdecode9/simdecode9.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simscan1/simscan1.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simscan2/simscan2.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simsync1/simsync1.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simsync2/simsync2.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop/simtop.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop10/simtop10.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop11/simtop11.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop13/simtop13.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop14/simtop14.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop15/simtop15.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop16/simtop16.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop17/simtop17.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop18/simtop18.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop19/simtop19.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop2/simtop2.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop20/simtop20.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop21/simtop21.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop23/simtop23.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop3/simtop3.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop5/simtop5.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop8/simtop8.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtop9/simtop9.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtopsync1/simtopsync1.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simtopsync2/simtopsync2.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sintop14/sintop14.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="lab3_cc1.sty"/>
</RadiantProject>
