$date
	Sun Oct 23 02:24:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#789311
b110 !
1"
#789314
b110 &
b110 %
1$
#789315
0"
#789318
b11 &
b11 %
#789322
b1010 &
b1010 %
#789326
b101 &
b101 %
#789330
b10000 &
b10000 %
#789334
b1000 &
b1000 %
#789338
b100 &
b100 %
#789342
b10 &
b10 %
#789346
b1 &
b1 %
1#
#789350
b0 &
0#
b0 %
0$
#1867427
b10101 !
1"
#1867430
b10101 &
b10101 %
1$
#1867431
0"
#1867434
b1000000 &
b1000000 %
#1867438
b100000 &
b100000 %
#1867442
b10000 &
b10000 %
#1867446
b1000 &
b1000 %
#1867450
b100 &
b100 %
#1867454
b10 &
b10 %
#1867458
b1 &
b1 %
1#
#1867462
b0 &
0#
b0 %
0$
#2819146
b11101 &
b11101 %
1$
b11101 !
1"
#2819147
0"
#2819150
b1011000 &
b1011000 %
#2819154
b101100 &
b101100 %
#2819158
b10110 &
b10110 %
#2819162
b1011 &
b1011 %
#2819166
b100010 &
b100010 %
#2819170
b10001 &
b10001 %
#2819174
b110100 &
b110100 %
#2819178
b11010 &
b11010 %
#2819182
b1101 &
b1101 %
#2819186
b101000 &
b101000 %
#2819190
b10100 &
b10100 %
#2819194
b1010 &
b1010 %
#2819198
b101 &
b101 %
#2819202
b10000 &
b10000 %
#2819206
b1000 &
b1000 %
#2819210
b100 &
b100 %
#2819214
b10 &
b10 %
#2819218
b1 &
b1 %
1#
#2819222
b0 &
0#
b0 %
0$
#4500012
