Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 15 23:48:41 2023
| Host         : LAPTOP-HI3NIN6K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/User/Desktop/4_2_beta/lab42/timing_lab42_report.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3664)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (72)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3664)
---------------------------
 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[0] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[10] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[11] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[12] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[13] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[14] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[15] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[16] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[17] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[18] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[19] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[1] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[20] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[21] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[22] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[23] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[24] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[25] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[26] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[27] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[28] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[29] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[2] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[30] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[31] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[3] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[4] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[5] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[6] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_adr_i[7] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[8] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[9] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_cyc_i (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_sel_i[0] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_sel_i[1] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_sel_i[2] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_sel_i[3] (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_stb_i (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 108 register/latch pins with no clock driven by root clock pin: wbs_we_i (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/rdata_reg[0]/G
mprj/fir_DUT/rdata_reg[10]/G
mprj/fir_DUT/rdata_reg[11]/G
mprj/fir_DUT/rdata_reg[12]/G
mprj/fir_DUT/rdata_reg[13]/G
mprj/fir_DUT/rdata_reg[14]/G
mprj/fir_DUT/rdata_reg[15]/G
mprj/fir_DUT/rdata_reg[16]/G
mprj/fir_DUT/rdata_reg[17]/G
mprj/fir_DUT/rdata_reg[18]/G
mprj/fir_DUT/rdata_reg[19]/G
mprj/fir_DUT/rdata_reg[1]/G
mprj/fir_DUT/rdata_reg[20]/G
mprj/fir_DUT/rdata_reg[21]/G
mprj/fir_DUT/rdata_reg[22]/G
mprj/fir_DUT/rdata_reg[23]/G
mprj/fir_DUT/rdata_reg[24]/G
mprj/fir_DUT/rdata_reg[25]/G
mprj/fir_DUT/rdata_reg[26]/G
mprj/fir_DUT/rdata_reg[27]/G
mprj/fir_DUT/rdata_reg[28]/G
mprj/fir_DUT/rdata_reg[29]/G
mprj/fir_DUT/rdata_reg[2]/G
mprj/fir_DUT/rdata_reg[30]/G
mprj/fir_DUT/rdata_reg[31]/G
mprj/fir_DUT/rdata_reg[3]/G
mprj/fir_DUT/rdata_reg[4]/G
mprj/fir_DUT/rdata_reg[5]/G
mprj/fir_DUT/rdata_reg[6]/G
mprj/fir_DUT/rdata_reg[7]/G
mprj/fir_DUT/rdata_reg[8]/G
mprj/fir_DUT/rdata_reg[9]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G
mprj/fir_DUT/tap_Di[-1111111080]/G
mprj/fir_DUT/tap_Di[-1111111081]/G
mprj/fir_DUT/tap_Di[-1111111082]/G
mprj/fir_DUT/tap_Di[-1111111083]/G
mprj/fir_DUT/tap_Di[-1111111084]/G
mprj/fir_DUT/tap_Di[-1111111085]/G
mprj/fir_DUT/tap_Di[-1111111086]/G
mprj/fir_DUT/tap_Di[-1111111087]/G
mprj/fir_DUT/tap_Di[-1111111088]/G
mprj/fir_DUT/tap_Di[-1111111089]/G
mprj/fir_DUT/tap_Di[-1111111090]/G
mprj/fir_DUT/tap_Di[-1111111091]/G
mprj/fir_DUT/tap_Di[-1111111092]/G
mprj/fir_DUT/tap_Di[-1111111093]/G
mprj/fir_DUT/tap_Di[-1111111094]/G
mprj/fir_DUT/tap_Di[-1111111095]/G
mprj/fir_DUT/tap_Di[-1111111096]/G
mprj/fir_DUT/tap_Di[-1111111097]/G
mprj/fir_DUT/tap_Di[-1111111098]/G
mprj/fir_DUT/tap_Di[-1111111099]/G
mprj/fir_DUT/tap_Di[-1111111100]/G
mprj/fir_DUT/tap_Di[-1111111101]/G
mprj/fir_DUT/tap_Di[-1111111102]/G
mprj/fir_DUT/tap_Di[-1111111103]/G
mprj/fir_DUT/tap_Di[-1111111104]/G
mprj/fir_DUT/tap_Di[-1111111105]/G
mprj/fir_DUT/tap_Di[-1111111106]/G
mprj/fir_DUT/tap_Di[-1111111107]/G
mprj/fir_DUT/tap_Di[-1111111108]/G
mprj/fir_DUT/tap_Di[-1111111109]/G
mprj/fir_DUT/tap_Di[-1111111110]/G
mprj/fir_DUT/tap_Di[-1111111111]/G

 There are 44 register/latch pins with no clock driven by root clock pin: mprj/fir_DUT/ap_start_reg/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G
mprj/fir_DUT/tap_A[-1111111100]/G
mprj/fir_DUT/tap_A[-1111111101]/G
mprj/fir_DUT/tap_A[-1111111102]/G
mprj/fir_DUT/tap_A[-1111111103]/G
mprj/fir_DUT/tap_A[-1111111104]/G
mprj/fir_DUT/tap_A[-1111111105]/G
mprj/fir_DUT/tap_A[-1111111106]/G
mprj/fir_DUT/tap_A[-1111111107]/G
mprj/fir_DUT/tap_A[-1111111108]/G
mprj/fir_DUT/tap_A[-1111111109]/G
mprj/fir_DUT/tap_A[-1111111110]/G
mprj/fir_DUT/tap_A[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/fir_DUT/sm_tvalid_reg/Q (HIGH)

mprj/fir_DUT/sm_tdata[-1111111080]/G
mprj/fir_DUT/sm_tdata[-1111111081]/G
mprj/fir_DUT/sm_tdata[-1111111082]/G
mprj/fir_DUT/sm_tdata[-1111111083]/G
mprj/fir_DUT/sm_tdata[-1111111084]/G
mprj/fir_DUT/sm_tdata[-1111111085]/G
mprj/fir_DUT/sm_tdata[-1111111086]/G
mprj/fir_DUT/sm_tdata[-1111111087]/G
mprj/fir_DUT/sm_tdata[-1111111088]/G
mprj/fir_DUT/sm_tdata[-1111111089]/G
mprj/fir_DUT/sm_tdata[-1111111090]/G
mprj/fir_DUT/sm_tdata[-1111111091]/G
mprj/fir_DUT/sm_tdata[-1111111092]/G
mprj/fir_DUT/sm_tdata[-1111111093]/G
mprj/fir_DUT/sm_tdata[-1111111094]/G
mprj/fir_DUT/sm_tdata[-1111111095]/G
mprj/fir_DUT/sm_tdata[-1111111096]/G
mprj/fir_DUT/sm_tdata[-1111111097]/G
mprj/fir_DUT/sm_tdata[-1111111098]/G
mprj/fir_DUT/sm_tdata[-1111111099]/G
mprj/fir_DUT/sm_tdata[-1111111100]/G
mprj/fir_DUT/sm_tdata[-1111111101]/G
mprj/fir_DUT/sm_tdata[-1111111102]/G
mprj/fir_DUT/sm_tdata[-1111111103]/G
mprj/fir_DUT/sm_tdata[-1111111104]/G
mprj/fir_DUT/sm_tdata[-1111111105]/G
mprj/fir_DUT/sm_tdata[-1111111106]/G
mprj/fir_DUT/sm_tdata[-1111111107]/G
mprj/fir_DUT/sm_tdata[-1111111108]/G
mprj/fir_DUT/sm_tdata[-1111111109]/G
mprj/fir_DUT/sm_tdata[-1111111110]/G
mprj/fir_DUT/sm_tdata[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/fir_DUT/ss_cnt_reg[0]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/fir_DUT/ss_cnt_reg[1]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/fir_DUT/ss_cnt_reg[2]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/ss_count_reg[0]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/ss_count_reg[1]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/ss_count_reg[2]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/ss_count_reg[3]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/ss_count_reg[4]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: mprj/ss_count_reg[5]/Q (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/G
mprj/fir_DUT/data_Di[-1111111081]/G
mprj/fir_DUT/data_Di[-1111111082]/G
mprj/fir_DUT/data_Di[-1111111083]/G
mprj/fir_DUT/data_Di[-1111111084]/G
mprj/fir_DUT/data_Di[-1111111085]/G
mprj/fir_DUT/data_Di[-1111111086]/G
mprj/fir_DUT/data_Di[-1111111087]/G
mprj/fir_DUT/data_Di[-1111111088]/G
mprj/fir_DUT/data_Di[-1111111089]/G
mprj/fir_DUT/data_Di[-1111111090]/G
mprj/fir_DUT/data_Di[-1111111091]/G
mprj/fir_DUT/data_Di[-1111111092]/G
mprj/fir_DUT/data_Di[-1111111093]/G
mprj/fir_DUT/data_Di[-1111111094]/G
mprj/fir_DUT/data_Di[-1111111095]/G
mprj/fir_DUT/data_Di[-1111111096]/G
mprj/fir_DUT/data_Di[-1111111097]/G
mprj/fir_DUT/data_Di[-1111111098]/G
mprj/fir_DUT/data_Di[-1111111099]/G
mprj/fir_DUT/data_Di[-1111111100]/G
mprj/fir_DUT/data_Di[-1111111101]/G
mprj/fir_DUT/data_Di[-1111111102]/G
mprj/fir_DUT/data_Di[-1111111103]/G
mprj/fir_DUT/data_Di[-1111111104]/G
mprj/fir_DUT/data_Di[-1111111105]/G
mprj/fir_DUT/data_Di[-1111111106]/G
mprj/fir_DUT/data_Di[-1111111107]/G
mprj/fir_DUT/data_Di[-1111111108]/G
mprj/fir_DUT/data_Di[-1111111109]/G
mprj/fir_DUT/data_Di[-1111111110]/G
mprj/fir_DUT/data_Di[-1111111111]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

mprj/fir_DUT/data_Di[-1111111080]/D
mprj/fir_DUT/data_Di[-1111111081]/D
mprj/fir_DUT/data_Di[-1111111082]/D
mprj/fir_DUT/data_Di[-1111111083]/D
mprj/fir_DUT/data_Di[-1111111084]/D
mprj/fir_DUT/data_Di[-1111111085]/D
mprj/fir_DUT/data_Di[-1111111086]/D
mprj/fir_DUT/data_Di[-1111111087]/D
mprj/fir_DUT/data_Di[-1111111088]/D
mprj/fir_DUT/data_Di[-1111111089]/D
mprj/fir_DUT/data_Di[-1111111090]/D
mprj/fir_DUT/data_Di[-1111111091]/D
mprj/fir_DUT/data_Di[-1111111092]/D
mprj/fir_DUT/data_Di[-1111111093]/D
mprj/fir_DUT/data_Di[-1111111094]/D
mprj/fir_DUT/data_Di[-1111111095]/D
mprj/fir_DUT/data_Di[-1111111096]/D
mprj/fir_DUT/data_Di[-1111111097]/D
mprj/fir_DUT/data_Di[-1111111098]/D
mprj/fir_DUT/data_Di[-1111111099]/D
mprj/fir_DUT/data_Di[-1111111100]/D
mprj/fir_DUT/data_Di[-1111111101]/D
mprj/fir_DUT/data_Di[-1111111102]/D
mprj/fir_DUT/data_Di[-1111111103]/D
mprj/fir_DUT/data_Di[-1111111104]/D
mprj/fir_DUT/data_Di[-1111111105]/D
mprj/fir_DUT/data_Di[-1111111106]/D
mprj/fir_DUT/data_Di[-1111111107]/D
mprj/fir_DUT/data_Di[-1111111108]/D
mprj/fir_DUT/data_Di[-1111111109]/D
mprj/fir_DUT/data_Di[-1111111110]/D
mprj/fir_DUT/data_Di[-1111111111]/D
mprj/fir_DUT/rdata_reg[0]/D
mprj/fir_DUT/rdata_reg[10]/D
mprj/fir_DUT/rdata_reg[11]/D
mprj/fir_DUT/rdata_reg[12]/D
mprj/fir_DUT/rdata_reg[13]/D
mprj/fir_DUT/rdata_reg[14]/D
mprj/fir_DUT/rdata_reg[15]/D
mprj/fir_DUT/rdata_reg[16]/D
mprj/fir_DUT/rdata_reg[17]/D
mprj/fir_DUT/rdata_reg[18]/D
mprj/fir_DUT/rdata_reg[19]/D
mprj/fir_DUT/rdata_reg[1]/D
mprj/fir_DUT/rdata_reg[20]/D
mprj/fir_DUT/rdata_reg[21]/D
mprj/fir_DUT/rdata_reg[22]/D
mprj/fir_DUT/rdata_reg[23]/D
mprj/fir_DUT/rdata_reg[24]/D
mprj/fir_DUT/rdata_reg[25]/D
mprj/fir_DUT/rdata_reg[26]/D
mprj/fir_DUT/rdata_reg[27]/D
mprj/fir_DUT/rdata_reg[28]/D
mprj/fir_DUT/rdata_reg[29]/D
mprj/fir_DUT/rdata_reg[2]/D
mprj/fir_DUT/rdata_reg[30]/D
mprj/fir_DUT/rdata_reg[31]/D
mprj/fir_DUT/rdata_reg[3]/D
mprj/fir_DUT/rdata_reg[4]/D
mprj/fir_DUT/rdata_reg[5]/D
mprj/fir_DUT/rdata_reg[6]/D
mprj/fir_DUT/rdata_reg[7]/D
mprj/fir_DUT/rdata_reg[8]/D
mprj/fir_DUT/rdata_reg[9]/D
mprj/fir_DUT/sm_tdata[-1111111080]/D
mprj/fir_DUT/sm_tdata[-1111111081]/D
mprj/fir_DUT/sm_tdata[-1111111082]/D
mprj/fir_DUT/sm_tdata[-1111111083]/D
mprj/fir_DUT/sm_tdata[-1111111084]/D
mprj/fir_DUT/sm_tdata[-1111111085]/D
mprj/fir_DUT/sm_tdata[-1111111086]/D
mprj/fir_DUT/sm_tdata[-1111111087]/D
mprj/fir_DUT/sm_tdata[-1111111088]/D
mprj/fir_DUT/sm_tdata[-1111111089]/D
mprj/fir_DUT/sm_tdata[-1111111090]/D
mprj/fir_DUT/sm_tdata[-1111111091]/D
mprj/fir_DUT/sm_tdata[-1111111092]/D
mprj/fir_DUT/sm_tdata[-1111111093]/D
mprj/fir_DUT/sm_tdata[-1111111094]/D
mprj/fir_DUT/sm_tdata[-1111111095]/D
mprj/fir_DUT/sm_tdata[-1111111096]/D
mprj/fir_DUT/sm_tdata[-1111111097]/D
mprj/fir_DUT/sm_tdata[-1111111098]/D
mprj/fir_DUT/sm_tdata[-1111111099]/D
mprj/fir_DUT/sm_tdata[-1111111100]/D
mprj/fir_DUT/sm_tdata[-1111111101]/D
mprj/fir_DUT/sm_tdata[-1111111102]/D
mprj/fir_DUT/sm_tdata[-1111111103]/D
mprj/fir_DUT/sm_tdata[-1111111104]/D
mprj/fir_DUT/sm_tdata[-1111111105]/D
mprj/fir_DUT/sm_tdata[-1111111106]/D
mprj/fir_DUT/sm_tdata[-1111111107]/D
mprj/fir_DUT/sm_tdata[-1111111108]/D
mprj/fir_DUT/sm_tdata[-1111111109]/D
mprj/fir_DUT/sm_tdata[-1111111110]/D
mprj/fir_DUT/sm_tdata[-1111111111]/D
mprj/fir_DUT/tap_A[-1111111100]/D
mprj/fir_DUT/tap_A[-1111111101]/D
mprj/fir_DUT/tap_A[-1111111102]/D
mprj/fir_DUT/tap_A[-1111111103]/D
mprj/fir_DUT/tap_A[-1111111104]/D
mprj/fir_DUT/tap_A[-1111111105]/D
mprj/fir_DUT/tap_A[-1111111106]/D
mprj/fir_DUT/tap_A[-1111111107]/D
mprj/fir_DUT/tap_A[-1111111108]/D
mprj/fir_DUT/tap_A[-1111111109]/D
mprj/fir_DUT/tap_A[-1111111110]/D
mprj/fir_DUT/tap_A[-1111111111]/D
mprj/fir_DUT/tap_Di[-1111111080]/D
mprj/fir_DUT/tap_Di[-1111111081]/D
mprj/fir_DUT/tap_Di[-1111111082]/D
mprj/fir_DUT/tap_Di[-1111111083]/D
mprj/fir_DUT/tap_Di[-1111111084]/D
mprj/fir_DUT/tap_Di[-1111111085]/D
mprj/fir_DUT/tap_Di[-1111111086]/D
mprj/fir_DUT/tap_Di[-1111111087]/D
mprj/fir_DUT/tap_Di[-1111111088]/D
mprj/fir_DUT/tap_Di[-1111111089]/D
mprj/fir_DUT/tap_Di[-1111111090]/D
mprj/fir_DUT/tap_Di[-1111111091]/D
mprj/fir_DUT/tap_Di[-1111111092]/D
mprj/fir_DUT/tap_Di[-1111111093]/D
mprj/fir_DUT/tap_Di[-1111111094]/D
mprj/fir_DUT/tap_Di[-1111111095]/D
mprj/fir_DUT/tap_Di[-1111111096]/D
mprj/fir_DUT/tap_Di[-1111111097]/D
mprj/fir_DUT/tap_Di[-1111111098]/D
mprj/fir_DUT/tap_Di[-1111111099]/D
mprj/fir_DUT/tap_Di[-1111111100]/D
mprj/fir_DUT/tap_Di[-1111111101]/D
mprj/fir_DUT/tap_Di[-1111111102]/D
mprj/fir_DUT/tap_Di[-1111111103]/D
mprj/fir_DUT/tap_Di[-1111111104]/D
mprj/fir_DUT/tap_Di[-1111111105]/D
mprj/fir_DUT/tap_Di[-1111111106]/D
mprj/fir_DUT/tap_Di[-1111111107]/D
mprj/fir_DUT/tap_Di[-1111111108]/D
mprj/fir_DUT/tap_Di[-1111111109]/D
mprj/fir_DUT/tap_Di[-1111111110]/D
mprj/fir_DUT/tap_Di[-1111111111]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)

mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1/I5
mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I3
mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O


mprj/fir_DUT/wbs_dat_o_OBUF[30]_inst_i_3/O
mprj/fir_DUT/wbs_dat_o_OBUF[30]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[30]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[30]_inst_i_3/I2
mprj/fir_DUT/wbs_dat_o_OBUF[30]_inst_i_3/O


mprj/fir_DUT/wbs_dat_o_OBUF[29]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[29]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[29]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[29]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[29]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[28]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[28]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[28]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[28]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[28]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[27]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[27]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[27]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[27]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[27]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[25]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[25]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[25]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[25]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[25]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_2/O


mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2/O
mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_1/I2
mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_1/O
mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2/I2
mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2/O




10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.421        0.000                      0                  427        0.070        0.000                      0                  427        9.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            5.421        0.000                      0                  427        0.070        0.000                      0                  427        9.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 10.367ns (71.623%)  route 4.107ns (28.377%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.836 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.845    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.962 r  mprj/fir_DUT/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.962    mprj/fir_DUT/temp1_carry__0_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.293 r  mprj/fir_DUT/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    15.911    mprj/fir_DUT/temp1_carry__1_n_5
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.218 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    16.218    mprj/fir_DUT/i__carry__5_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.594 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    16.594    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.931 r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000    16.931    mprj/fir_DUT/temp0_inferred__0/i__carry__6_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[29]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.468ns  (logic 10.361ns (71.611%)  route 4.107ns (28.389%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.836 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.845    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.962 r  mprj/fir_DUT/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.962    mprj/fir_DUT/temp1_carry__0_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.293 r  mprj/fir_DUT/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    15.911    mprj/fir_DUT/temp1_carry__1_n_5
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.218 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    16.218    mprj/fir_DUT/i__carry__5_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.594 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    16.594    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.925 r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000    16.925    mprj/fir_DUT/temp0_inferred__0/i__carry__6_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[31]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.925    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.393ns  (logic 10.286ns (71.463%)  route 4.107ns (28.537%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.836 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.845    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.962 r  mprj/fir_DUT/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.962    mprj/fir_DUT/temp1_carry__0_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.293 r  mprj/fir_DUT/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    15.911    mprj/fir_DUT/temp1_carry__1_n_5
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.218 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    16.218    mprj/fir_DUT/i__carry__5_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.594 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    16.594    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.850 r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000    16.850    mprj/fir_DUT/temp0_inferred__0/i__carry__6_n_6
                         FDRE                                         r  mprj/fir_DUT/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[30]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.850    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.369ns  (logic 10.262ns (71.416%)  route 4.107ns (28.584%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.836 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.845    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.962 r  mprj/fir_DUT/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.962    mprj/fir_DUT/temp1_carry__0_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.293 r  mprj/fir_DUT/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    15.911    mprj/fir_DUT/temp1_carry__1_n_5
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.218 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    16.218    mprj/fir_DUT/i__carry__5_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.594 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    16.594    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.826 r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000    16.826    mprj/fir_DUT/temp0_inferred__0/i__carry__6_n_8
                         FDRE                                         r  mprj/fir_DUT/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[28]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.826    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.357ns  (logic 10.250ns (71.392%)  route 4.107ns (28.608%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.836 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.845    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.176 r  mprj/fir_DUT/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    15.794    mprj/fir_DUT/temp1_carry__0_n_5
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.101 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    16.101    mprj/fir_DUT/i__carry__4_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.477 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    16.477    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.814 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000    16.814    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[25]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.814    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.351ns  (logic 10.244ns (71.380%)  route 4.107ns (28.620%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.836 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.845    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.176 r  mprj/fir_DUT/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    15.794    mprj/fir_DUT/temp1_carry__0_n_5
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.101 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    16.101    mprj/fir_DUT/i__carry__4_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.477 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    16.477    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.808 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000    16.808    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[27]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.808    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.276ns  (logic 10.169ns (71.229%)  route 4.107ns (28.771%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.836 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.845    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.176 r  mprj/fir_DUT/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    15.794    mprj/fir_DUT/temp1_carry__0_n_5
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.101 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    16.101    mprj/fir_DUT/i__carry__4_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.477 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    16.477    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.733 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.000    16.733    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_6
                         FDRE                                         r  mprj/fir_DUT/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[26]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[26]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.252ns  (logic 10.145ns (71.181%)  route 4.107ns (28.819%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.836 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.845    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.176 r  mprj/fir_DUT/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    15.794    mprj/fir_DUT/temp1_carry__0_n_5
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.101 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    16.101    mprj/fir_DUT/i__carry__4_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.477 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    16.477    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.709 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.000    16.709    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_8
                         FDRE                                         r  mprj/fir_DUT/temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[24]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[24]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.709    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.127ns  (logic 10.029ns (70.990%)  route 4.098ns (29.010%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.946 r  mprj/fir_DUT/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    15.564    mprj/fir_DUT/temp1_carry_n_5
                                                                      r  mprj/fir_DUT/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.871 r  mprj/fir_DUT/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    15.871    mprj/fir_DUT/i__carry__3_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.247 r  mprj/fir_DUT/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    16.247    mprj/fir_DUT/temp0_inferred__0/i__carry__3_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.584 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000    16.584    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[21]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.584    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 mprj/fir_DUT/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.121ns  (logic 10.023ns (70.977%)  route 4.098ns (29.023%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 22.128 - 20.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/fir_DUT/j_cnt_reg[4]/Q
                         net (fo=3, unplaced)         1.001     3.935    mprj/fir_DUT/j_cnt_reg[4]
                                                                      r  mprj/fir_DUT/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.606 r  mprj/fir_DUT/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     4.615    mprj/fir_DUT/mul2_carry_i_10_n_1
                                                                      r  mprj/fir_DUT/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.732 r  mprj/fir_DUT/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.732    mprj/fir_DUT/mul2_carry_i_9_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.988 r  mprj/fir_DUT/mul2_carry__0_i_5/O[2]
                         net (fo=2, unplaced)         0.433     5.421    mprj/fir_DUT/p_0_in[11]
                                                                      r  mprj/fir_DUT/mul2_carry__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.327     5.748 r  mprj/fir_DUT/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     5.748    mprj/fir_DUT/mul2_carry__0_i_1_n_1
                                                                      r  mprj/fir_DUT/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.255 r  mprj/fir_DUT/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     6.638    mprj/fir_DUT/mul2
                                                                      r  mprj/fir_DUT/temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     6.970 r  mprj/fir_DUT/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     7.770    mprj/fir_DUT/mul[16]
                                                                      r  mprj/fir_DUT/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    11.806 r  mprj/fir_DUT/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.861    mprj/fir_DUT/temp1__0_n_107
                                                                      r  mprj/fir_DUT/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.379 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.179    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.303 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.303    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.946 r  mprj/fir_DUT/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    15.564    mprj/fir_DUT/temp1_carry_n_5
                                                                      r  mprj/fir_DUT/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.871 r  mprj/fir_DUT/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    15.871    mprj/fir_DUT/i__carry__3_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.247 r  mprj/fir_DUT/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    16.247    mprj/fir_DUT/temp0_inferred__0/i__carry__3_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.578 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000    16.578    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439    22.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[23]/C
                         clock pessimism              0.184    22.311    
                         clock uncertainty           -0.035    22.276    
                         FDRE (Setup_fdre_C_D)        0.076    22.352    mprj/fir_DUT/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.578    
  -------------------------------------------------------------------
                         slack                                  5.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[10]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[10]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__1_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[12]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[12]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__2_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[14]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[14]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__2/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__2/O[3]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__2_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[16]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[16]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__3/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__3/O[1]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__3_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[18]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[18]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__3/O[3]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__3_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[0]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[0]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry/O[1]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[20]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[20]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[22]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[22]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[24]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[24]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mprj/fir_DUT/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[26]/Q
                         net (fo=3, unplaced)         0.089     0.913    mprj/fir_DUT/temp_reg[26]
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000     1.005    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    mprj/fir_DUT/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/data_ram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/data_ram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/data_ram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/data_ram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/tap_ram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/tap_ram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/tap_ram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/tap_ram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               mprj/user_bram/RAM_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                mprj/ss_count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.653    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.653    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.653    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.653    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.653    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.653    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.653    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.653    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.653    wbs_dat_o_OBUF[21]
                                                                      r  wbs_dat_o_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[21]
                                                                      r  wbs_dat_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.350ns (52.490%)  route 3.937ns (47.510%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 r  mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.853 r  mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.653    wbs_dat_o_OBUF[23]
                                                                      r  wbs_dat_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.288 r  wbs_dat_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     8.288    wbs_dat_o[23]
                                                                      r  wbs_dat_o[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[31]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[31]
                                                                      r  wbs_dat_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[31]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[31]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[30]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111081]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[30]
                                                                      r  wbs_dat_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[30]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[30]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[29]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111082]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[29]
                                                                      r  wbs_dat_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[29]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[29]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111082]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[28]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111083]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[28]
                                                                      r  wbs_dat_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[28]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[28]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[27]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111084]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[27]
                                                                      r  wbs_dat_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[27]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[27]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[26]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[26]
                                                                      r  wbs_dat_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[26]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[26]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111085]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[25]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111086]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[25]
                                                                      r  wbs_dat_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[25]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[25]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111086]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[24]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111087]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[24] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[24]
                                                                      r  wbs_dat_i_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[24]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111087]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[23]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111088]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[23]
                                                                      r  wbs_dat_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[23]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[23]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111088]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[22]
                            (input port)
  Destination:            mprj/fir_DUT/data_Di[-1111111089]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[22]
                                                                      r  wbs_dat_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    mprj/fir_DUT/D[22]
                         LDCE                                         r  mprj/fir_DUT/data_Di[-1111111089]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[0]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.207    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[10]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.207    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_1/DOBDO[3]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[11]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.207    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_1/DOBDO[5]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[13]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.207    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_1/DOBDO[7]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[15]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.207    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_2/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[17]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.207    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_2/DOBDO[3]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[19]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.207    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_0/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[1]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.207    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_2/DOBDO[5]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[21]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.207    wbs_dat_o_OBUF[21]
                                                                      r  wbs_dat_o_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[21]
                                                                      r  wbs_dat_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_2/DOBDO[7]
                         net (fo=1, unplaced)         0.800     5.710    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_1_1[23]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.834 r  mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  mprj/fir_DUT/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     7.207    wbs_dat_o_OBUF[23]
                                                                      r  wbs_dat_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[23]
                                                                      r  wbs_dat_o[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[31]/Q
                         net (fo=2, unplaced)         0.145     0.970    mprj/fir_DUT/temp_reg[31]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111081]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[30]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[30]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111082]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[29]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[29]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111082]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111083]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[28]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[28]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111084]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[27]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[27]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[26]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[26]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111085]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111086]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[25]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[25]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111086]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111087]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[24]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[24]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111087]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111088]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[23]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[23]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111088]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mprj/fir_DUT/sm_tdata[-1111111089]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/temp_reg[22]/Q
                         net (fo=3, unplaced)         0.148     0.973    mprj/fir_DUT/temp_reg[22]
                         LDCE                                         r  mprj/fir_DUT/sm_tdata[-1111111089]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           612 Endpoints
Min Delay           612 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            mprj/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.181ns  (logic 2.328ns (28.451%)  route 5.854ns (71.549%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    mprj/fir_DUT/wbs_adr_i_IBUF[26]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/fir_DUT_n_74
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.492 f  mprj/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     2.952    mprj/wbs_dat_o_OBUF[31]_inst_i_3_n_1
                                                                      f  mprj/wbs_dat_o_OBUF[31]_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.076 r  mprj/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=3, unplaced)         0.467     3.543    mprj_n_3
                                                                      r  wbs_dat_o_OBUF[30]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.667 r  wbs_dat_o_OBUF[30]_inst_i_6/O
                         net (fo=31, unplaced)        0.489     4.156    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[9]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.280 f  mprj/fir_DUT/wbs_dat_o_OBUF[9]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.729    mprj/fir_DUT/wbs_dat_o_OBUF[9]_inst_i_2_n_1
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[9]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.116     4.845 f  mprj/fir_DUT/wbs_dat_o_OBUF[9]_inst_i_1/O
                         net (fo=3, unplaced)         0.920     5.765    mprj/fir_DUT/wbs_dat_o_OBUF[9]
                                                                      f  mprj/fir_DUT/ready_i_11/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.889 f  mprj/fir_DUT/ready_i_11/O
                         net (fo=1, unplaced)         0.449     6.338    mprj/fir_DUT/ready_i_11_n_1
                                                                      f  mprj/fir_DUT/ready_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.462 f  mprj/fir_DUT/ready_i_8/O
                         net (fo=1, unplaced)         0.449     6.911    mprj/fir_DUT/ready_i_8_n_1
                                                                      f  mprj/fir_DUT/ready_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.035 f  mprj/fir_DUT/ready_i_4/O
                         net (fo=1, unplaced)         0.449     7.484    mprj/fir_DUT/ready_i_4_n_1
                                                                      f  mprj/fir_DUT/ready_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  mprj/fir_DUT/ready_i_2/O
                         net (fo=1, unplaced)         0.449     8.057    mprj/fir_DUT/ready_i_2_n_1
                                                                      f  mprj/fir_DUT/ready_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.181 r  mprj/fir_DUT/ready_i_1/O
                         net (fo=1, unplaced)         0.000     8.181    mprj/fir_DUT_n_36
                         FDRE                                         r  mprj/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/ready_reg/C

Slack:                    inf
  Source:                 mprj/fir_DUT/temp1__0/ACOUT[16]
                            (internal pin)
  Destination:            mprj/fir_DUT/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 5.764ns (79.550%)  route 1.482ns (20.450%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mprj/fir_DUT/temp1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    mprj/fir_DUT/temp1__0_n_38
                                                                      r  mprj/fir_DUT/temp1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  mprj/fir_DUT/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    mprj/fir_DUT/temp1_carry__0_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  mprj/fir_DUT/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     6.226    mprj/fir_DUT/temp1_carry__1_n_5
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     6.533 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000     6.533    mprj/fir_DUT/i__carry__5_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.909 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.909    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.246 r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000     7.246    mprj/fir_DUT/temp0_inferred__0/i__carry__6_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[29]/C

Slack:                    inf
  Source:                 mprj/fir_DUT/temp1__0/ACOUT[16]
                            (internal pin)
  Destination:            mprj/fir_DUT/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.240ns  (logic 5.758ns (79.534%)  route 1.482ns (20.466%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mprj/fir_DUT/temp1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    mprj/fir_DUT/temp1__0_n_38
                                                                      r  mprj/fir_DUT/temp1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  mprj/fir_DUT/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    mprj/fir_DUT/temp1_carry__0_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  mprj/fir_DUT/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     6.226    mprj/fir_DUT/temp1_carry__1_n_5
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     6.533 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000     6.533    mprj/fir_DUT/i__carry__5_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.909 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.909    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.240 r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000     7.240    mprj/fir_DUT/temp0_inferred__0/i__carry__6_n_5
                         FDRE                                         r  mprj/fir_DUT/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[31]/C

Slack:                    inf
  Source:                 mprj/fir_DUT/temp1__0/ACOUT[16]
                            (internal pin)
  Destination:            mprj/fir_DUT/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.165ns  (logic 5.683ns (79.319%)  route 1.482ns (20.681%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mprj/fir_DUT/temp1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    mprj/fir_DUT/temp1__0_n_38
                                                                      r  mprj/fir_DUT/temp1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  mprj/fir_DUT/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    mprj/fir_DUT/temp1_carry__0_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  mprj/fir_DUT/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     6.226    mprj/fir_DUT/temp1_carry__1_n_5
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     6.533 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000     6.533    mprj/fir_DUT/i__carry__5_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.909 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.909    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.165 r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000     7.165    mprj/fir_DUT/temp0_inferred__0/i__carry__6_n_6
                         FDRE                                         r  mprj/fir_DUT/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[30]/C

Slack:                    inf
  Source:                 mprj/fir_DUT/temp1__0/ACOUT[16]
                            (internal pin)
  Destination:            mprj/fir_DUT/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.141ns  (logic 5.659ns (79.250%)  route 1.482ns (20.750%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mprj/fir_DUT/temp1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    mprj/fir_DUT/temp1__0_n_38
                                                                      r  mprj/fir_DUT/temp1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 r  mprj/fir_DUT/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.277    mprj/fir_DUT/temp1_carry__0_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.608 r  mprj/fir_DUT/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     6.226    mprj/fir_DUT/temp1_carry__1_n_5
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     6.533 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000     6.533    mprj/fir_DUT/i__carry__5_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.909 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.909    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.141 r  mprj/fir_DUT/temp0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000     7.141    mprj/fir_DUT/temp0_inferred__0/i__carry__6_n_8
                         FDRE                                         r  mprj/fir_DUT/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[28]/C

Slack:                    inf
  Source:                 wbs_sel_i[3]
                            (input port)
  Destination:            mprj/data_ram/RAM_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.685ns (23.601%)  route 5.453ns (76.399%))
  Logic Levels:           7  (BUFG=1 IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_sel_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_sel_i[3]
                                                                      f  wbs_sel_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_sel_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    mprj/fir_DUT/wbs_sel_i_IBUF[3]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=4, unplaced)         1.135     3.030    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/ap_start_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  mprj/fir_DUT/ap_start_i_3/O
                         net (fo=9, unplaced)         0.490     3.644    mprj/fir_DUT/ap_start_i_3_n_1
                                                                      r  mprj/fir_DUT/data_WE[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.768 r  mprj/fir_DUT/data_WE[0]_i_3/O
                         net (fo=1, unplaced)         1.111     4.879    mprj/fir_DUT/data_WE[0]_i_3_n_1
                                                                      r  mprj/fir_DUT/data_WE[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.003 r  mprj/fir_DUT/data_WE[0]_i_1/O
                         net (fo=55, unplaced)        0.534     5.537    mprj/fir_DUT/ss_tready
                                                                      r  mprj/fir_DUT/data_Di[-1111111080]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.653 r  mprj/fir_DUT/data_Di[-1111111080]_i_2/O
                         net (fo=1, unplaced)         0.800     6.453    mprj_n_40
                                                                      r  data_Di[-1111111080]_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     6.554 r  data_Di[-1111111080]_i_1/O
                         net (fo=36, unplaced)        0.584     7.138    mprj/data_ram/data_EN
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_sel_i[3]
                            (input port)
  Destination:            mprj/data_ram/RAM_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.685ns (23.601%)  route 5.453ns (76.399%))
  Logic Levels:           7  (BUFG=1 IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_sel_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_sel_i[3]
                                                                      f  wbs_sel_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_sel_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    mprj/fir_DUT/wbs_sel_i_IBUF[3]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=4, unplaced)         1.135     3.030    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/ap_start_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  mprj/fir_DUT/ap_start_i_3/O
                         net (fo=9, unplaced)         0.490     3.644    mprj/fir_DUT/ap_start_i_3_n_1
                                                                      r  mprj/fir_DUT/data_WE[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.768 r  mprj/fir_DUT/data_WE[0]_i_3/O
                         net (fo=1, unplaced)         1.111     4.879    mprj/fir_DUT/data_WE[0]_i_3_n_1
                                                                      r  mprj/fir_DUT/data_WE[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.003 r  mprj/fir_DUT/data_WE[0]_i_1/O
                         net (fo=55, unplaced)        0.534     5.537    mprj/fir_DUT/ss_tready
                                                                      r  mprj/fir_DUT/data_Di[-1111111080]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.653 r  mprj/fir_DUT/data_Di[-1111111080]_i_2/O
                         net (fo=1, unplaced)         0.800     6.453    mprj_n_40
                                                                      r  data_Di[-1111111080]_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     6.554 r  data_Di[-1111111080]_i_1/O
                         net (fo=36, unplaced)        0.584     7.138    mprj/data_ram/data_EN
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 wbs_sel_i[3]
                            (input port)
  Destination:            mprj/data_ram/RAM_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.685ns (23.601%)  route 5.453ns (76.399%))
  Logic Levels:           7  (BUFG=1 IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_sel_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_sel_i[3]
                                                                      f  wbs_sel_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_sel_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    mprj/fir_DUT/wbs_sel_i_IBUF[3]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=4, unplaced)         1.135     3.030    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/ap_start_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  mprj/fir_DUT/ap_start_i_3/O
                         net (fo=9, unplaced)         0.490     3.644    mprj/fir_DUT/ap_start_i_3_n_1
                                                                      r  mprj/fir_DUT/data_WE[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.768 r  mprj/fir_DUT/data_WE[0]_i_3/O
                         net (fo=1, unplaced)         1.111     4.879    mprj/fir_DUT/data_WE[0]_i_3_n_1
                                                                      r  mprj/fir_DUT/data_WE[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.003 r  mprj/fir_DUT/data_WE[0]_i_1/O
                         net (fo=55, unplaced)        0.534     5.537    mprj/fir_DUT/ss_tready
                                                                      r  mprj/fir_DUT/data_Di[-1111111080]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.653 r  mprj/fir_DUT/data_Di[-1111111080]_i_2/O
                         net (fo=1, unplaced)         0.800     6.453    mprj_n_40
                                                                      r  data_Di[-1111111080]_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     6.554 r  data_Di[-1111111080]_i_1/O
                         net (fo=36, unplaced)        0.584     7.138    mprj/data_ram/data_EN
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 wbs_sel_i[3]
                            (input port)
  Destination:            mprj/data_ram/RAM_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.685ns (23.601%)  route 5.453ns (76.399%))
  Logic Levels:           7  (BUFG=1 IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_sel_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_sel_i[3]
                                                                      f  wbs_sel_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_sel_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.800     1.771    mprj/fir_DUT/wbs_sel_i_IBUF[3]
                                                                      f  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=4, unplaced)         1.135     3.030    mprj/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2_n_1
                                                                      r  mprj/fir_DUT/ap_start_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  mprj/fir_DUT/ap_start_i_3/O
                         net (fo=9, unplaced)         0.490     3.644    mprj/fir_DUT/ap_start_i_3_n_1
                                                                      r  mprj/fir_DUT/data_WE[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.768 r  mprj/fir_DUT/data_WE[0]_i_3/O
                         net (fo=1, unplaced)         1.111     4.879    mprj/fir_DUT/data_WE[0]_i_3_n_1
                                                                      r  mprj/fir_DUT/data_WE[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.003 r  mprj/fir_DUT/data_WE[0]_i_1/O
                         net (fo=55, unplaced)        0.534     5.537    mprj/fir_DUT/ss_tready
                                                                      r  mprj/fir_DUT/data_Di[-1111111080]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.653 r  mprj/fir_DUT/data_Di[-1111111080]_i_2/O
                         net (fo=1, unplaced)         0.800     6.453    mprj_n_40
                                                                      r  data_Di[-1111111080]_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     6.554 r  data_Di[-1111111080]_i_1/O
                         net (fo=36, unplaced)        0.584     7.138    mprj/data_ram/data_EN
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/temp1__0/ACOUT[16]
                            (internal pin)
  Destination:            mprj/fir_DUT/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 5.647ns (79.215%)  route 1.482ns (20.785%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mprj/fir_DUT/temp1__0/ACOUT[16]
                         net (fo=1, unplaced)         0.055     0.055    mprj/fir_DUT/temp1__0_n_38
                                                                      r  mprj/fir_DUT/temp1__1/ACIN[16]
                         DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.694 r  mprj/fir_DUT/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    mprj/fir_DUT/temp1__1_n_106
                                                                      r  mprj/fir_DUT/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  mprj/fir_DUT/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    mprj/fir_DUT/temp1_carry_i_3_n_1
                                                                      r  mprj/fir_DUT/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  mprj/fir_DUT/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    mprj/fir_DUT/temp1_carry_n_1
                                                                      r  mprj/fir_DUT/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.491 r  mprj/fir_DUT/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     6.109    mprj/fir_DUT/temp1_carry__0_n_5
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     6.416 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000     6.416    mprj/fir_DUT/i__carry__4_i_1_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.792 r  mprj/fir_DUT/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.792    mprj/fir_DUT/temp0_inferred__0/i__carry__4_n_1
                                                                      r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.129 r  mprj/fir_DUT/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000     7.129    mprj/fir_DUT/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  mprj/fir_DUT/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.439     2.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/temp_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111111]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111111]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111111]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[0]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111110]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111110]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111110]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[1]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111109]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111109]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111109]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[2]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111108]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111108]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111108]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[3]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111107]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111107]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111107]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[4]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111106]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111106]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111106]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[5]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111105]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111105]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[6]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111104]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111104]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111104]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[7]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111103]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111103]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111103]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[8]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 mprj/fir_DUT/data_Di[-1111111102]/G
                            (positive level-sensitive latch)
  Destination:            mprj/data_ram/RAM_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.161ns (32.323%)  route 0.337ns (67.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  mprj/fir_DUT/data_Di[-1111111102]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  mprj/fir_DUT/data_Di[-1111111102]/Q
                         net (fo=1, unplaced)         0.337     0.498    mprj/data_ram/RAM_reg_3_1[9]
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=164, unplaced)       0.259     1.032    mprj/data_ram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/data_ram/RAM_reg_1/CLKARDCLK





