// Seed: 1191032761
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#(
        .id_4(1'b0),
        .id_5(1),
        .id_6(id_7),
        .sum (1)
    ),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_20;
  wire id_21;
  parameter id_22 = -1'd0 * 1'b0;
  wire id_23;
  tri0 id_24 = 1 === 1'b0;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_14,
      id_11,
      id_12,
      id_20
  );
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28;
  assign id_23 = id_5;
  assign id_22 = 1 == -1;
  assign id_4  = -1 + -1;
endmodule
