<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_Control.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_Control.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Control.prj"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_Control.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_Control.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_Control_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Control_Test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_Control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_Control_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_Control_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TestPlus_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TestPlus_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_TestPlus_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab2_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1441243211" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1441243211">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1441244751" xil_pn:in_ck="-5224198045766747680" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1441244751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab2/ALU.v"/>
      <outfile xil_pn:name="ALU_Control.v"/>
      <outfile xil_pn:name="ALU_Control_Test.v"/>
      <outfile xil_pn:name="ALU_TestPlus.v"/>
    </transform>
    <transform xil_pn:end_ts="1441244722" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3478070928628594204" xil_pn:start_ts="1441244722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441244722" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3408344741606771258" xil_pn:start_ts="1441244722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441243224" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5764766214432335777" xil_pn:start_ts="1441243224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441244751" xil_pn:in_ck="-5224198045766747680" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1441244751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab2/ALU.v"/>
      <outfile xil_pn:name="ALU_Control.v"/>
      <outfile xil_pn:name="ALU_Control_Test.v"/>
      <outfile xil_pn:name="ALU_TestPlus.v"/>
    </transform>
    <transform xil_pn:end_ts="1441244752" xil_pn:in_ck="-5224198045766747680" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3068108024538048793" xil_pn:start_ts="1441244751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_TestPlus_beh.prj"/>
      <outfile xil_pn:name="ALU_TestPlus_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1441244753" xil_pn:in_ck="8118453429280919413" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8857955039099631734" xil_pn:start_ts="1441244752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_TestPlus_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1441242630" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1441242630">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1441242708" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3998779945094190645" xil_pn:start_ts="1441242708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1441242708" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6839156195475262909" xil_pn:start_ts="1441242708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1441242630" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1441242630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441242708" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5260677391592316073" xil_pn:start_ts="1441242708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1441242630" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1441242630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1441242708" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5186604943415618375" xil_pn:start_ts="1441242708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1441242716" xil_pn:in_ck="3368172094999" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6737703844346709606" xil_pn:start_ts="1441242708">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1441242716" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="103203591348501378" xil_pn:start_ts="1441242716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
