INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/project_1/project_1.srcs/sources_1/new/Basic_gates_Gate_level_modelling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_gates_Gate_level_modelling
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/project_1/project_1.srcs/sim_1/new/Basic_gates_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_gates_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
