
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1424657                       # Simulator instruction rate (inst/s)
host_mem_usage                              202227396                       # Number of bytes of host memory used
host_op_rate                                  1677606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11256.22                       # Real time elapsed on the host
host_tick_rate                               95135004                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 16036258861                       # Number of instructions simulated
sim_ops                                   18883510194                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860684706                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                  22                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls                4447                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                  41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     66340054                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     36386208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     132668552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.Branches               178464434                       # Number of branches fetched
system.switch_cpus00.committedInsts         901887982                       # Number of instructions committed
system.switch_cpus00.committedOps          1059428901                       # Number of ops (including micro ops) committed
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.idle_fraction                  0                       # Percentage of idle cycles
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.not_idle_fraction              1                       # Percentage of non-idle cycles
system.switch_cpus00.numCycles             2568011232                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.num_busy_cycles       2568011232                       # Number of busy cycles
system.switch_cpus00.num_cc_register_reads    335164818                       # number of times the CC registers were read
system.switch_cpus00.num_cc_register_writes    331149524                       # number of times the CC registers were written
system.switch_cpus00.num_conditional_control_insts    130007696                       # number of instructions that are conditional controls
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_func_calls          41528474                       # number of times a function call or return occured
system.switch_cpus00.num_idle_cycles                0                       # Number of idle cycles
system.switch_cpus00.num_int_alu_accesses    916209094                       # Number of integer alu accesses
system.switch_cpus00.num_int_insts          916209094                       # number of integer instructions
system.switch_cpus00.num_int_register_reads   1436682298                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    801869345                       # number of times the integer registers were written
system.switch_cpus00.num_load_insts         187108056                       # Number of load instructions
system.switch_cpus00.num_mem_refs           308576862                       # number of memory refs
system.switch_cpus00.num_store_insts        121468806                       # Number of store instructions
system.switch_cpus00.num_vec_alu_accesses     52148992                       # Number of vector alu accesses
system.switch_cpus00.num_vec_insts           52148992                       # number of vector instructions
system.switch_cpus00.num_vec_register_reads     66229935                       # number of times the vector registers were read
system.switch_cpus00.num_vec_register_writes     39068365                       # number of times the vector registers were written
system.switch_cpus00.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       662924735     62.57%     62.57% # Class of executed instruction
system.switch_cpus00.op_class::IntMult       57117313      5.39%     67.97% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     67.97% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd       6071424      0.57%     68.54% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp       4015462      0.38%     68.92% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       1652724      0.16%     69.07% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult      5475588      0.52%     69.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMultAcc      6589812      0.62%     70.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv        922256      0.09%     70.30% # Class of executed instruction
system.switch_cpus00.op_class::FloatMisc      5717723      0.54%     70.84% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     70.84% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     70.84% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     70.84% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu         365024      0.03%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdDiv              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdAes              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdAesMix            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma3            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdPredAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      187108056     17.66%     88.53% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     121468806     11.47%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       1059428923                       # Class of executed instruction
system.switch_cpus01.Branches               171692108                       # Number of branches fetched
system.switch_cpus01.committedInsts         872083024                       # Number of instructions committed
system.switch_cpus01.committedOps           972418791                       # Number of ops (including micro ops) committed
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.idle_fraction           0.000303                       # Percentage of idle cycles
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.not_idle_fraction       0.999697                       # Percentage of non-idle cycles
system.switch_cpus01.numCycles             2568011233                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.num_busy_cycles     2567233788.161068                       # Number of busy cycles
system.switch_cpus01.num_cc_register_reads    278746680                       # number of times the CC registers were read
system.switch_cpus01.num_cc_register_writes    270071257                       # number of times the CC registers were written
system.switch_cpus01.num_conditional_control_insts    135281370                       # number of instructions that are conditional controls
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_func_calls          19446531                       # number of times a function call or return occured
system.switch_cpus01.num_idle_cycles     777444.838932                       # Number of idle cycles
system.switch_cpus01.num_int_alu_accesses    777117780                       # Number of integer alu accesses
system.switch_cpus01.num_int_insts          777117780                       # number of integer instructions
system.switch_cpus01.num_int_register_reads   1304171500                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    700397888                       # number of times the integer registers were written
system.switch_cpus01.num_load_insts         192574885                       # Number of load instructions
system.switch_cpus01.num_mem_refs           324256563                       # number of memory refs
system.switch_cpus01.num_store_insts        131681678                       # Number of store instructions
system.switch_cpus01.num_vec_alu_accesses    137159351                       # Number of vector alu accesses
system.switch_cpus01.num_vec_insts          137159351                       # number of vector instructions
system.switch_cpus01.num_vec_register_reads    194753507                       # number of times the vector registers were read
system.switch_cpus01.num_vec_register_writes    116689339                       # number of times the vector registers were written
system.switch_cpus01.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       543480995     55.89%     55.89% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        3607429      0.37%     56.26% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     56.26% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd      19923860      2.05%     58.31% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp      13179590      1.36%     59.66% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt       5423838      0.56%     60.22% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult     17972015      1.85%     62.07% # Class of executed instruction
system.switch_cpus01.op_class::FloatMultAcc     21627582      2.22%     64.29% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv       3026271      0.31%     64.61% # Class of executed instruction
system.switch_cpus01.op_class::FloatMisc     18725505      1.93%     66.53% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu        1198084      0.12%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdDiv              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdAes              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdAesMix            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma3            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::SimdPredAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      192574885     19.80%     86.46% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite     131681678     13.54%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        972421732                       # Class of executed instruction
system.switch_cpus02.Branches                26519578                       # Number of branches fetched
system.switch_cpus02.committedInsts         137698309                       # Number of instructions committed
system.switch_cpus02.committedOps           168656658                       # Number of ops (including micro ops) committed
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.idle_fraction           0.000008                       # Percentage of idle cycles
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.not_idle_fraction       0.999992                       # Percentage of non-idle cycles
system.switch_cpus02.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.num_busy_cycles     599581169.763731                       # Number of busy cycles
system.switch_cpus02.num_cc_register_reads     47515170                       # number of times the CC registers were read
system.switch_cpus02.num_cc_register_writes     47366244                       # number of times the CC registers were written
system.switch_cpus02.num_conditional_control_insts     23869136                       # number of instructions that are conditional controls
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_func_calls           2410776                       # number of times a function call or return occured
system.switch_cpus02.num_idle_cycles      4878.236269                       # Number of idle cycles
system.switch_cpus02.num_int_alu_accesses    153925064                       # Number of integer alu accesses
system.switch_cpus02.num_int_insts          153925064                       # number of integer instructions
system.switch_cpus02.num_int_register_reads    221595413                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    122346119                       # number of times the integer registers were written
system.switch_cpus02.num_load_insts          39788683                       # Number of load instructions
system.switch_cpus02.num_mem_refs            68273042                       # number of memory refs
system.switch_cpus02.num_store_insts         28484359                       # Number of store instructions
system.switch_cpus02.num_vec_alu_accesses      6809127                       # Number of vector alu accesses
system.switch_cpus02.num_vec_insts            6809127                       # number of vector instructions
system.switch_cpus02.num_vec_register_reads      4539418                       # number of times the vector registers were read
system.switch_cpus02.num_vec_register_writes      2269709                       # number of times the vector registers were written
system.switch_cpus02.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        95025333     56.34%     56.34% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        5357872      3.18%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv             506      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdDiv              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdAes              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdAesMix            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma3            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdPredAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       39788683     23.59%     83.11% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      28484359     16.89%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        168656753                       # Class of executed instruction
system.switch_cpus03.Branches                26572441                       # Number of branches fetched
system.switch_cpus03.committedInsts         137989028                       # Number of instructions committed
system.switch_cpus03.committedOps           169012936                       # Number of ops (including micro ops) committed
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus03.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.num_busy_cycles     599583785.964728                       # Number of busy cycles
system.switch_cpus03.num_cc_register_reads     47615721                       # number of times the CC registers were read
system.switch_cpus03.num_cc_register_writes     47467656                       # number of times the CC registers were written
system.switch_cpus03.num_conditional_control_insts     23918626                       # number of instructions that are conditional controls
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_func_calls           2415108                       # number of times a function call or return occured
system.switch_cpus03.num_idle_cycles      2263.035272                       # Number of idle cycles
system.switch_cpus03.num_int_alu_accesses    154250520                       # Number of integer alu accesses
system.switch_cpus03.num_int_insts          154250520                       # number of integer instructions
system.switch_cpus03.num_int_register_reads    222075567                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    122603672                       # number of times the integer registers were written
system.switch_cpus03.num_load_insts          39880008                       # Number of load instructions
system.switch_cpus03.num_mem_refs            68424384                       # number of memory refs
system.switch_cpus03.num_store_insts         28544376                       # Number of store instructions
system.switch_cpus03.num_vec_alu_accesses      6826542                       # Number of vector alu accesses
system.switch_cpus03.num_vec_insts            6826542                       # number of vector instructions
system.switch_cpus03.num_vec_register_reads      4551028                       # number of times the vector registers were read
system.switch_cpus03.num_vec_register_writes      2275514                       # number of times the vector registers were written
system.switch_cpus03.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        95216723     56.34%     56.34% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        5371402      3.18%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv             510      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdDiv              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdAes              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdAesMix            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma3            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::SimdPredAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       39880008     23.60%     83.11% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      28544376     16.89%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        169013019                       # Class of executed instruction
system.switch_cpus04.Branches                26542655                       # Number of branches fetched
system.switch_cpus04.committedInsts         137838502                       # Number of instructions committed
system.switch_cpus04.committedOps           168835373                       # Number of ops (including micro ops) committed
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.idle_fraction           0.000005                       # Percentage of idle cycles
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.not_idle_fraction       0.999995                       # Percentage of non-idle cycles
system.switch_cpus04.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.num_busy_cycles     599583287.477051                       # Number of busy cycles
system.switch_cpus04.num_cc_register_reads     47571006                       # number of times the CC registers were read
system.switch_cpus04.num_cc_register_writes     47426325                       # number of times the CC registers were written
system.switch_cpus04.num_conditional_control_insts     23898131                       # number of instructions that are conditional controls
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_func_calls           2411675                       # number of times a function call or return occured
system.switch_cpus04.num_idle_cycles      2760.522949                       # Number of idle cycles
system.switch_cpus04.num_int_alu_accesses    154088643                       # Number of integer alu accesses
system.switch_cpus04.num_int_insts          154088643                       # number of integer instructions
system.switch_cpus04.num_int_register_reads    221863826                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    122472262                       # number of times the integer registers were written
system.switch_cpus04.num_load_insts          39857228                       # Number of load instructions
system.switch_cpus04.num_mem_refs            68365884                       # number of memory refs
system.switch_cpus04.num_store_insts         28508656                       # Number of store instructions
system.switch_cpus04.num_vec_alu_accesses      6824757                       # Number of vector alu accesses
system.switch_cpus04.num_vec_insts            6824757                       # number of vector instructions
system.switch_cpus04.num_vec_register_reads      4549838                       # number of times the vector registers were read
system.switch_cpus04.num_vec_register_writes      2274919                       # number of times the vector registers were written
system.switch_cpus04.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        95092571     56.32%     56.32% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        5376509      3.18%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv             506      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       39857228     23.61%     83.11% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      28508656     16.89%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        168835470                       # Class of executed instruction
system.switch_cpus05.Branches                26559528                       # Number of branches fetched
system.switch_cpus05.committedInsts         137950247                       # Number of instructions committed
system.switch_cpus05.committedOps           168981392                       # Number of ops (including micro ops) committed
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus05.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.num_busy_cycles     599583418.428899                       # Number of busy cycles
system.switch_cpus05.num_cc_register_reads     47602659                       # number of times the CC registers were read
system.switch_cpus05.num_cc_register_writes     47458557                       # number of times the CC registers were written
system.switch_cpus05.num_conditional_control_insts     23913429                       # number of instructions that are conditional controls
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_func_calls           2414129                       # number of times a function call or return occured
system.switch_cpus05.num_idle_cycles      2629.571101                       # Number of idle cycles
system.switch_cpus05.num_int_alu_accesses    154225674                       # Number of integer alu accesses
system.switch_cpus05.num_int_insts          154225674                       # number of integer instructions
system.switch_cpus05.num_int_register_reads    222066877                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    122577427                       # number of times the integer registers were written
system.switch_cpus05.num_load_insts          39894360                       # Number of load instructions
system.switch_cpus05.num_mem_refs            68434950                       # number of memory refs
system.switch_cpus05.num_store_insts         28540590                       # Number of store instructions
system.switch_cpus05.num_vec_alu_accesses      6833829                       # Number of vector alu accesses
system.switch_cpus05.num_vec_insts            6833829                       # number of vector instructions
system.switch_cpus05.num_vec_register_reads      4555886                       # number of times the vector registers were read
system.switch_cpus05.num_vec_register_writes      2277943                       # number of times the vector registers were written
system.switch_cpus05.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        95165823     56.32%     56.32% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        5380202      3.18%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv             510      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       39894360     23.61%     83.11% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      28540590     16.89%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        168981485                       # Class of executed instruction
system.switch_cpus06.Branches                26536152                       # Number of branches fetched
system.switch_cpus06.committedInsts         137775585                       # Number of instructions committed
system.switch_cpus06.committedOps           168739397                       # Number of ops (including micro ops) committed
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus06.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.num_busy_cycles     599583945.595747                       # Number of busy cycles
system.switch_cpus06.num_cc_register_reads     47544540                       # number of times the CC registers were read
system.switch_cpus06.num_cc_register_writes     47394849                       # number of times the CC registers were written
system.switch_cpus06.num_conditional_control_insts     23883188                       # number of instructions that are conditional controls
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_func_calls           2411096                       # number of times a function call or return occured
system.switch_cpus06.num_idle_cycles      2103.404253                       # Number of idle cycles
system.switch_cpus06.num_int_alu_accesses    153997093                       # Number of integer alu accesses
system.switch_cpus06.num_int_insts          153997093                       # number of integer instructions
system.switch_cpus06.num_int_register_reads    221695292                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    122406548                       # number of times the integer registers were written
system.switch_cpus06.num_load_insts          39805611                       # Number of load instructions
system.switch_cpus06.num_mem_refs            68299382                       # number of memory refs
system.switch_cpus06.num_store_insts         28493771                       # Number of store instructions
system.switch_cpus06.num_vec_alu_accesses      6810126                       # Number of vector alu accesses
system.switch_cpus06.num_vec_insts            6810126                       # number of vector instructions
system.switch_cpus06.num_vec_register_reads      4540084                       # number of times the vector registers were read
system.switch_cpus06.num_vec_register_writes      2270042                       # number of times the vector registers were written
system.switch_cpus06.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        95080548     56.35%     56.35% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        5359058      3.18%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv             518      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdDiv              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdAes              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdAesMix            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma3            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::SimdPredAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       39805611     23.59%     83.11% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      28493771     16.89%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        168739506                       # Class of executed instruction
system.switch_cpus07.Branches                26578852                       # Number of branches fetched
system.switch_cpus07.committedInsts         137981358                       # Number of instructions committed
system.switch_cpus07.committedOps           168990367                       # Number of ops (including micro ops) committed
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.idle_fraction           0.000002                       # Percentage of idle cycles
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.not_idle_fraction       0.999998                       # Percentage of non-idle cycles
system.switch_cpus07.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.num_busy_cycles     599584718.631020                       # Number of busy cycles
system.switch_cpus07.num_cc_register_reads     47612943                       # number of times the CC registers were read
system.switch_cpus07.num_cc_register_writes     47460528                       # number of times the CC registers were written
system.switch_cpus07.num_conditional_control_insts     23917425                       # number of instructions that are conditional controls
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_func_calls           2415920                       # number of times a function call or return occured
system.switch_cpus07.num_idle_cycles      1330.368980                       # Number of idle cycles
system.switch_cpus07.num_int_alu_accesses    154226208                       # Number of integer alu accesses
system.switch_cpus07.num_int_insts          154226208                       # number of integer instructions
system.switch_cpus07.num_int_register_reads    222006825                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    122589565                       # number of times the integer registers were written
system.switch_cpus07.num_load_insts          39849974                       # Number of load instructions
system.switch_cpus07.num_mem_refs            68389623                       # number of memory refs
system.switch_cpus07.num_store_insts         28539649                       # Number of store instructions
system.switch_cpus07.num_vec_alu_accesses      6816039                       # Number of vector alu accesses
system.switch_cpus07.num_vec_insts            6816039                       # number of vector instructions
system.switch_cpus07.num_vec_register_reads      4544026                       # number of times the vector registers were read
system.switch_cpus07.num_vec_register_writes      2272013                       # number of times the vector registers were written
system.switch_cpus07.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        95240230     56.36%     56.36% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        5360089      3.17%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv             522      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdDiv              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAes              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAesMix            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma3            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdPredAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       39849974     23.58%     83.11% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      28539649     16.89%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        168990464                       # Class of executed instruction
system.switch_cpus08.Branches                26562701                       # Number of branches fetched
system.switch_cpus08.committedInsts         137977808                       # Number of instructions committed
system.switch_cpus08.committedOps           169018925                       # Number of ops (including micro ops) committed
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.idle_fraction           0.000001                       # Percentage of idle cycles
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.not_idle_fraction       0.999999                       # Percentage of non-idle cycles
system.switch_cpus08.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.num_busy_cycles     599585582.745801                       # Number of busy cycles
system.switch_cpus08.num_cc_register_reads     47609154                       # number of times the CC registers were read
system.switch_cpus08.num_cc_register_writes     47465415                       # number of times the CC registers were written
system.switch_cpus08.num_conditional_control_insts     23916315                       # number of instructions that are conditional controls
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_func_calls           2414858                       # number of times a function call or return occured
system.switch_cpus08.num_idle_cycles       466.254199                       # Number of idle cycles
system.switch_cpus08.num_int_alu_accesses    154261795                       # Number of integer alu accesses
system.switch_cpus08.num_int_insts          154261795                       # number of integer instructions
system.switch_cpus08.num_int_register_reads    222122590                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    122604442                       # number of times the integer registers were written
system.switch_cpus08.num_load_insts          39904334                       # Number of load instructions
system.switch_cpus08.num_mem_refs            68454186                       # number of memory refs
system.switch_cpus08.num_store_insts         28549852                       # Number of store instructions
system.switch_cpus08.num_vec_alu_accesses      6836955                       # Number of vector alu accesses
system.switch_cpus08.num_vec_insts            6836955                       # number of vector instructions
system.switch_cpus08.num_vec_register_reads      4557970                       # number of times the vector registers were read
system.switch_cpus08.num_vec_register_writes      2278985                       # number of times the vector registers were written
system.switch_cpus08.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        95183404     56.32%     56.32% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        5380928      3.18%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv             494      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       39904334     23.61%     83.11% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      28549852     16.89%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        169019012                       # Class of executed instruction
system.switch_cpus09.Branches                26492500                       # Number of branches fetched
system.switch_cpus09.committedInsts         137600452                       # Number of instructions committed
system.switch_cpus09.committedOps           168553780                       # Number of ops (including micro ops) committed
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.idle_fraction           0.000001                       # Percentage of idle cycles
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.not_idle_fraction       0.999999                       # Percentage of non-idle cycles
system.switch_cpus09.numCycles              599586020                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.num_busy_cycles     599585215.761518                       # Number of busy cycles
system.switch_cpus09.num_cc_register_reads     47482614                       # number of times the CC registers were read
system.switch_cpus09.num_cc_register_writes     47338719                       # number of times the CC registers were written
system.switch_cpus09.num_conditional_control_insts     23852684                       # number of instructions that are conditional controls
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_func_calls           2408256                       # number of times a function call or return occured
system.switch_cpus09.num_idle_cycles       804.238482                       # Number of idle cycles
system.switch_cpus09.num_int_alu_accesses    153835452                       # Number of integer alu accesses
system.switch_cpus09.num_int_insts          153835452                       # number of integer instructions
system.switch_cpus09.num_int_register_reads    221504283                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    122267375                       # number of times the integer registers were written
system.switch_cpus09.num_load_insts          39792246                       # Number of load instructions
system.switch_cpus09.num_mem_refs            68260975                       # number of memory refs
system.switch_cpus09.num_store_insts         28468729                       # Number of store instructions
system.switch_cpus09.num_vec_alu_accesses      6816111                       # Number of vector alu accesses
system.switch_cpus09.num_vec_insts            6816111                       # number of vector instructions
system.switch_cpus09.num_vec_register_reads      4544074                       # number of times the vector registers were read
system.switch_cpus09.num_vec_register_writes      2272037                       # number of times the vector registers were written
system.switch_cpus09.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu        94926231     56.32%     56.32% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        5366158      3.18%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv             498      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       39792246     23.61%     83.11% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      28468729     16.89%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        168553862                       # Class of executed instruction
system.switch_cpus10.Branches                26561798                       # Number of branches fetched
system.switch_cpus10.committedInsts         137899669                       # Number of instructions committed
system.switch_cpus10.committedOps           168882646                       # Number of ops (including micro ops) committed
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.idle_fraction           0.000007                       # Percentage of idle cycles
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.not_idle_fraction       0.999993                       # Percentage of non-idle cycles
system.switch_cpus10.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.num_busy_cycles     599581987.479295                       # Number of busy cycles
system.switch_cpus10.num_cc_register_reads     47586045                       # number of times the CC registers were read
system.switch_cpus10.num_cc_register_writes     47434935                       # number of times the CC registers were written
system.switch_cpus10.num_conditional_control_insts     23904520                       # number of instructions that are conditional controls
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_func_calls           2412805                       # number of times a function call or return occured
system.switch_cpus10.num_idle_cycles      4060.520705                       # Number of idle cycles
system.switch_cpus10.num_int_alu_accesses    154125966                       # Number of integer alu accesses
system.switch_cpus10.num_int_insts          154125966                       # number of integer instructions
system.switch_cpus10.num_int_register_reads    221872280                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    122511814                       # number of times the integer registers were written
system.switch_cpus10.num_load_insts          39834128                       # Number of load instructions
system.switch_cpus10.num_mem_refs            68349698                       # number of memory refs
system.switch_cpus10.num_store_insts         28515570                       # Number of store instructions
system.switch_cpus10.num_vec_alu_accesses      6813013                       # Number of vector alu accesses
system.switch_cpus10.num_vec_insts            6813013                       # number of vector instructions
system.switch_cpus10.num_vec_register_reads      4542008                       # number of times the vector registers were read
system.switch_cpus10.num_vec_register_writes      2271005                       # number of times the vector registers were written
system.switch_cpus10.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        95170892     56.35%     56.35% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        5361621      3.17%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv             538      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdDiv              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdAes              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdAesMix            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma3            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::SimdPredAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       39834128     23.59%     83.12% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      28515570     16.88%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        168882749                       # Class of executed instruction
system.switch_cpus11.Branches                26539397                       # Number of branches fetched
system.switch_cpus11.committedInsts         137843902                       # Number of instructions committed
system.switch_cpus11.committedOps           168850002                       # Number of ops (including micro ops) committed
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.idle_fraction           0.000008                       # Percentage of idle cycles
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.not_idle_fraction       0.999992                       # Percentage of non-idle cycles
system.switch_cpus11.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.num_busy_cycles     599581050.462492                       # Number of busy cycles
system.switch_cpus11.num_cc_register_reads     47565870                       # number of times the CC registers were read
system.switch_cpus11.num_cc_register_writes     47421714                       # number of times the CC registers were written
system.switch_cpus11.num_conditional_control_insts     23895002                       # number of instructions that are conditional controls
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_func_calls           2412275                       # number of times a function call or return occured
system.switch_cpus11.num_idle_cycles      4998.537508                       # Number of idle cycles
system.switch_cpus11.num_int_alu_accesses    154105696                       # Number of integer alu accesses
system.switch_cpus11.num_int_insts          154105696                       # number of integer instructions
system.switch_cpus11.num_int_register_reads    221893644                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    122481747                       # number of times the integer registers were written
system.switch_cpus11.num_load_insts          39862819                       # Number of load instructions
system.switch_cpus11.num_mem_refs            68380322                       # number of memory refs
system.switch_cpus11.num_store_insts         28517503                       # Number of store instructions
system.switch_cpus11.num_vec_alu_accesses      6828279                       # Number of vector alu accesses
system.switch_cpus11.num_vec_insts            6828279                       # number of vector instructions
system.switch_cpus11.num_vec_register_reads      4552186                       # number of times the vector registers were read
system.switch_cpus11.num_vec_register_writes      2276093                       # number of times the vector registers were written
system.switch_cpus11.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        95093158     56.32%     56.32% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        5376126      3.18%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv             498      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       39862819     23.61%     83.11% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      28517503     16.89%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        168850104                       # Class of executed instruction
system.switch_cpus12.Branches                26500149                       # Number of branches fetched
system.switch_cpus12.committedInsts         137613905                       # Number of instructions committed
system.switch_cpus12.committedOps           168551500                       # Number of ops (including micro ops) committed
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus12.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.num_busy_cycles     599583468.380182                       # Number of busy cycles
system.switch_cpus12.num_cc_register_reads     47488068                       # number of times the CC registers were read
system.switch_cpus12.num_cc_register_writes     47341353                       # number of times the CC registers were written
system.switch_cpus12.num_conditional_control_insts     23855397                       # number of instructions that are conditional controls
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_func_calls           2407904                       # number of times a function call or return occured
system.switch_cpus12.num_idle_cycles      2580.619818                       # Number of idle cycles
system.switch_cpus12.num_int_alu_accesses    153828626                       # Number of integer alu accesses
system.switch_cpus12.num_int_insts          153828626                       # number of integer instructions
system.switch_cpus12.num_int_register_reads    221473790                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    122269748                       # number of times the integer registers were written
system.switch_cpus12.num_load_insts          39776095                       # Number of load instructions
system.switch_cpus12.num_mem_refs            68239643                       # number of memory refs
system.switch_cpus12.num_store_insts         28463548                       # Number of store instructions
system.switch_cpus12.num_vec_alu_accesses      6808929                       # Number of vector alu accesses
system.switch_cpus12.num_vec_insts            6808929                       # number of vector instructions
system.switch_cpus12.num_vec_register_reads      4539286                       # number of times the vector registers were read
system.switch_cpus12.num_vec_register_writes      2269643                       # number of times the vector registers were written
system.switch_cpus12.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        94951476     56.33%     56.33% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        5359966      3.18%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv             506      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       39776095     23.60%     83.11% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      28463548     16.89%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        168551591                       # Class of executed instruction
system.switch_cpus13.Branches                26521088                       # Number of branches fetched
system.switch_cpus13.committedInsts         137688233                       # Number of instructions committed
system.switch_cpus13.committedOps           168630562                       # Number of ops (including micro ops) committed
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.idle_fraction           0.000002                       # Percentage of idle cycles
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.not_idle_fraction       0.999998                       # Percentage of non-idle cycles
system.switch_cpus13.numCycles              599586038                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.num_busy_cycles     599584784.330931                       # Number of busy cycles
system.switch_cpus13.num_cc_register_reads     47513277                       # number of times the CC registers were read
system.switch_cpus13.num_cc_register_writes     47362473                       # number of times the CC registers were written
system.switch_cpus13.num_conditional_control_insts     23867961                       # number of instructions that are conditional controls
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_func_calls           2409903                       # number of times a function call or return occured
system.switch_cpus13.num_idle_cycles      1253.669069                       # Number of idle cycles
system.switch_cpus13.num_int_alu_accesses    153897490                       # Number of integer alu accesses
system.switch_cpus13.num_int_insts          153897490                       # number of integer instructions
system.switch_cpus13.num_int_register_reads    221543102                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    122327610                       # number of times the integer registers were written
system.switch_cpus13.num_load_insts          39773621                       # Number of load instructions
system.switch_cpus13.num_mem_refs            68249648                       # number of memory refs
system.switch_cpus13.num_store_insts         28476027                       # Number of store instructions
system.switch_cpus13.num_vec_alu_accesses      6803760                       # Number of vector alu accesses
system.switch_cpus13.num_vec_insts            6803760                       # number of vector instructions
system.switch_cpus13.num_vec_register_reads      4535840                       # number of times the vector registers were read
system.switch_cpus13.num_vec_register_writes      2267920                       # number of times the vector registers were written
system.switch_cpus13.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        95027772     56.35%     56.35% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        5352701      3.17%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv             536      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::FloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::FloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdDiv              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdAes              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdAesMix            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma3            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::SimdPredAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       39773621     23.59%     83.11% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      28476027     16.89%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        168630657                       # Class of executed instruction
system.switch_cpus14.Branches                26507352                       # Number of branches fetched
system.switch_cpus14.committedInsts         137696937                       # Number of instructions committed
system.switch_cpus14.committedOps           168682462                       # Number of ops (including micro ops) committed
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.idle_fraction           0.000003                       # Percentage of idle cycles
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.not_idle_fraction       0.999997                       # Percentage of non-idle cycles
system.switch_cpus14.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.num_busy_cycles     599584135.157897                       # Number of busy cycles
system.switch_cpus14.num_cc_register_reads     47513631                       # number of times the CC registers were read
system.switch_cpus14.num_cc_register_writes     47371419                       # number of times the CC registers were written
system.switch_cpus14.num_conditional_control_insts     23868683                       # number of instructions that are conditional controls
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_func_calls           2410178                       # number of times a function call or return occured
system.switch_cpus14.num_idle_cycles      1913.842103                       # Number of idle cycles
system.switch_cpus14.num_int_alu_accesses    153956225                       # Number of integer alu accesses
system.switch_cpus14.num_int_insts          153956225                       # number of integer instructions
system.switch_cpus14.num_int_register_reads    221690954                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    122359011                       # number of times the integer registers were written
system.switch_cpus14.num_load_insts          39831685                       # Number of load instructions
system.switch_cpus14.num_mem_refs            68325430                       # number of memory refs
system.switch_cpus14.num_store_insts         28493745                       # Number of store instructions
system.switch_cpus14.num_vec_alu_accesses      6826029                       # Number of vector alu accesses
system.switch_cpus14.num_vec_insts            6826029                       # number of vector instructions
system.switch_cpus14.num_vec_register_reads      4550686                       # number of times the vector registers were read
system.switch_cpus14.num_vec_register_writes      2275343                       # number of times the vector registers were written
system.switch_cpus14.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        94982827     56.31%     56.31% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        5373797      3.19%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv             488      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdDiv              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdAes              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdAesMix            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash2            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash2            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma2            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma3            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdPredAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       39831685     23.61%     83.11% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      28493745     16.89%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        168682542                       # Class of executed instruction
system.switch_cpus15.Branches                26457028                       # Number of branches fetched
system.switch_cpus15.committedInsts         137459036                       # Number of instructions committed
system.switch_cpus15.committedOps           168399453                       # Number of ops (including micro ops) committed
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.idle_fraction           0.000002                       # Percentage of idle cycles
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.not_idle_fraction       0.999998                       # Percentage of non-idle cycles
system.switch_cpus15.numCycles              599586008                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.num_busy_cycles     599584812.656858                       # Number of busy cycles
system.switch_cpus15.num_cc_register_reads     47434494                       # number of times the CC registers were read
system.switch_cpus15.num_cc_register_writes     47296131                       # number of times the CC registers were written
system.switch_cpus15.num_conditional_control_insts     23829416                       # number of instructions that are conditional controls
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_func_calls           2405108                       # number of times a function call or return occured
system.switch_cpus15.num_idle_cycles      1195.343142                       # Number of idle cycles
system.switch_cpus15.num_int_alu_accesses    153699747                       # Number of integer alu accesses
system.switch_cpus15.num_int_insts          153699747                       # number of integer instructions
system.switch_cpus15.num_int_register_reads    221347574                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    122151697                       # number of times the integer registers were written
system.switch_cpus15.num_load_insts          39784912                       # Number of load instructions
system.switch_cpus15.num_mem_refs            68228953                       # number of memory refs
system.switch_cpus15.num_store_insts         28444041                       # Number of store instructions
system.switch_cpus15.num_vec_alu_accesses      6821640                       # Number of vector alu accesses
system.switch_cpus15.num_vec_insts            6821640                       # number of vector instructions
system.switch_cpus15.num_vec_register_reads      4547760                       # number of times the vector registers were read
system.switch_cpus15.num_vec_register_writes      2273880                       # number of times the vector registers were written
system.switch_cpus15.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        94796039     56.29%     56.29% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        5374079      3.19%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv             474      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatMultAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatMisc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdDiv              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAdd            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAlu            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceCmp            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceAdd            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceCmp            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdAes              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdAesMix            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash2            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash2            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma2            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma3            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::SimdPredAlu            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       39784912     23.63%     83.11% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      28444041     16.89%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        168399545                       # Class of executed instruction
system.switch_cpus16.Branches                26533089                       # Number of branches fetched
system.switch_cpus16.committedInsts         137804435                       # Number of instructions committed
system.switch_cpus16.committedOps           168795828                       # Number of ops (including micro ops) committed
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.idle_fraction           0.000007                       # Percentage of idle cycles
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.not_idle_fraction       0.999993                       # Percentage of non-idle cycles
system.switch_cpus16.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.num_busy_cycles     599581816.324200                       # Number of busy cycles
system.switch_cpus16.num_cc_register_reads     47549823                       # number of times the CC registers were read
system.switch_cpus16.num_cc_register_writes     47404080                       # number of times the CC registers were written
system.switch_cpus16.num_conditional_control_insts     23886256                       # number of instructions that are conditional controls
system.switch_cpus16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus16.num_fp_insts                   0                       # number of float instructions
system.switch_cpus16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus16.num_func_calls           2411786                       # number of times a function call or return occured
system.switch_cpus16.num_idle_cycles      4231.675800                       # Number of idle cycles
system.switch_cpus16.num_int_alu_accesses    154055163                       # Number of integer alu accesses
system.switch_cpus16.num_int_insts          154055163                       # number of integer instructions
system.switch_cpus16.num_int_register_reads    221807740                       # number of times the integer registers were read
system.switch_cpus16.num_int_register_writes    122444932                       # number of times the integer registers were written
system.switch_cpus16.num_load_insts          39839015                       # Number of load instructions
system.switch_cpus16.num_mem_refs            68349702                       # number of memory refs
system.switch_cpus16.num_store_insts         28510687                       # Number of store instructions
system.switch_cpus16.num_vec_alu_accesses      6822543                       # Number of vector alu accesses
system.switch_cpus16.num_vec_insts            6822543                       # number of vector instructions
system.switch_cpus16.num_vec_register_reads      4548362                       # number of times the vector registers were read
system.switch_cpus16.num_vec_register_writes      2274181                       # number of times the vector registers were written
system.switch_cpus16.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus16.op_class::IntAlu        95077552     56.33%     56.33% # Class of executed instruction
system.switch_cpus16.op_class::IntMult        5368158      3.18%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::IntDiv             506      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::MemRead       39839015     23.60%     83.11% # Class of executed instruction
system.switch_cpus16.op_class::MemWrite      28510687     16.89%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::total        168795918                       # Class of executed instruction
system.switch_cpus17.Branches                26498493                       # Number of branches fetched
system.switch_cpus17.committedInsts         137617826                       # Number of instructions committed
system.switch_cpus17.committedOps           168562902                       # Number of ops (including micro ops) committed
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.idle_fraction           0.000006                       # Percentage of idle cycles
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.not_idle_fraction       0.999994                       # Percentage of non-idle cycles
system.switch_cpus17.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.num_busy_cycles     599582505.253089                       # Number of busy cycles
system.switch_cpus17.num_cc_register_reads     47482386                       # number of times the CC registers were read
system.switch_cpus17.num_cc_register_writes     47335464                       # number of times the CC registers were written
system.switch_cpus17.num_conditional_control_insts     23852410                       # number of instructions that are conditional controls
system.switch_cpus17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus17.num_fp_insts                   0                       # number of float instructions
system.switch_cpus17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus17.num_func_calls           2408708                       # number of times a function call or return occured
system.switch_cpus17.num_idle_cycles      3542.746911                       # Number of idle cycles
system.switch_cpus17.num_int_alu_accesses    153842108                       # Number of integer alu accesses
system.switch_cpus17.num_int_insts          153842108                       # number of integer instructions
system.switch_cpus17.num_int_register_reads    221491258                       # number of times the integer registers were read
system.switch_cpus17.num_int_register_writes    122275782                       # number of times the integer registers were written
system.switch_cpus17.num_load_insts          39777359                       # Number of load instructions
system.switch_cpus17.num_mem_refs            68248805                       # number of memory refs
system.switch_cpus17.num_store_insts         28471446                       # Number of store instructions
system.switch_cpus17.num_vec_alu_accesses      6810351                       # Number of vector alu accesses
system.switch_cpus17.num_vec_insts            6810351                       # number of vector instructions
system.switch_cpus17.num_vec_register_reads      4540234                       # number of times the vector registers were read
system.switch_cpus17.num_vec_register_writes      2270117                       # number of times the vector registers were written
system.switch_cpus17.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus17.op_class::IntAlu        94956019     56.33%     56.33% # Class of executed instruction
system.switch_cpus17.op_class::IntMult        5357670      3.18%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::IntDiv             518      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus17.op_class::MemRead       39777359     23.60%     83.11% # Class of executed instruction
system.switch_cpus17.op_class::MemWrite      28471446     16.89%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::total        168563012                       # Class of executed instruction
system.switch_cpus18.Branches               133864221                       # Number of branches fetched
system.switch_cpus18.committedInsts         896112490                       # Number of instructions committed
system.switch_cpus18.committedOps           998310360                       # Number of ops (including micro ops) committed
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.idle_fraction                  0                       # Percentage of idle cycles
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.not_idle_fraction              1                       # Percentage of non-idle cycles
system.switch_cpus18.numCycles             2568011232                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.num_busy_cycles       2568011232                       # Number of busy cycles
system.switch_cpus18.num_cc_register_reads    257798313                       # number of times the CC registers were read
system.switch_cpus18.num_cc_register_writes    252394956                       # number of times the CC registers were written
system.switch_cpus18.num_conditional_control_insts    114269948                       # number of instructions that are conditional controls
system.switch_cpus18.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus18.num_fp_insts                   0                       # number of float instructions
system.switch_cpus18.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus18.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus18.num_func_calls          10853122                       # number of times a function call or return occured
system.switch_cpus18.num_idle_cycles                0                       # Number of idle cycles
system.switch_cpus18.num_int_alu_accesses    854129497                       # Number of integer alu accesses
system.switch_cpus18.num_int_insts          854129497                       # number of integer instructions
system.switch_cpus18.num_int_register_reads   1354282677                       # number of times the integer registers were read
system.switch_cpus18.num_int_register_writes    789355705                       # number of times the integer registers were written
system.switch_cpus18.num_load_insts         211737382                       # Number of load instructions
system.switch_cpus18.num_mem_refs           297198398                       # number of memory refs
system.switch_cpus18.num_store_insts         85461016                       # Number of store instructions
system.switch_cpus18.num_vec_alu_accesses     89446985                       # Number of vector alu accesses
system.switch_cpus18.num_vec_insts           89446985                       # number of vector instructions
system.switch_cpus18.num_vec_register_reads    116952283                       # number of times the vector registers were read
system.switch_cpus18.num_vec_register_writes     70817225                       # number of times the vector registers were written
system.switch_cpus18.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus18.op_class::IntAlu       606987546     60.80%     60.80% # Class of executed instruction
system.switch_cpus18.op_class::IntMult       35126534      3.52%     64.32% # Class of executed instruction
system.switch_cpus18.op_class::IntDiv          675372      0.07%     64.39% # Class of executed instruction
system.switch_cpus18.op_class::FloatAdd      11228808      1.12%     65.51% # Class of executed instruction
system.switch_cpus18.op_class::FloatCmp       7429682      0.74%     66.26% # Class of executed instruction
system.switch_cpus18.op_class::FloatCvt       3056982      0.31%     66.56% # Class of executed instruction
system.switch_cpus18.op_class::FloatMult     10131289      1.01%     67.58% # Class of executed instruction
system.switch_cpus18.op_class::FloatMultAcc     12190914      1.22%     68.80% # Class of executed instruction
system.switch_cpus18.op_class::FloatDiv       1705428      0.17%     68.97% # Class of executed instruction
system.switch_cpus18.op_class::FloatMisc     11904056      1.19%     70.16% # Class of executed instruction
system.switch_cpus18.op_class::FloatSqrt            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus18.op_class::SimdAdd              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus18.op_class::SimdAddAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus18.op_class::SimdAlu         675392      0.07%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdCmp              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdCvt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdMisc             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdMult             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdShift            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdDiv              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdSqrt             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdAes              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdAesMix            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus18.op_class::MemRead      211737382     21.21%     91.44% # Class of executed instruction
system.switch_cpus18.op_class::MemWrite      85461016      8.56%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus18.op_class::total        998310401                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         9876                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6860608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1598709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13657462                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1598711                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           54675531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15249812                       # Transaction distribution
system.membus.trans_dist::CleanEvict         50559638                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           278581                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         175746                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          358444                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          592                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          592                       # Transaction distribution
system.membus.trans_dist::ReadExReq          11728650                       # Transaction distribution
system.membus.trans_dist::ReadExResp         11728650                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      54675533                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2061630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2127615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4189245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      5509733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      6449455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     11959188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      5512486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      6442712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     11955198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      5515546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      6451739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     11967285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      5506734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      6439172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     11945906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      4887951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      7097362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     11985313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      4858161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      7072361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     11930522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      4839071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      7066534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     11905605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      5523747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      6456090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     11979837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      5511216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      6441797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     11953013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      5512556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      6446900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     11959456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      4884777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      7094703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     11979480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      4870406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      7090391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     11960797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      4881802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      7107504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     11989306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      5523004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      6454757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     11977761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      5500575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      6438708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     11939283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port      5528590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port      6462772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total     11991362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              195568557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    117824896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    118552448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    236377344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    290975104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    319409920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    610385024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    290574080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    319507584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    610081664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    290778496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    319816064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    610594560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    290562944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    319123840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    609686784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    238607616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    373281024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    611888640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    237086848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    371672064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    608758912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    235709184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    371352960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    607062144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    291769984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    319651328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    611421312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    290886912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    318859136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    609746048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    291132032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    319082880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    610214912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    238359680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    373153792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    611513472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    237769472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    372649088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    610418560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    238216832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    373832064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    612048896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    291863808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    319511424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    611375232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    290664192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    318692352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    609356544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port    292026624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port    320219904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total    612246528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             10003176576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          3863212                       # Total snoops (count)
system.membus.snoopTraffic                  448610304                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          66859102                       # Request fanout histogram
system.membus.snoop_fanout::mean             4.070272                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.295928                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29947823     44.79%     44.79% # Request fanout histogram
system.membus.snoop_fanout::1                 6818260     10.20%     54.99% # Request fanout histogram
system.membus.snoop_fanout::2                 3832700      5.73%     60.72% # Request fanout histogram
system.membus.snoop_fanout::3                 2606164      3.90%     64.62% # Request fanout histogram
system.membus.snoop_fanout::4                 1862776      2.79%     67.41% # Request fanout histogram
system.membus.snoop_fanout::5                 1450957      2.17%     69.58% # Request fanout histogram
system.membus.snoop_fanout::6                 1241929      1.86%     71.43% # Request fanout histogram
system.membus.snoop_fanout::7                 1168830      1.75%     73.18% # Request fanout histogram
system.membus.snoop_fanout::8                 1192482      1.78%     74.97% # Request fanout histogram
system.membus.snoop_fanout::9                 1319351      1.97%     76.94% # Request fanout histogram
system.membus.snoop_fanout::10                1591424      2.38%     79.32% # Request fanout histogram
system.membus.snoop_fanout::11                2055786      3.07%     82.39% # Request fanout histogram
system.membus.snoop_fanout::12                2650022      3.96%     86.36% # Request fanout histogram
system.membus.snoop_fanout::13                3127598      4.68%     91.04% # Request fanout histogram
system.membus.snoop_fanout::14                3197983      4.78%     95.82% # Request fanout histogram
system.membus.snoop_fanout::15                2399685      3.59%     99.41% # Request fanout histogram
system.membus.snoop_fanout::16                 395332      0.59%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total            66859102                       # Request fanout histogram
system.membus.respLayer19.occupancy       38357547202                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer11.occupancy       38289276437                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer15.occupancy       38215796126                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer35.occupancy       38257821354                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer31.occupancy       38335705490                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer55.occupancy       38331227297                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer39.occupancy       38264327423                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer63.occupancy       38382025514                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        150467889437                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        163393758185                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              15.3                       # Layer utilization (%)
system.membus.respLayer51.occupancy       38359494564                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer59.occupancy       38206909278                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer27.occupancy       38098697501                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer23.occupancy       38186037895                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer43.occupancy       38348163549                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             3.6                       # Layer utilization (%)
system.membus.respLayer7.occupancy        38252882672                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13897460898                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy        38277493254                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer47.occupancy       38290744374                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             3.6                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions                54                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   111641.884615                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  163635.095519                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         6154                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       535155                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            26                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  929136412605                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      2902689                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    330587896                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst    137697018                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      468284914                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    330587896                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst    137697018                       # number of overall hits
system.cpu14.icache.overall_hits::total     468284914                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          184                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          184                       # number of overall misses
system.cpu14.icache.overall_misses::total          184                       # number of overall misses
system.cpu14.icache.demand_accesses::.cpu14.inst    330588080                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst    137697018                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    468285098                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    330588080                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst    137697018                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    468285098                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    330587896                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst    137697018                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     468284914                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    330588080                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst    137697018                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    468285098                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         164.454558                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         468285098                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        2545027.706522                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206963124874                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   164.454558                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.263549                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.263549                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     18263119006                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    18263119006                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    152201789                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     63972069                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      216173858                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    152201789                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     63972069                       # number of overall hits
system.cpu14.dcache.overall_hits::total     216173858                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      9612371                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      4075684                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     13688055                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      9612371                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      4075684                       # number of overall misses
system.cpu14.dcache.overall_misses::total     13688055                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 349011582920                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 349011582920                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 349011582920                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 349011582920                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    161814160                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     68047753                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    229861913                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    161814160                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     68047753                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    229861913                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.059404                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.059894                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.059549                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.059404                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.059894                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.059549                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 85632.640538                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 25497.529263                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 85632.640538                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 25497.529263                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      3089461                       # number of writebacks
system.cpu14.dcache.writebacks::total         3089461                       # number of writebacks
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      4075684                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      4075684                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      4075684                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      4075684                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 330861324603                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 330861324603                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 330861324603                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 330861324603                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.059894                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.017731                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.059894                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.017731                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 81179.336917                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 81179.336917                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 81179.336917                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 81179.336917                       # average overall mshr miss latency
system.cpu14.dcache.replacements             13588411                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     86120472                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     36340065                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     122460537                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      7929004                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      3353335                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     11282339                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 307315462608                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 307315462608                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     94049476                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     39693400                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    133742876                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.084307                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.084481                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.084358                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 91644.724612                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 27238.630448                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      3353335                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      3353335                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 292446818036                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 292446818036                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.084481                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.025073                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 87210.737381                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 87210.737381                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66081317                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     27632004                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     93713321                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data      1683367                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data       722349                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      2405716                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data  41696120312                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  41696120312                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67764684                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     28354353                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     96119037                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.024841                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.025476                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.025029                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 57722.957064                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 17332.104169                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       722349                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       722349                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  38414506567                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  38414506567                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.025476                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.007515                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 53179.981653                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 53179.981653                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       531976                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       137735                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       669711                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         3956                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data         1749                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         5705                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data     63319058                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total     63319058                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       535932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       139484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       675416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.007382                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.012539                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.008447                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 36203.006289                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 11098.870815                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         1749                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         1749                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data     55287712                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total     55287712                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.012539                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.002590                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 31611.041738                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31611.041738                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       520750                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       133120                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       653870                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        14728                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data         6162                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        20890                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    135889596                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    135889596                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       535478                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       139282                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       674760                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.027504                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.044241                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.030959                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 22052.839338                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  6505.006989                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data         6162                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total         6162                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    106928874                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    106928874                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.044241                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.009132                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17352.949367                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17352.949367                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data       748334                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       748334                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data       662996                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       662996                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          56.893486                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         231212111                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        13668508                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           16.915680                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206963137376                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    22.834059                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    34.059427                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.356782                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.532179                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.888961                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       244880597                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      244880597                       # Number of data accesses
system.cpu15.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   117861.400000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  136718.419866                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value        12758                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       385826                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  929137547373                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      1767921                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    330623732                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst    137459129                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      468082861                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    330623732                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst    137459129                       # number of overall hits
system.cpu15.icache.overall_hits::total     468082861                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          184                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          184                       # number of overall misses
system.cpu15.icache.overall_misses::total          184                       # number of overall misses
system.cpu15.icache.demand_accesses::.cpu15.inst    330623916                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst    137459129                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    468083045                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    330623916                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst    137459129                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    468083045                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    330623732                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst    137459129                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     468082861                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    330623916                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst    137459129                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    468083045                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         164.457499                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         468083045                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        2543929.592391                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206965085902                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   164.457499                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.263554                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.263554                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     18255238939                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    18255238939                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    152104292                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     63887411                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      215991703                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    152104292                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     63887411                       # number of overall hits
system.cpu15.dcache.overall_hits::total     215991703                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      9606254                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      4071083                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     13677337                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      9606254                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      4071083                       # number of overall misses
system.cpu15.dcache.overall_misses::total     13677337                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 350192882612                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 350192882612                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 350192882612                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 350192882612                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    161710546                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     67958494                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    229669040                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    161710546                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     67958494                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    229669040                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.059404                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.059905                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.059552                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.059404                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.059905                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.059552                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 86019.588059                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 25603.879075                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 86019.588059                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 25603.879075                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      3086025                       # number of writebacks
system.cpu15.dcache.writebacks::total         3086025                       # number of writebacks
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      4071083                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      4071083                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      4071083                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      4071083                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 332062983873                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 332062983873                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 332062983873                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 332062983873                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.059905                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.017726                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.059905                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.017726                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 81566.252487                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 81566.252487                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 81566.252487                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 81566.252487                       # average overall mshr miss latency
system.cpu15.dcache.replacements             13575565                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     86040611                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     36300391                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     122341002                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      7924068                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      3349799                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     11273867                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 307621023990                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 307621023990                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     93964679                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     39650190                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    133614869                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.084330                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.084484                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.084376                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 91832.681301                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 27286.203038                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      3349799                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      3349799                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 292771119818                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 292771119818                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.084484                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.025071                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 87399.608101                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 87399.608101                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66063681                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     27587020                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     93650701                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data      1682186                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data       721284                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      2403470                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  42571858622                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  42571858622                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67745867                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     28308304                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     96054171                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.024831                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.025480                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.025022                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 59022.324940                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 17712.664865                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       721284                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       721284                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  39291864055                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  39291864055                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.025480                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.007509                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 54474.886529                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 54474.886529                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       544011                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       134095                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       678106                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         3993                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data         1744                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         5737                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data     66941066                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total     66941066                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       548004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       135839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       683843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.007286                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.012839                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.008389                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 38383.638761                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 11668.305037                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         1744                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         1744                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data     58959656                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total     58959656                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.012839                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 33807.142202                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33807.142202                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       532338                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       129548                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       661886                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        15157                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data         6093                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        21250                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    134580458                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    134580458                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       547495                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       135641                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       683136                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.027684                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.044920                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.031107                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 22087.716724                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  6333.198024                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data         6093                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total         6093                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    105890092                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    105890092                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.044920                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.008919                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17378.974561                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17378.974561                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data       357200                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       357200                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data       316684                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       316684                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          56.859687                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         231036028                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        13657470                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           16.916459                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206965098404                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    22.793369                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    34.066318                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.356146                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.532286                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.888433                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       244693489                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      244693489                       # Number of data accesses
system.cpu16.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   208620.142857                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  240366.135210                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         8667                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       707055                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            14                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  929136394612                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED      2920682                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    330586454                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst    137804526                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      468390980                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    330586454                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst    137804526                       # number of overall hits
system.cpu16.icache.overall_hits::total     468390980                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          184                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          184                       # number of overall misses
system.cpu16.icache.overall_misses::total          184                       # number of overall misses
system.cpu16.icache.demand_accesses::.cpu16.inst    330586638                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst    137804526                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    468391164                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    330586638                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst    137804526                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    468391164                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    330586454                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst    137804526                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     468390980                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          184                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    330586638                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst    137804526                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    468391164                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         164.460312                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         468391164                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        2545604.152174                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206967046930                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   164.460312                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.263558                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.263558                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     18267255580                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    18267255580                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    152187556                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     64003946                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      216191502                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    152187556                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     64003946                       # number of overall hits
system.cpu16.dcache.overall_hits::total     216191502                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      9603428                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      4059186                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     13662614                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      9603428                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      4059186                       # number of overall misses
system.cpu16.dcache.overall_misses::total     13662614                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 348464602560                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 348464602560                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 348464602560                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 348464602560                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    161790984                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     68063132                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    229854116                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    161790984                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     68063132                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    229854116                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.059357                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.059639                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.059440                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.059357                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.059639                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.059440                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 85845.931317                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 25504.973101                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 85845.931317                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 25504.973101                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      3082904                       # number of writebacks
system.cpu16.dcache.writebacks::total         3082904                       # number of writebacks
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      4059186                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      4059186                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      4059186                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      4059186                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 330391163366                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 330391163366                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 330391163366                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 330391163366                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.059639                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.017660                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.059639                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.017660                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 81393.452620                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 81393.452620                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 81393.452620                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 81393.452620                       # average overall mshr miss latency
system.cpu16.dcache.replacements             13562135                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     86111603                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     36357599                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     122469202                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      7921214                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      3338715                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     11259929                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 306261585086                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 306261585086                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     94032817                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     39696314                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    133729131                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.084239                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.084106                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.084200                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 91730.376832                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 27199.246557                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      3338715                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      3338715                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 291461619922                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 291461619922                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.084106                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.024966                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 87297.544092                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 87297.544092                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66075953                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     27646347                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     93722300                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data      1682214                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data       720471                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      2402685                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data  42203017474                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total  42203017474                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67758167                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     28366818                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     96124985                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.024827                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.025398                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.024995                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 58576.982938                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 17564.939838                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       720471                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       720471                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  38929543444                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  38929543444                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.025398                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.007495                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 54033.463448                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 54033.463448                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data       533071                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       142140                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       675211                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         3955                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data         1830                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total         5785                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data     74170794                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total     74170794                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data       537026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       143970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       680996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.007365                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.012711                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.008495                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 40530.488525                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 12821.226275                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         1830                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         1830                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data     65781644                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total     65781644                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.012711                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.002687                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 35946.253552                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35946.253552                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data       522066                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       137283                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total       659349                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        14514                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data         6477                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        20991                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    143160402                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    143160402                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data       536580                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       143760                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       680340                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.027049                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.045054                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.030854                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 22102.887448                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  6820.084894                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data         6477                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total         6477                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    112696336                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    112696336                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.045054                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.009520                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17399.465184                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17399.465184                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data       375060                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total       375060                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data       333902                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total       333902                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          56.849526                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         231215461                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        13643119                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           16.947405                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206967059432                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    22.799159                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    34.050367                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.356237                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.532037                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.888274                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       244858571                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      244858571                       # Number of data accesses
system.cpu17.numPwrStateTransitions                42                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   118830.900000                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  154644.036364                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         6349                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       476427                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            20                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  929136938676                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED      2376618                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    330581637                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst    137617937                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      468199574                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    330581637                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst    137617937                       # number of overall hits
system.cpu17.icache.overall_hits::total     468199574                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          185                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          185                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          185                       # number of overall misses
system.cpu17.icache.overall_misses::total          185                       # number of overall misses
system.cpu17.icache.demand_accesses::.cpu17.inst    330581822                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst    137617937                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    468199759                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    330581822                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst    137617937                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    468199759                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    330581637                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst    137617937                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     468199574                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          185                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    330581822                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst    137617937                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    468199759                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         165.340651                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         468199759                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             185                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        2530809.508108                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206969007958                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   165.340651                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.264969                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.264969                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     18259790786                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    18259790786                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    152194504                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data     63883087                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      216077591                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    152194504                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data     63883087                       # number of overall hits
system.cpu17.dcache.overall_hits::total     216077591                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      9600637                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      4077587                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     13678224                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      9600637                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      4077587                       # number of overall misses
system.cpu17.dcache.overall_misses::total     13678224                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 349548774214                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 349548774214                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 349548774214                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 349548774214                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    161795141                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data     67960674                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    229755815                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    161795141                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data     67960674                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    229755815                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.059338                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.059999                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.059534                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.059338                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.059999                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.059534                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 85724.418440                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 25555.128664                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 85724.418440                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 25555.128664                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      3090519                       # number of writebacks
system.cpu17.dcache.writebacks::total         3090519                       # number of writebacks
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      4077587                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      4077587                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      4077587                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      4077587                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 331384066869                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 331384066869                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 331384066869                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 331384066869                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.059999                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.017747                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.059999                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.017747                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 81269.649641                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 81269.649641                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 81269.649641                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 81269.649641                       # average overall mshr miss latency
system.cpu17.dcache.replacements             13577500                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     86108612                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data     36278472                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     122387084                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      7918733                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      3355383                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     11274116                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 307533002766                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 307533002766                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     94027345                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data     39633855                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    133661200                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.084217                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.084660                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.084348                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 91653.621290                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 27277.793023                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      3355383                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      3355383                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 292653134104                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 292653134104                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.084660                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.025104                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 87218.995299                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 87218.995299                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     66085892                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data     27604615                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total     93690507                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data      1681904                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data       722204                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      2404108                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data  42015771448                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total  42015771448                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     67767796                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data     28326819                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total     96094615                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.024819                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.025495                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.025018                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 58177.151398                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 17476.657225                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data       722204                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total       722204                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data  38730932765                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total  38730932765                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.025495                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.007516                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 53628.798463                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 53628.798463                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data       533676                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data       142931                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total       676607                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data         4023                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data         1799                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total         5822                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data     64253136                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total     64253136                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data       537699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data       144730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total       682429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.007482                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.012430                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.008531                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 35716.028905                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 11036.265201                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data         1799                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total         1799                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data     55967518                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total     55967518                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.012430                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.002636                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 31110.349083                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31110.349083                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data       522646                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data       137963                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total       660609                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        14569                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data         6574                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total        21143                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data    144921398                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total    144921398                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data       537215                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data       144537                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total       681752                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.027119                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.045483                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.031013                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 22044.630058                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  6854.344133                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data         6574                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total         6574                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data    114043326                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total    114043326                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.045483                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.009643                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17347.630970                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17347.630970                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data       780482                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total       780482                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data       693270                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total       693270                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          56.872125                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         231120015                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs        13658662                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           16.921131                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206969020460                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    22.824311                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data    34.047815                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.356630                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.531997                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.888627                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       244778658                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      244778658                       # Number of data accesses
system.cpu10.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   137944.111111                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  168396.403420                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         5121                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       520771                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  929136832300                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      2482994                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    330584147                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst    137899773                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      468483920                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    330584147                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst    137899773                       # number of overall hits
system.cpu10.icache.overall_hits::total     468483920                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          211                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          211                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          211                       # number of overall misses
system.cpu10.icache.overall_misses::total          211                       # number of overall misses
system.cpu10.icache.demand_accesses::.cpu10.inst    330584358                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst    137899773                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    468484131                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    330584358                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst    137899773                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    468484131                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    330584147                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst    137899773                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     468483920                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          211                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    330584358                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst    137899773                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    468484131                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         188.660760                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         468484131                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             211                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        2220303.938389                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206955121808                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   188.660760                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.302341                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.302341                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.338141                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     18270881320                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    18270881320                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    152203146                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     63987594                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      216190740                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    152203146                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     63987594                       # number of overall hits
system.cpu10.dcache.overall_hits::total     216190740                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      9606669                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      4064825                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     13671494                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      9606669                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      4064825                       # number of overall misses
system.cpu10.dcache.overall_misses::total     13671494                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 348137703836                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 348137703836                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 348137703836                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 348137703836                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    161809815                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     68052419                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    229862234                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    161809815                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     68052419                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    229862234                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.059370                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.059731                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.059477                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.059370                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.059731                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.059477                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 85646.418686                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 25464.495968                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 85646.418686                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 25464.495968                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      3086745                       # number of writebacks
system.cpu10.dcache.writebacks::total         3086745                       # number of writebacks
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      4064825                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      4064825                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      4064825                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      4064825                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 330034213189                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 330034213189                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 330034213189                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 330034213189                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.059731                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.017684                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.059731                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.017684                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 81192.723718                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 81192.723718                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 81192.723718                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 81192.723718                       # average overall mshr miss latency
system.cpu10.dcache.replacements             13568922                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     86112571                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     36341012                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     122453583                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      7923068                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      3345092                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     11268160                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 306643280076                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 306643280076                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     94035639                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     39686104                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    133721743                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.084256                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.084289                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.084266                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 91669.610305                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 27213.252215                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      3345092                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      3345092                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 291811181650                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 291811181650                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.084289                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.025015                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 87235.622114                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 87235.622114                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66090575                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     27646582                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     93737157                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data      1683601                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data       719733                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      2403334                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data  41494423760                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  41494423760                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67774176                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     28366315                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     96140491                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.024841                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.025373                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.024998                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 57652.523589                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 17265.358772                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       719733                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       719733                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  38223031539                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  38223031539                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.025373                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.007486                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 53107.237738                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 53107.237738                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       533121                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       147498                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       680619                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         4063                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data         1886                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         5949                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data     71834706                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total     71834706                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       537184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       149384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       686568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.007564                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.012625                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.008665                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 38088.391304                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 12075.089259                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         1886                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         1886                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data     63163812                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total     63163812                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.012625                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.002747                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 33490.886532                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33490.886532                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       521944                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       142304                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       664248                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        14753                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data         6854                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        21607                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    151224192                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    151224192                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       536697                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       149158                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       685855                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.027489                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.045951                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.031504                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 22063.640502                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  6998.851854                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data         6854                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total         6854                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    118936549                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    118936549                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.045951                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.009993                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17352.866793                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17352.866793                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data       473290                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       473290                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data       417900                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       417900                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          56.905603                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         231234669                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        13651430                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           16.938494                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206955134310                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    22.857769                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    34.047834                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.357153                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.531997                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.889150                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       244886087                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      244886087                       # Number of data accesses
system.cpu11.numPwrStateTransitions                34                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   99010.687500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  157561.665572                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value        10957                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       436161                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  929137731123                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED      1584171                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    330619571                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst    137844005                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      468463576                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    330619571                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst    137844005                       # number of overall hits
system.cpu11.icache.overall_hits::total     468463576                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          184                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          184                       # number of overall misses
system.cpu11.icache.overall_misses::total          184                       # number of overall misses
system.cpu11.icache.demand_accesses::.cpu11.inst    330619755                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst    137844005                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    468463760                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    330619755                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst    137844005                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    468463760                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    330619571                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst    137844005                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     468463576                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    330619755                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst    137844005                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    468463760                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         164.461516                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         468463760                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        2545998.695652                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206957279296                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   164.461516                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.263560                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.263560                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     18270086824                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    18270086824                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    152111908                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     64032788                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      216144696                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    152111908                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     64032788                       # number of overall hits
system.cpu11.dcache.overall_hits::total     216144696                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      9616452                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      4065873                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     13682325                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      9616452                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      4065873                       # number of overall misses
system.cpu11.dcache.overall_misses::total     13682325                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 348241491868                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 348241491868                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 348241491868                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 348241491868                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    161728360                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     68098661                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    229827021                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    161728360                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     68098661                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    229827021                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.059461                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.059706                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.059533                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.059461                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.059706                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.059533                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 85649.869504                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 25451.923695                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 85649.869504                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 25451.923695                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      3091947                       # number of writebacks
system.cpu11.dcache.writebacks::total         3091947                       # number of writebacks
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      4065873                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      4065873                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      4065873                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      4065873                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 330139906023                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 330139906023                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 330139906023                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 330139906023                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.059706                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.017691                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.059706                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.017691                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 81197.790984                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 81197.790984                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 81197.790984                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 81197.790984                       # average overall mshr miss latency
system.cpu11.dcache.replacements             13579836                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     86048868                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     36376823                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     122425691                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      7930433                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      3345721                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     11276154                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 306742795996                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 306742795996                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     93979301                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     39722544                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    133701845                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.084385                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.084227                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.084338                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 91682.120534                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 27202.785276                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      3345721                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      3345721                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 291911803056                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 291911803056                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.084227                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.025024                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 87249.296357                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 87249.296357                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66063040                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     27655965                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     93719005                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data      1686019                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data       720152                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      2406171                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data  41498695872                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  41498695872                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67749059                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     28376117                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     96125176                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.024886                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.025379                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.025032                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 57624.912341                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 17246.777503                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       720152                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       720152                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  38228102967                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  38228102967                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.025379                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.007492                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 53083.380963                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 53083.380963                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       541738                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       139729                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       681467                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         3976                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data         1765                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         5741                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data     70857764                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total     70857764                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       545714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       141494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       687208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.007286                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.012474                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.008354                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 40146.041926                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 12342.407943                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         1765                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         1765                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data     62784832                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total     62784832                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.012474                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.002568                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 35572.142776                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35572.142776                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       530146                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       134871                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       665017                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        15088                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data         6418                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        21506                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    141799470                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    141799470                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       545234                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       141289                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       686523                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.027673                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.045425                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.031326                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 22094.027734                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6593.484144                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data         6418                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total         6418                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    111575886                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    111575886                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.045425                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.009349                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17384.837333                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17384.837333                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data       357200                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       357200                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data       314552                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       314552                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          56.857854                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         231200761                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        13662311                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           16.922522                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206957291798                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    22.808029                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    34.049826                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.356375                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.532029                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.888404                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       244863063                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      244863063                       # Number of data accesses
system.cpu12.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   229931.777778                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  243557.110761                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value        12108                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       717341                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  929135176522                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED      4138772                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    330576661                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst    137613997                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      468190658                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    330576661                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst    137613997                       # number of overall hits
system.cpu12.icache.overall_hits::total     468190658                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          184                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          184                       # number of overall misses
system.cpu12.icache.overall_misses::total          184                       # number of overall misses
system.cpu12.icache.demand_accesses::.cpu12.inst    330576845                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst    137613997                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    468190842                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    330576845                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst    137613997                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    468190842                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    330576661                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst    137613997                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     468190658                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    330576845                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst    137613997                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    468190842                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         164.462575                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         468190842                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        2544515.445652                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206959201032                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   164.462575                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.263562                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.263562                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     18259443022                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    18259443022                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    152216678                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     63876899                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      216093577                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    152216678                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     63876899                       # number of overall hits
system.cpu12.dcache.overall_hits::total     216093577                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      9604340                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      4073616                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     13677956                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      9604340                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      4073616                       # number of overall misses
system.cpu12.dcache.overall_misses::total     13677956                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 349583469050                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 349583469050                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 349583469050                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 349583469050                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    161821018                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     67950515                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    229771533                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    161821018                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     67950515                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    229771533                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.059352                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.059950                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.059529                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.059352                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.059950                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.059529                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 85816.500389                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 25558.165931                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 85816.500389                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 25558.165931                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      3092156                       # number of writebacks
system.cpu12.dcache.writebacks::total         3092156                       # number of writebacks
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      4073616                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      4073616                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      4073616                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      4073616                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 331440043535                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 331440043535                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 331440043535                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 331440043535                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.059950                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.017729                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.059950                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.017729                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 81362.613348                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 81362.613348                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 81362.613348                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 81362.613348                       # average overall mshr miss latency
system.cpu12.dcache.replacements             13577350                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     86125586                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     36279928                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     122405514                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      7919861                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      3352194                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     11272055                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 307288388634                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 307288388634                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     94045447                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     39632122                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    133677569                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.084213                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.084583                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.084323                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 91667.841609                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 27261.079602                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      3352194                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      3352194                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 292423503774                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 292423503774                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.084583                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025077                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 87233.466731                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 87233.466731                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66091092                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     27596971                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     93688063                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data      1684479                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data       721422                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      2405901                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  42295080416                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  42295080416                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67775571                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     28318393                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     96093964                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.024854                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.025475                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.025037                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 58627.378173                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 17579.726022                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       721422                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       721422                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  39016539761                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  39016539761                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.025475                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.007507                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 54082.824978                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 54082.824978                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       531932                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       143458                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       675390                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         4038                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data         1796                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         5834                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data     71281046                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total     71281046                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       535970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       145254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       681224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.007534                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.012365                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.008564                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 39688.778396                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 12218.211519                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         1796                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         1796                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data     63087184                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total     63087184                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.012365                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.002636                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 35126.494432                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35126.494432                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       520767                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       138573                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       659340                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        14679                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data         6484                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        21163                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    143360434                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    143360434                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       535446                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       145057                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       680503                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.027415                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.044700                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.031099                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 22109.875694                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6774.107357                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data         6484                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total         6484                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    112790295                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    112790295                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.044700                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.009528                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17395.171962                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17395.171962                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data       364344                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       364344                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data       323816                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       323816                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          56.857844                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         231133271                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        13658367                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           16.922467                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206959213534                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    22.801260                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    34.056584                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.356270                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.532134                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.888404                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       244791627                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      244791627                       # Number of data accesses
system.cpu13.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   181172.333333                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  224006.788482                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value        12763                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       676208                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  929136597709                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED      2717585                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    330593318                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst    137688329                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      468281647                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    330593318                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst    137688329                       # number of overall hits
system.cpu13.icache.overall_hits::total     468281647                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          184                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          184                       # number of overall misses
system.cpu13.icache.overall_misses::total          184                       # number of overall misses
system.cpu13.icache.demand_accesses::.cpu13.inst    330593502                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst    137688329                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    468281831                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    330593502                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst    137688329                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    468281831                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    330593318                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst    137688329                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     468281647                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    330593502                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst    137688329                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    468281831                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         164.460404                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         468281831                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        2545009.951087                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206961162060                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   164.460404                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.263558                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.263558                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     18262991593                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    18262991593                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    152171142                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     63886272                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      216057414                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    152171142                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     63886272                       # number of overall hits
system.cpu13.dcache.overall_hits::total     216057414                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      9619215                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      4067707                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     13686922                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      9619215                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      4067707                       # number of overall misses
system.cpu13.dcache.overall_misses::total     13686922                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 349273960608                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 349273960608                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 349273960608                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 349273960608                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    161790357                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     67953979                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    229744336                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    161790357                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     67953979                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    229744336                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.059455                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.059860                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.059575                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.059455                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.059860                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.059575                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 85865.073519                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 25518.809898                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 85865.073519                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 25518.809898                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      3088683                       # number of writebacks
system.cpu13.dcache.writebacks::total         3088683                       # number of writebacks
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      4067707                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      4067707                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      4067707                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      4067707                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 331158690104                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 331158690104                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 331158690104                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 331158690104                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.059860                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.017705                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.059860                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.017705                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 81411.638081                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 81411.638081                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 81411.638081                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 81411.638081                       # average overall mshr miss latency
system.cpu13.dcache.replacements             13583754                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     86088971                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     36279856                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     122368827                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      7935300                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      3346516                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     11281816                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 306947668056                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 306947668056                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     94024271                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     39626372                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    133650643                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.084396                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.084452                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.084413                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 91721.559991                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 27207.292519                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      3346516                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      3346516                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 292110093888                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 292110093888                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.084452                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.025039                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 87287.822287                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 87287.822287                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66082171                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     27606416                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     93688587                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data      1683915                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data       721191                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      2405106                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data  42326292552                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  42326292552                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67766086                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     28327607                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     96093693                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.024849                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.025459                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.025029                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 58689.435326                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 17598.514391                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       721191                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       721191                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  39048596216                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  39048596216                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.025459                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.007505                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 54144.597223                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 54144.597223                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       535405                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       146742                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       682147                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         4083                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data         1776                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         5859                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data     62706460                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total     62706460                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       539488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       148518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       688006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.007568                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.011958                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.008516                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 35307.691441                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 10702.587472                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         1776                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         1776                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data     54575796                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total     54575796                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.011958                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 30729.614865                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30729.614865                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       524177                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       141616                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       665793                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        14790                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data         6685                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        21475                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    147328926                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    147328926                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       538967                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       148301                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       687268                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.027441                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.045077                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.031247                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 22038.732386                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  6860.485495                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data         6685                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total         6685                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    115874342                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    115874342                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.045077                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.009727                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17333.484218                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17333.484218                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data       901930                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       901930                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data       799118                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       799118                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          56.841433                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         231119633                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        13666760                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           16.911077                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206961174562                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    22.806908                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    34.034526                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.356358                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.531789                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.888147                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       244786370                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      244786370                       # Number of data accesses
system.switch_cpus18.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus18.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  929139315294                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   2000204364                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst    896112532                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2896316896                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   2000204364                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst    896112532                       # number of overall hits
system.cpu18.icache.overall_hits::total    2896316896                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          874                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          874                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          874                       # number of overall misses
system.cpu18.icache.overall_misses::total          874                       # number of overall misses
system.cpu18.icache.demand_accesses::.cpu18.inst   2000205238                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst    896112532                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2896317770                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   2000205238                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst    896112532                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2896317770                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu18.icache.writebacks::total             250                       # number of writebacks
system.cpu18.icache.replacements                  250                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   2000204364                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst    896112532                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2896316896                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          874                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst    896112532                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2896317770                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.933965                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2896317770                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             874                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        3313864.725400                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   623.933965                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.999894                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses    112956393904                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses   112956393904                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    633374898                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    283882240                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total      917257138                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    633374898                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    283882240                       # number of overall hits
system.cpu18.dcache.overall_hits::total     917257138                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      6166974                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data      2626682                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total      8793656                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      6166974                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data      2626682                       # number of overall misses
system.cpu18.dcache.overall_misses::total      8793656                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data  77217521721                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total  77217521721                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data  77217521721                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total  77217521721                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    639541872                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    286508922                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total    926050794                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    639541872                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    286508922                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total    926050794                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.009643                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.009168                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.009496                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.009643                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.009168                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.009496                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data 29397.362041                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total  8781.048715                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data 29397.362041                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total  8781.048715                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      2507436                       # number of writebacks
system.cpu18.dcache.writebacks::total         2507436                       # number of writebacks
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      2626682                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      2626682                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      2626682                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      2626682                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data  75026868933                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total  75026868933                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data  75026868933                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total  75026868933                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.009168                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.002836                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.009168                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.002836                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 28563.362041                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 28563.362041                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 28563.362041                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 28563.362041                       # average overall mshr miss latency
system.cpu18.dcache.replacements              8793504                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    453489019                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data    204508007                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     657997026                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      5828617                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data      2579632                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total      8408249                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data  74985930375                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total  74985930375                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data    207087639                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    666405275                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.012690                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.012457                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.012617                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data 29068.460298                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total  8918.138649                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      2579632                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      2579632                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data  72834517287                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total  72834517287                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.012457                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.003871                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 28234.460298                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 28234.460298                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    179885879                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data     79374233                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    259260112                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data       338357                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data        47050                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total       385407                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data   2231591346                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total   2231591346                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data     79421283                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    259645519                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.001877                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000592                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.001484                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 47430.209267                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total  5790.220069                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data        47050                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total        47050                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data   2192351646                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total   2192351646                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 46596.209267                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 46596.209267                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     13495618                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data      6078743                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     19574361                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data           73                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data           31                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data       339438                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       339438                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data      6078774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     19574465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 10949.612903                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total  3263.826923                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data           31                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     13495691                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data      6078774                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     19574465                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data      6078774                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     19574465                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.999312                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs         965199724                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs         8793760                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          109.759616                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   136.740906                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data   119.258406                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.534144                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.465853                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     30895184928                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    30895184928                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 198003.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 278545.488289                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        35587                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       920284                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 1057162794521                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      2376039                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 942834829440                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           37                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 208704.444444                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 383645.250491                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value         9794                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value      1317354                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           18                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 1068211413740                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      3756680                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 931784829580                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 284843.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 331431.629145                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        35570                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value      1010596                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 917288194106                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      3418122                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 1082708387772                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           29                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 352163.857143                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 498241.657216                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        39990                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value      1508001                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 1050427963274                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      4930294                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 949567106432                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           27                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 361262.615385                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 509879.628102                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value         8858                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value      1370780                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 1066941715680                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      4696414                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 933053587906                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           29                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 622323.571429                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 652005.262096                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        36226                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value      1686553                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 1007477078458                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      8712530                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 992514209012                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           17                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 505222.625000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 596110.234503                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        37272                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value      1629282                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 1033759976265                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      4041781                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 966235981954                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         2387                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1193                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 271747.274099                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 168577.960361                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows            1      0.08%      0.08% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1192     99.92%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          366                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value      1072219                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1193                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1070098071102                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    324194498                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 929577734400                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 177906.916667                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 305953.930914                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        35299                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value      1136613                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 943501559893                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      2134883                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 1056496305224                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           33                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 472360.812500                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 692067.909109                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        35305                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value      1963730                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           16                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 936764844097                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      7557773                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 1063227598130                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           21                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean        83273                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 53254.390534                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        37255                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       185964                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 1035148285468                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED       832730                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 964850881802                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           13                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean       239395                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 307839.905896                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        37271                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       845803                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 648103496808                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      1436370                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 1351895066822                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 527278.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 670497.795830                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value        35562                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value      1843398                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON 882180052872                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED      6327346                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 1117813619782                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           29                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 518006.428571                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 640617.507009                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        37566                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value      2083912                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 884061677502                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      7252090                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 1115931070408                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    174948.230769                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   201231.786629                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         4885                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       635967                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   929137040967                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      2274327                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    330604080                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst    137977896                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       468581976                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    330604080                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst    137977896                       # number of overall hits
system.cpu8.icache.overall_hits::total      468581976                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          185                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          185                       # number of overall misses
system.cpu8.icache.overall_misses::total          185                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu08.inst    330604265                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst    137977896                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    468582161                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    330604265                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst    137977896                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    468582161                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    330604080                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst    137977896                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      468581976                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    330604265                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst    137977896                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    468582161                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          165.346914                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          468582161                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         2532876.545946                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206951197966                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   165.346914                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.264979                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.264979                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      18274704464                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     18274704464                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    152180685                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     64124930                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       216305615                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    152180685                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     64124930                       # number of overall hits
system.cpu8.dcache.overall_hits::total      216305615                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      9587632                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      4047658                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      13635290                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      9587632                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      4047658                       # number of overall misses
system.cpu8.dcache.overall_misses::total     13635290                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 347464280034                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 347464280034                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 347464280034                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 347464280034                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    161768317                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     68172588                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    229940905                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    161768317                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     68172588                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    229940905                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.059268                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.059374                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.059299                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.059268                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.059374                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.059299                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 85843.290128                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 25482.720209                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 85843.290128                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 25482.720209                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      3070369                       # number of writebacks
system.cpu8.dcache.writebacks::total          3070369                       # number of writebacks
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      4047658                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      4047658                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      4047658                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      4047658                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 329445917936                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 329445917936                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 329445917936                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 329445917936                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.059374                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.017603                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.059374                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.017603                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 81391.737626                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 81391.737626                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 81391.737626                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 81391.737626                       # average overall mshr miss latency
system.cpu8.dcache.replacements              13533784                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     86093538                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     36433361                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      122526899                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      7909090                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      3330723                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     11239813                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 305647563644                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 305647563644                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     94002628                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     39764084                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    133766712                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.084137                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.083762                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.084025                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 91766.131151                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 27193.296156                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      3330723                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      3330723                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 290884885546                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 290884885546                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.083762                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.024899                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 87333.856807                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 87333.856807                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66087147                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     27691569                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      93778716                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data      1678542                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data       716935                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      2395477                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  41816716390                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  41816716390                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67765689                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     28408504                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     96174193                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.024770                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.025237                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.024908                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 58327.067851                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 17456.530115                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       716935                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       716935                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  38561032390                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  38561032390                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.025237                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.007455                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 53785.953245                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 53785.953245                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       538540                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       139676                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       678216                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         4041                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data         1781                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total         5822                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data     67142884                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total     67142884                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       542581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       141457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       684038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.007448                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.012590                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.008511                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 37699.541830                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 11532.614909                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         1781                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         1781                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data     58998438                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total     58998438                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.012590                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 33126.579450                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33126.579450                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       527165                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       134881                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       662046                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        14923                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data         6372                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        21295                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    140524266                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    140524266                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       542088                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       141253                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       683341                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.027529                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.045111                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.031163                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 22053.400188                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  6598.932425                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data         6372                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total         6372                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    110432069                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    110432069                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.045111                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.009325                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17330.833176                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17330.833176                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data       351842                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total       351842                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data       311446                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total       311446                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           56.860910                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          231308293                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         13615584                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            16.988496                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206951210468                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    22.808530                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    34.052380                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.356383                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.532068                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.888452                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        244923868                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       244923868                       # Number of data accesses
system.cpu9.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    146764.117647                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   193653.452087                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5837                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       692062                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   929136820304                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED      2494990                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    330580228                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst    137600535                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       468180763                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    330580228                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst    137600535                       # number of overall hits
system.cpu9.icache.overall_hits::total      468180763                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          185                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          185                       # number of overall misses
system.cpu9.icache.overall_misses::total          185                       # number of overall misses
system.cpu9.icache.demand_accesses::.cpu09.inst    330580413                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst    137600535                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    468180948                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    330580413                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst    137600535                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    468180948                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    330580228                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst    137600535                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      468180763                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          185                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    330580413                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst    137600535                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    468180948                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          165.355790                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          468180948                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         2530707.827027                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206953158994                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   165.355790                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.264993                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.264993                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      18259057157                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     18259057157                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    152206867                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     63906744                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       216113611                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    152206867                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     63906744                       # number of overall hits
system.cpu9.dcache.overall_hits::total      216113611                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      9608321                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      4072670                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      13680991                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      9608321                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      4072670                       # number of overall misses
system.cpu9.dcache.overall_misses::total     13680991                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 349568457720                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 349568457720                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 349568457720                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 349568457720                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    161815188                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     67979414                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    229794602                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    161815188                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     67979414                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    229794602                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.059378                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.059910                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.059536                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.059378                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.059910                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.059536                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 85832.747981                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 25551.398851                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 85832.747981                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 25551.398851                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      3089564                       # number of writebacks
system.cpu9.dcache.writebacks::total          3089564                       # number of writebacks
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      4072670                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      4072670                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      4072670                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      4072670                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 331433106288                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 331433106288                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 331433106288                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 331433106288                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.059910                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.017723                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.059910                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.017723                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 81379.808894                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 81379.808894                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 81379.808894                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 81379.808894                       # average overall mshr miss latency
system.cpu9.dcache.replacements              13581638                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     86114673                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     36300558                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      122415231                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      7924158                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      3351443                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     11275601                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 307498106112                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 307498106112                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     94038831                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     39652001                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    133690832                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.084265                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.084521                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.084341                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 91750.958054                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 27271.105648                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      3351443                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      3351443                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 292639645430                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 292639645430                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.084521                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.025069                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 87317.506349                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 87317.506349                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66092194                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     27606186                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      93698380                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data      1684163                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       721227                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      2405390                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data  42070351608                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total  42070351608                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67776357                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     28327413                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     96103770                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.024849                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.025460                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.025029                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 58331.637068                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 17490.033470                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       721227                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       721227                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  38793460858                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  38793460858                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.025460                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.007505                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 53788.142787                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 53788.142787                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       532764                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       139638                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       672402                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         3928                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data         1779                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total         5707                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data     68873518                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total     68873518                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       536692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       141417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       678109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.007319                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.012580                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.008416                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 38714.737493                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 12068.252672                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         1779                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         1779                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data     60739262                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total     60739262                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.012580                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 34142.362001                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34142.362001                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       521688                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       134947                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       656635                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        14555                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data         6281                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        20836                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    139049030                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    139049030                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       536243                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       141228                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       677471                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.027143                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.044474                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.030756                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 22138.040121                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  6673.499232                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data         6281                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total         6281                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    109473347                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    109473347                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.044474                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.009271                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17429.286260                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17429.286260                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data       330410                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total       330410                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data       293140                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total       293140                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           56.854437                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          231150191                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         13661727                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            16.919544                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206953171496                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    22.803755                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    34.050681                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.356309                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.532042                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.888351                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        244811909                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       244811909                       # Number of data accesses
system.cpu6.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    134784.631579                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   194598.323855                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         4218                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       572439                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   929136754386                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED      2560908                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    330580235                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst    137775695                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       468355930                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    330580235                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst    137775695                       # number of overall hits
system.cpu6.icache.overall_hits::total      468355930                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          212                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           212                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          212                       # number of overall misses
system.cpu6.icache.overall_misses::total          212                       # number of overall misses
system.cpu6.icache.demand_accesses::.cpu06.inst    330580447                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst    137775695                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    468356142                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    330580447                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst    137775695                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    468356142                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    330580235                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst    137775695                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      468355930                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          212                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    330580447                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst    137775695                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    468356142                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          189.562692                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          468356142                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              212                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         2209227.084906                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206947115170                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   189.562692                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.303786                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.303786                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.339744                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      18265889750                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     18265889750                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    152227338                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     63929452                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       216156790                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    152227338                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     63929452                       # number of overall hits
system.cpu6.dcache.overall_hits::total      216156790                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      9598315                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      4075847                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      13674162                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      9598315                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      4075847                       # number of overall misses
system.cpu6.dcache.overall_misses::total     13674162                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 348794110630                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 348794110630                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 348794110630                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 348794110630                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    161825653                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     68005299                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    229830952                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    161825653                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     68005299                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    229830952                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.059313                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.059934                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.059497                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.059313                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.059934                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.059497                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 85575.859602                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 25507.530965                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 85575.859602                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 25507.530965                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      3090086                       # number of writebacks
system.cpu6.dcache.writebacks::total          3090086                       # number of writebacks
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      4075847                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      4075847                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      4075847                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      4075847                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 330641976963                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 330641976963                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 330641976963                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 330641976963                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.059934                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.017734                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.059934                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.017734                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 81122.273962                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 81122.273962                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 81122.273962                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 81122.273962                       # average overall mshr miss latency
system.cpu6.dcache.replacements              13573165                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     86134591                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     36304998                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      122439589                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      7916080                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      3354161                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     11270241                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 307232279658                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 307232279658                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     94050671                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     39659159                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    133709830                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.084168                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.084575                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.084289                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 91597.356137                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 27260.488898                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      3354161                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      3354161                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 292358115182                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 292358115182                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.084575                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.025085                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 87162.815137                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87162.815137                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66092747                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     27624454                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      93717201                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data      1682235                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data       721686                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      2403921                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data  41561830972                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  41561830972                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67774982                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     28346140                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     96121122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.024821                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.025460                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.025009                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 57589.908869                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 17289.183368                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       721686                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       721686                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  38283861781                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  38283861781                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.025460                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.007508                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 53047.809963                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 53047.809963                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       529867                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       145944                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       675811                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         3971                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data         1802                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         5773                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data     70939920                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     70939920                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       533838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       147746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       681584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.007439                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.012197                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.008470                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 39367.325194                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 12288.224493                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         1802                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         1802                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data     62653932                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     62653932                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.012197                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.002644                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 34769.107658                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34769.107658                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       518923                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       140843                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       659766                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        14452                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data         6678                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        21130                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    147425370                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    147425370                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       533375                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       147521                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       680896                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.027095                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.045268                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.031033                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 22076.275831                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  6977.064363                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data         6678                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6678                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    116000149                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    116000149                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.045268                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.009808                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17370.492513                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17370.492513                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data       262542                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       262542                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data       229656                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       229656                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           56.949607                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          231193439                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         13654572                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            16.931577                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206947127672                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    22.908962                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    34.040645                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.357953                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.531885                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.889838                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        244848004                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       244848004                       # Number of data accesses
system.cpu7.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    120494.066667                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   173117.787203                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         7024                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       603668                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   929137507883                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      1807411                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    330575815                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst    137981456                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       468557271                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    330575815                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst    137981456                       # number of overall hits
system.cpu7.icache.overall_hits::total      468557271                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          186                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           186                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          186                       # number of overall misses
system.cpu7.icache.overall_misses::total          186                       # number of overall misses
system.cpu7.icache.demand_accesses::.cpu07.inst    330576001                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst    137981456                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    468557457                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    330576001                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst    137981456                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    468557457                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    330575815                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst    137981456                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      468557271                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          186                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          186                       # number of ReadReq misses
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    330576001                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst    137981456                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    468557457                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          166.251709                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          468557457                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              186                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         2519126.112903                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206949236938                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   166.251709                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.266429                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.266429                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.298077                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      18273741009                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     18273741009                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    152237774                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     64033675                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       216271449                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    152237774                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     64033675                       # number of overall hits
system.cpu7.dcache.overall_hits::total      216271449                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      9585121                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      4057181                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      13642302                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      9585121                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      4057181                       # number of overall misses
system.cpu7.dcache.overall_misses::total     13642302                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 347680409252                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 347680409252                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 347680409252                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 347680409252                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    161822895                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     68090856                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    229913751                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    161822895                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     68090856                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    229913751                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.059232                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.059585                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.059337                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.059232                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.059585                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.059337                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 85695.069866                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 25485.464935                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 85695.069866                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 25485.464935                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      3079982                       # number of writebacks
system.cpu7.dcache.writebacks::total          3079982                       # number of writebacks
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      4057181                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      4057181                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      4057181                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      4057181                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 329612706535                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 329612706535                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 329612706535                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 329612706535                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.059585                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.017647                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.059585                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.017647                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 81241.804725                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 81241.804725                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 81241.804725                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 81241.804725                       # average overall mshr miss latency
system.cpu7.dcache.replacements              13541413                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     86139140                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     36362953                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      122502093                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      7902784                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      3338204                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     11240988                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 306006944350                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 306006944350                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     94041924                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     39701157                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    133743081                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.084035                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.084083                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.084049                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 91668.137822                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 27222.424252                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      3338204                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      3338204                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 291206838642                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 291206838642                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.084083                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.024960                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 87234.584418                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87234.584418                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66098634                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     27670722                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      93769356                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data      1682337                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data       718977                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      2401314                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data  41673464902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  41673464902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67780971                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     28389699                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     96170670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.024820                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.025325                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.024969                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 57962.166943                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 17354.442152                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       718977                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       718977                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  38405867893                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  38405867893                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.025325                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 53417.380379                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 53417.380379                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       531323                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       148272                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       679595                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         3944                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data         1803                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         5747                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data     72056170                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     72056170                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       535267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       150075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       685342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.007368                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.012014                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.008386                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 39964.597892                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 12538.049417                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         1803                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         1803                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data     63773992                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     63773992                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.012014                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.002631                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 35371.043816                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35371.043816                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       520460                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       143142                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       663602                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        14312                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data         6706                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        21018                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    147814718                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    147814718                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       534772                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       149848                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       684620                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.026763                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.044752                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.030700                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 22042.158962                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  7032.768008                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data         6706                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         6706                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    116261632                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    116261632                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.044752                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.009795                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17336.956755                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17336.956755                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data       610812                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       610812                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data       537242                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       537242                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           56.835047                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          231283729                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         13622878                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            16.977597                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206949249440                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    22.799203                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    34.035843                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.356238                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.531810                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.888048                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        244906591                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       244906591                       # Number of data accesses
system.cpu4.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    295773.333333                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   247114.565589                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         5240                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       778820                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   929134878694                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED      4436600                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    330590699                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst    137838600                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       468429299                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    330590699                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst    137838600                       # number of overall hits
system.cpu4.icache.overall_hits::total      468429299                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          214                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          214                       # number of overall misses
system.cpu4.icache.overall_misses::total          214                       # number of overall misses
system.cpu4.icache.demand_accesses::.cpu04.inst    330590913                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst    137838600                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    468429513                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    330590913                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst    137838600                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    468429513                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    330590699                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst    137838600                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      468429299                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    330590913                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst    137838600                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    468429513                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          191.357708                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          468429513                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         2188922.957944                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206943035946                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   191.357708                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.306663                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.306663                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      18268751221                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     18268751221                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    152223506                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     64014030                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       216237536                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    152223506                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     64014030                       # number of overall hits
system.cpu4.dcache.overall_hits::total      216237536                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      9588397                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      4068710                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      13657107                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      9588397                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      4068710                       # number of overall misses
system.cpu4.dcache.overall_misses::total     13657107                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 348324606950                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 348324606950                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 348324606950                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 348324606950                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    161811903                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     68082740                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    229894643                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    161811903                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     68082740                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    229894643                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.059256                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.059761                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.059406                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.059256                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.059761                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.059406                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 85610.576067                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 25505.006803                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 85610.576067                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 25505.006803                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      3079094                       # number of writebacks
system.cpu4.dcache.writebacks::total          3079094                       # number of writebacks
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      4068710                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      4068710                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      4068710                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      4068710                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 330203215774                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 330203215774                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 330203215774                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 330203215774                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.059761                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.017698                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.059761                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.017698                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 81156.734143                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 81156.734143                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 81156.734143                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 81156.734143                       # average overall mshr miss latency
system.cpu4.dcache.replacements              13556952                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     86136923                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     36368452                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      122505375                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      7907811                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      3347718                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     11255529                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 307118391796                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 307118391796                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     94044734                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     39716170                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    133760904                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.084086                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.084291                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084147                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 91739.624364                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 27286.002443                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      3347718                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      3347718                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 292272736352                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 292272736352                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.084291                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.025028                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 87305.064630                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87305.064630                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66086583                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     27645578                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      93732161                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data      1680586                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data       720992                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      2401578                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data  41206215154                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  41206215154                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67767169                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     28366570                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     96133739                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.024799                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.025417                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.024982                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 57152.111471                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 17157.974946                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       720992                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       720992                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data  37930479422                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  37930479422                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.025417                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.007500                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 52608.738269                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 52608.738269                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data       532102                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       140404                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       672506                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         3984                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data         1801                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         5785                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data     74106498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     74106498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data       536086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       142205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       678291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.007432                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.012665                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.008529                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 41147.416991                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12810.112014                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         1801                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1801                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data     65863276                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     65863276                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.012665                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.002655                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 36570.392004                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36570.392004                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data       521109                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       135623                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       656732                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        14486                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data         6365                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        20851                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    140570702                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    140570702                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data       535595                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       141988                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       677583                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.027047                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.044828                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.030773                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 22084.949254                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  6741.676754                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data         6365                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         6365                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    110597165                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    110597165                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.044828                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.009394                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17375.831108                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17375.831108                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data       387562                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       387562                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data       341268                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       341268                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           56.970003                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          231250527                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         13637778                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            16.956613                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206943048448                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    22.919138                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    34.050865                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.358112                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.532045                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.890156                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        244888295                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       244888295                       # Number of data accesses
system.cpu5.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    159105.650000                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   172210.683296                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value        12997                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       595045                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   929136133181                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED      3182113                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    330611205                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst    137950341                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       468561546                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    330611205                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst    137950341                       # number of overall hits
system.cpu5.icache.overall_hits::total      468561546                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          214                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          214                       # number of overall misses
system.cpu5.icache.overall_misses::total          214                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu05.inst    330611419                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst    137950341                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    468561760                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    330611419                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst    137950341                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    468561760                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    330611205                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst    137950341                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      468561546                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          214                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    330611419                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst    137950341                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    468561760                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          191.352732                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          468561760                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         2189540.934579                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206945155928                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   191.352732                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.306655                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.306655                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      18273908854                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     18273908854                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    152177568                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     64091825                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       216269393                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    152177568                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     64091825                       # number of overall hits
system.cpu5.dcache.overall_hits::total      216269393                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      9576766                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      4061092                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      13637858                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      9576766                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      4061092                       # number of overall misses
system.cpu5.dcache.overall_misses::total     13637858                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 347659361242                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 347659361242                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 347659361242                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 347659361242                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    161754334                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     68152917                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    229907251                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    161754334                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     68152917                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    229907251                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.059206                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.059588                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.059319                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.059206                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.059588                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.059319                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 85607.359115                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 25492.226216                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 85607.359115                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 25492.226216                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      3074051                       # number of writebacks
system.cpu5.dcache.writebacks::total          3074051                       # number of writebacks
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      4061092                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      4061092                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      4061092                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      4061092                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 329577945863                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 329577945863                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 329577945863                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 329577945863                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.059588                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017664                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.059588                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.017664                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 81155.006058                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 81155.006058                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 81155.006058                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 81155.006058                       # average overall mshr miss latency
system.cpu5.dcache.replacements              13536731                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     86097109                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     36413694                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      122510803                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      7899487                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      3340234                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     11239721                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 306425814930                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 306425814930                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     93996596                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     39753928                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    133750524                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.084040                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.084023                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.084035                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 91737.828826                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 27262.759897                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      3340234                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      3340234                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 291619752854                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 291619752854                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.084023                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.024974                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 87305.186659                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87305.186659                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66080459                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     27678131                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      93758590                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data      1677279                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data       720858                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      2398137                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data  41233546312                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  41233546312                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67757738                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     28398989                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     96156727                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.024754                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.025383                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.024940                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 57200.650214                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 17193.991132                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       720858                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       720858                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data  37958193009                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  37958193009                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.025383                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.007497                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 52656.962965                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 52656.962965                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data       539352                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       139939                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       679291                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         3996                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data         1776                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5772                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data     70043348                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     70043348                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data       543348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       141715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       685063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.007354                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.012532                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.008426                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 39438.822072                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 12135.022176                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         1776                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         1776                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data     61936316                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     61936316                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.012532                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.002592                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 34874.051802                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34874.051802                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data       528028                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       135172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       663200                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        14832                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data         6345                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        21177                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    140175996                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    140175996                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data       542860                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       141517                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       684377                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.027322                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.044836                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.030943                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 22092.355556                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  6619.256552                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data         6345                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         6345                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    110320541                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    110320541                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.044836                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.009271                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17387.004098                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17387.004098                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data       621528                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       621528                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data       551110                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       551110                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           56.961522                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          231276706                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         13618206                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            16.982906                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206945168430                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    22.905683                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    34.055839                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.357901                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.532122                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.890024                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        244894897                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       244894897                       # Number of data accesses
system.cpu2.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    239662.294118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   251242.723034                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14845                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       827238                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   929135241035                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      4074259                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    330578803                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst    137698405                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       468277208                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    330578803                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst    137698405                       # number of overall hits
system.cpu2.icache.overall_hits::total      468277208                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          213                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           213                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          213                       # number of overall misses
system.cpu2.icache.overall_misses::total          213                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu02.inst    330579016                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst    137698405                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    468277421                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    330579016                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst    137698405                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    468277421                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    330578803                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst    137698405                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      468277208                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    330579016                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst    137698405                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    468277421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          190.459562                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          468277421                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              213                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2198485.544601                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206938944220                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   190.459562                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.305224                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.305224                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.341346                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      18262819632                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     18262819632                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    152274244                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     63914722                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       216188966                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    152274244                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     63914722                       # number of overall hits
system.cpu2.dcache.overall_hits::total      216188966                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      9572516                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      4066442                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13638958                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      9572516                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      4066442                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13638958                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 349134997306                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 349134997306                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 349134997306                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 349134997306                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    161846760                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     67981164                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    229827924                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    161846760                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     67981164                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    229827924                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.059146                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.059817                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.059344                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.059146                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.059817                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.059344                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 85857.611471                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25598.362962                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 85857.611471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25598.362962                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3077788                       # number of writebacks
system.cpu2.dcache.writebacks::total          3077788                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      4066442                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4066442                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      4066442                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4066442                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 331025772073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 331025772073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 331025772073                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 331025772073                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.059817                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017693                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.059817                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017693                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 81404.277271                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81404.277271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 81404.277271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81404.277271                       # average overall mshr miss latency
system.cpu2.dcache.replacements              13538361                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     86172782                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     36297345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      122470127                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      7892883                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      3345961                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11238844                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 306878492704                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 306878492704                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     94065665                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     39643306                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    133708971                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.083908                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.084402                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.084055                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 91716.099711                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27305.165256                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      3345961                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3345961                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 292043650486                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 292043650486                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.084402                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.025024                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 87282.443067                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87282.443067                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66101462                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     27617377                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      93718839                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data      1679633                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data       720481                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2400114                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data  42256504602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  42256504602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67781095                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     28337858                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     96118953                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.024780                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.025425                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.024970                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 58650.407994                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 17606.040631                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       720481                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       720481                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  38982121587                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38982121587                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.025425                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.007496                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 54105.689931                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 54105.689931                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       528693                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       144810                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       673503                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         4030                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data         1793                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5823                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data     69845102                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     69845102                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       532723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       146603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       679326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.007565                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.012230                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008572                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 38954.323480                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11994.693800                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         1793                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1793                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data     61621664                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     61621664                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.012230                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002639                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 34367.910764                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34367.910764                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       517604                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       139813                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       657417                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        14619                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data         6596                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        21215                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    145785822                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    145785822                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       532223                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       146409                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       678632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.027468                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.045052                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.031261                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 22102.156155                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6871.827575                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data         6596                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6596                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    114729747                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    114729747                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.045052                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009720                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17393.836719                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17393.836719                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data       271472                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       271472                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data       240134                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       240134                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           56.967125                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          231185891                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         13619451                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.974685                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206938956722                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    22.922169                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    34.044956                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.358159                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.531952                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890111                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        244805333                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       244805333                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    247222.055556                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   270369.342941                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5974                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       733631                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   929134865297                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED      4449997                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    330584217                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst    137989112                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       468573329                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    330584217                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst    137989112                       # number of overall hits
system.cpu3.icache.overall_hits::total      468573329                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          214                       # number of overall misses
system.cpu3.icache.overall_misses::total          214                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu03.inst    330584431                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst    137989112                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    468573543                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    330584431                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst    137989112                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    468573543                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    330584217                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst    137989112                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      468573329                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    330584431                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst    137989112                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    468573543                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          191.342874                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          468573543                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2189595.995327                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206941005264                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   191.342874                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.306639                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.306639                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      18274368391                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     18274368391                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    152192532                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     64068202                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       216260734                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    152192532                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     64068202                       # number of overall hits
system.cpu3.dcache.overall_hits::total      216260734                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      9638893                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      4065481                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      13704374                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      9638893                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      4065481                       # number of overall misses
system.cpu3.dcache.overall_misses::total     13704374                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 347564040636                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 347564040636                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 347564040636                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 347564040636                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    161831425                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     68133683                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    229965108                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    161831425                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     68133683                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    229965108                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.059561                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.059669                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.059593                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.059561                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.059669                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.059593                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 85491.493045                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25361.540822                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 85491.493045                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25361.540822                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      3099018                       # number of writebacks
system.cpu3.dcache.writebacks::total          3099018                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      4065481                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4065481                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      4065481                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4065481                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 329456030761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 329456030761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 329456030761                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 329456030761                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.059669                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017679                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.059669                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017679                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 81037.405109                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81037.405109                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 81037.405109                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81037.405109                       # average overall mshr miss latency
system.cpu3.dcache.replacements              13604058                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     86112991                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     36390883                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      122503874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      7949597                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      3344235                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     11293832                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 306625621894                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 306625621894                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     94062588                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     39735118                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    133797706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.084514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.084163                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.084410                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 91687.821548                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27149.830270                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      3344235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3344235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 291794940878                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 291794940878                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.084163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.024995                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 87253.120931                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87253.120931                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66079541                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     27677319                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      93756860                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data      1689296                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data       721246                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2410542                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data  40938418742                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  40938418742                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67768837                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     28398565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     96167402                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.024927                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.025397                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025066                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 56760.687397                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16983.076313                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       721246                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       721246                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data  37661089883                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  37661089883                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.025397                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007500                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 52216.705372                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52216.705372                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data       529019                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       144138                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       673157                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         3971                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data         1778                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5749                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data     70321964                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     70321964                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data       532990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       145916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       678906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.007450                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.012185                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.008468                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 39551.160855                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12232.034093                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         1778                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1778                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data     62185926                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     62185926                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.012185                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 34975.211474                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34975.211474                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data       518192                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       139108                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       657300                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        14377                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data         6606                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        20983                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    145641156                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    145641156                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data       532569                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       145714                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       678283                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.026996                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.045335                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.030935                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 22046.799273                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6940.911976                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data         6606                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         6606                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    114546933                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    114546933                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.045335                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.009739                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17339.832425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17339.832425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data       614384                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       614384                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data       543776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       543776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           56.970177                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          231322314                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         13684989                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.903361                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206941017766                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    22.919673                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    34.050504                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.358120                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.532039                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.890159                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        245007286                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       245007286                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139315294                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1890151310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    901888003                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2792039313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1890151310                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    901888003                       # number of overall hits
system.cpu0.icache.overall_hits::total     2792039313                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           930                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          928                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::total          930                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst       244362                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       244362                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst       244362                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       244362                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   1890152238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    901888005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2792040243                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1890152238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    901888005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2792040243                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst       122181                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   262.754839                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst       122181                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   262.754839                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu0.icache.writebacks::total              306                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst       242694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       242694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst       242694                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       242694                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst       121347                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       121347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst       121347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       121347                       # average overall mshr miss latency
system.cpu0.icache.replacements                   306                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1890151310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    901888003                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2792039313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          930                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst       244362                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       244362                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1890152238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    901888005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2792040243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst       122181                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   262.754839                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst       242694                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       242694                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst       121347                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       121347                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.934715                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2792040243                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              930                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3002193.809677                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   623.640249                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst     0.294466                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.999423                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.000472                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     108889570407                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    108889570407                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    629575121                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    300269616                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       929844737                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    629575121                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    300269616                       # number of overall hits
system.cpu0.dcache.overall_hits::total      929844737                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      5298483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data      2602028                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7900511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      5298483                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data      2602028                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7900511                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data  63403686987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  63403686987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data  63403686987                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  63403686987                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    634873604                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    302871644                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    937745248                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    634873604                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    302871644                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    937745248                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.008591                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008425                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.008591                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008425                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 24367.027175                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  8025.264060                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 24367.027175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  8025.264060                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3448067                       # number of writebacks
system.cpu0.dcache.writebacks::total          3448067                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      2602028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2602028                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      2602028                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2602028                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  61233595635                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  61233595635                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  61233595635                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  61233595635                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.008591                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002775                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.008591                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002775                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 23533.027175                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23533.027175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 23533.027175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23533.027175                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7907024                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    380044602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    182110082                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      562154684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      4939121                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      2577657                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7516778                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  62803223250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  62803223250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    384983723                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    184687739                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    569671462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.012829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.013957                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013195                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 24364.460923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8355.072246                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      2577657                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2577657                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  60653457312                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  60653457312                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.013957                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 23530.460923                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23530.460923                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    249530519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    118159534                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     367690053                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data       359362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data        24371                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       383733                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data    600463737                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    600463737                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    249889881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    118183905                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    368073786                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.001438                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.000206                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001043                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 24638.452956                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  1564.795670                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data        24371                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        24371                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data    580138323                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    580138323                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.000206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 23804.452956                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23804.452956                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data      5561743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data      3283230                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      8844973                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         4665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data         2104                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6769                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data     22818657                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22818657                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data      5566408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data      3285334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      8851742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000838                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000640                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000765                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 10845.369297                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  3371.052888                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data         2104                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2104                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data     21063921                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     21063921                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000640                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 10011.369297                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10011.369297                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data      5566408                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data      3285334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      8851742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data      5566408                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data      3285334                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      8851742                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          955448732                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7907280                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           120.831529                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   121.111998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   134.887314                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.473094                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.526904                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      30582266704                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     30582266704                       # Number of data accesses
system.cpu1.numPwrStateTransitions               3136                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1567                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    68800.685386                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33628.413617                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1567    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       439703                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1567                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   929031504620                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    107810674                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst   1982628088                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst    872085966                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2854714054                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst   1982628088                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst    872085966                       # number of overall hits
system.cpu1.icache.overall_hits::total     2854714054                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst         1015                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1015                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst         1015                       # number of overall misses
system.cpu1.icache.overall_misses::total         1015                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu01.inst   1982629103                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst    872085966                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2854715069                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst   1982629103                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst    872085966                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2854715069                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          391                       # number of writebacks
system.cpu1.icache.writebacks::total              391                       # number of writebacks
system.cpu1.icache.replacements                   391                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst   1982628088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst    872085966                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2854714054                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst         1015                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1015                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu01.inst   1982629103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst    872085966                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2854715069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.757264                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2854715069                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1015                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2812527.161576                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   623.757264                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.999611                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     111333888706                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    111333888706                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    675652545                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    296202813                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       971855358                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    675652545                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    296202813                       # number of overall hits
system.cpu1.dcache.overall_hits::total      971855358                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      7932619                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      1718167                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9650786                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      7932619                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      1718167                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9650786                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data  71618497749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  71618497749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data  71618497749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  71618497749                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    683585164                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    297920980                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    981506144                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    683585164                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    297920980                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    981506144                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.011604                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.005767                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009833                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.011604                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.005767                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009833                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 41683.083047                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7421.001538                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 41683.083047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7421.001538                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3200096                       # number of writebacks
system.cpu1.dcache.writebacks::total          3200096                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      1718167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1718167                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      1718167                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1718167                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data  70185546471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70185546471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data  70185546471                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70185546471                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.005767                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001751                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.005767                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001751                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 40849.083047                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40849.083047                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 40849.083047                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40849.083047                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8680077                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data    396338759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data    178181349                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      574520108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      6008351                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data      1246316                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7254667                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data  33781395597                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  33781395597                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data    402347110                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data    179427665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    581774775                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.014933                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.006946                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 27105.000335                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4656.505336                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      1246316                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1246316                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data  32741968053                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32741968053                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.006946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002142                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 26271.000335                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26271.000335                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data    279313786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data    118021464                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     397335250                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      1924268                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data       471851                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2396119                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data  37837102152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  37837102152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data    281238054                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data    118493315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    399731369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.006842                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.003982                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005994                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 80188.665812                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15790.994584                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       471851                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       471851                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  37443578418                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  37443578418                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.003982                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001180                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 79354.665812                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79354.665812                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data     25391600                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data     13186280                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     38577880                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         5533                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data         3290                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8823                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data    110866956                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    110866956                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data     25397133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data     13189570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     38586703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.000218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.000249                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000229                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 33698.162918                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12565.675621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data         3290                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3290                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    108123096                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    108123096                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.000249                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 32864.162918                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32864.162918                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data     25241624                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data     13115501                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     38357125                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data       153157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data        72642                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       225799                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data   2518656231                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2518656231                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data     25394781                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data     13188143                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     38582924                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.006031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.005508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.005852                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 34672.176303                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11154.417119                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data        72642                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        72642                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data   2458402233                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   2458402233                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.005508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001883                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 33842.711283                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 33842.711283                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data     17436021                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     17436021                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data     17106591                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     17106591                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.633979                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1058676191                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9200418                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           115.068271                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   137.191119                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data   118.442860                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.535903                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.462667                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998570                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      33886825090                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     33886825090                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           17                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 576123.375000                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 830240.727129                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        37828                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value      2234167                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 988714569109                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      4608987                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 1011280821904                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           29                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 159932.357143                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 264402.062854                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        35131                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       889639                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 914653283611                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      2239053                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 1085344477336                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6920646                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2580267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5306122                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          252619                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        147436                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         382768                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           393234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          392940                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10744206                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      7812396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      5663012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side      7880139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21355553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    462198528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    311932800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side    419923072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1194054912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6439771                       # Total snoops (count)
system.tol2bus.snoopTraffic                 138719104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12791572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.125754                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.331572                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11182983     87.42%     87.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1608587     12.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12791572                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9053285449                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5429786612                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3363820287                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       1282573903                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        5476996125                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           27                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 686722.153846                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 572417.561572                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        35808                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value      1370699                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 979653691176                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      8927388                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 1020337381436                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data     21660800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data     29477120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    219297920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    219382016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    219570688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    219284992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    192678784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    191568000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    190802048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    219901568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    219392384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    219516544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    192472832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    192007424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    192490624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    219956608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    219007744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data    220014464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data     30376704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        3428859392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks   1025949312                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     1025949312                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data       169225                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data       230290                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      1713265                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      1713922                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      1715396                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      1713164                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      1505303                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      1496625                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      1490641                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      1717981                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      1714003                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      1714973                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      1503694                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      1500058                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      1503833                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      1718411                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      1710998                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data      1718863                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data       237318                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           26787964                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      8015229                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           8015229                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst          120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data     20227468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data     27526569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    204786601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    204865132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    205041320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    204774529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    179928899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    178891617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    178176350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    205350305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    204874814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    204990758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    179736575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    179301964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    179753190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    205401703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    204515627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data    205455730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data     28366625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           3201965896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst          120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     958060490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           958060490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     958060490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst          120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data     20227468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data     27526569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    204786601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    204865132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    205041320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    204774529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    179928899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    178891617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    178176350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    205350305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    204874814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    204990758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    179736575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    179301964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    179753190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    205401703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    204515627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data    205455730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data     28366625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          4160026386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  11909033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples    338450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples    454092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   2657560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   2633409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   2642498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   2638720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   2636441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   2606914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   2619480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   2683611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   2652277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   2664362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   2645825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   2627264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   2628682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   2676561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   2665833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples   2649376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples    474631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000046146042                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       714808                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       714808                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           66783575                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          11230945                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   26787964                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   8015229                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 53575928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                16030458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               9979940                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              4121425                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1765223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          4632219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          4407700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           935558                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1221949                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1607763                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           853993                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1310506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          2382678                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          2828439                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1954413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         6721867                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         8668328                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         1690410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          694108                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1920834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           887897                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           698039                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           419682                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           889024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           579272                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1311871                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6          1104092                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           436197                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           826809                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           555751                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          840567                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          683233                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          415852                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          845328                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          579265                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          836125                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      4.15                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     26.77                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                1564943443863                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              217979940000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           2382368218863                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    35896.50                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               54646.50                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                27888659                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                7675730                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.97                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.45                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             53575928                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            16030458                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                8065115                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                8968630                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                7671381                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                7518437                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                3937680                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                3514916                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                1469104                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                1231537                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                 468548                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                 380063                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                142705                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                115381                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                 43797                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                 35248                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                 13529                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                 10724                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                  3898                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                  3015                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                  1019                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                   740                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                   224                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                   175                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                    55                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                    41                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                116208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                136969                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                309455                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                542996                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                628286                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                723386                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                741400                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                759115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                759157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                760373                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                761557                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                764736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                762567                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                754260                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                745878                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                737743                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                731382                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                727744                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                427750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                 10812                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                  4933                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                  1212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                   715                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                   191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                   116                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     19940591                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   178.145030                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   157.233205                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   122.460937                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       319888      1.60%      1.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     14924730     74.85%     76.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      3117434     15.63%     92.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       855714      4.29%     96.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       326650      1.64%     98.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       154073      0.77%     98.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        84046      0.42%     99.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        49878      0.25%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       108178      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     19940591                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       714808                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     60.989757                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    56.489913                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    23.820502                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7             40      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15          1535      0.21%      0.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23        11545      1.62%      1.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31        37906      5.30%      7.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        73408     10.27%     17.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        98000     13.71%     31.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55       104369     14.60%     45.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        96287     13.47%     59.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        81600     11.42%     70.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        63951      8.95%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        47840      6.69%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95        34584      4.84%     91.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103        23487      3.29%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111        15199      2.13%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         9833      1.38%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         6146      0.86%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         3805      0.53%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143         2303      0.32%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151         1243      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          760      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167          448      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175          248      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183          126      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           64      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199           34      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-231            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       714808                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       714808                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.660423                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.607938                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.399406                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          553853     77.48%     77.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           18864      2.64%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           50830      7.11%     87.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           51199      7.16%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           16340      2.29%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21           16162      2.26%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22            3299      0.46%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23            3118      0.44%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             464      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25             490      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              73      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              88      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28              20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       714808                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            2790143232                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              638716160                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              762176256                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             3428859392                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys          1025949312                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     2605.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      711.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  3201.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   958.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       25.92                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   20.36                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   5.56                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860564916                       # Total gap between requests
system.mem_ctrls0.avgGap                     30769.03                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data     21660800                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data     29061888                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    170083840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    168538176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    169119872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    168878080                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    168732224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    166842496                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    167646720                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    171751104                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    169745728                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    170519168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    169332800                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    168144896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    168235648                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    171299904                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    170613312                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data    169560064                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data     30376384                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    762176256                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 119.530020877685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 20227467.783026207238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 27138813.120194818825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 158829101.141849964857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 157385716.374741494656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 157928920.554620146751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 157703128.345182180405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 157566923.886392056942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 155802242.423164367676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 156553249.544338852167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 160386039.428792268038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 158513362.591701567173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 159235622.742854982615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 158127758.744350165129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 157018460.385594815016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 157103207.170397073030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 159964696.105198413134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 159323537.073210507631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 158339984.296418488026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 28366326.669598203152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 711741748.376215815544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data       338450                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data       460580                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      3426530                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      3427844                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      3430792                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      3426328                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      3010606                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      2993250                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      2981282                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      3435962                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      3428006                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      3429946                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      3007388                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      3000116                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      3007666                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      3436822                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      3421996                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data      3437726                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data       474636                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     16030458                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst        97500                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data  20207220014                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data  24861054385                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 145158281689                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 143722594206                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 144128088692                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 143920090323                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 143360403475                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 142941174505                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 142634053201                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 146081838010                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 144911500138                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 144530303768                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 144015320465                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 143587104311                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 143274167872                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 146161233247                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 145209073603                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data 145906910018                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data  27757709441                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 27157668035417                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst     48750.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     59705.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     53977.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     42363.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     41927.99                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     42010.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     42004.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     47618.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     47754.51                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     47843.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     42515.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     42272.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     42137.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     47887.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     47860.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     47636.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     42528.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     42434.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     42442.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     58482.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   1694129.27                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         88566073680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         47073965565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       191788089780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       29142894600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    485926782390                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      2008991520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      929039466015                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       867.563334                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1220307307                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1033882057399                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         53809831740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         28600577280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       119487264540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       33022106280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    484527728220                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      3187092960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      807167269500                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       753.755629                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   4378231900                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1030724132806                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data     21637248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data     30334976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    273537152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    273239680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    273683328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    273145856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    301158144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    300077824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    299923456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    273889536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    273154816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    273480192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    301087488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    300855808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    301708160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    273884288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    273119488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data    274114304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data     30309376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        4622341248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    926026624                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      926026624                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data       169041                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data       236992                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      2137009                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      2134685                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      2138151                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      2133952                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      2352798                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      2344358                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      2343152                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      2139762                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      2134022                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      2136564                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      2352246                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      2350436                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      2357095                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      2139721                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      2133746                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data      2141518                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data       236792                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           36112041                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      7234583                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           7234583                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst          120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data     20205474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data     28327659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    255436730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    255158943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    255573234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    255071327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    281229994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    280221161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    280077007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    255765797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    255079694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    255383540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    281164013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    280947664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    281743615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    255760896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    255046704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data    255975691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data     28303753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           4316473015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst          120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     864749857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           864749857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     864749857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst          120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data     20205474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data     28327659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    255436730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    255158943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    255573234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    255071327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    281229994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    280221161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    280077007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    255765797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    255079694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    255383540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    281164013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    280947664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    281743615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    255760896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    255046704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data    255975691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data     28303753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          5181222872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  10270670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples    338068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples    463584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   3901756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   3878300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   3892669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   3884613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   3917889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   3903592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   3912660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   3886530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   3870069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   3877219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   3920031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   3921286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   3915949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   3891736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   3879019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples   3875757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples    473578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000047609396                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       630940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       630940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           91256524                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           9682409                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   36112043                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   7234583                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 72224086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                14469166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               8619779                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              4198496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           683357                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          6335567                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          9399847                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          2230889                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          4470246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1297087                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1576043                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1593566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8         12449539                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          2449489                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1777293                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         4986025                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         5010564                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         4454193                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1353536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         3537066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           538149                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           339458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           690373                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           541548                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           809908                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1110393                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           743470                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           709566                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           521493                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           801117                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          538961                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          385392                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          681504                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          524509                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          814904                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          519898                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      5.28                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     27.16                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                2373434180928                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              318021535000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           3566014937178                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    37315.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               56065.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                43208466                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                6545926                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.93                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.73                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             72224086                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            14469166                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                7448804                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                8757045                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2               10215499                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3               10480221                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                7507777                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                6959166                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                3912026                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                3359620                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                1655464                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                1357138                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                639945                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                520663                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                252591                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                208382                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                105752                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                 88568                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                 45744                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                 37921                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                 18950                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                 15283                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                  7092                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                  5437                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                  2230                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                  1658                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                   627                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                   442                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                   134                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                    87                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                    22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                    14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 39068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 48528                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                161486                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                453130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                516391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                632007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                644281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                666535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                665974                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                667341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                665735                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                667272                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                667078                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                664098                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                660077                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                654501                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                649320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                645683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                474771                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                 15360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                  8559                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                  1758                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                  1176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                   272                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                   176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     24120545                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   196.015227                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   165.106116                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   163.276261                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       222724      0.92%      0.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     17645001     73.15%     74.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      3708386     15.37%     89.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      1120748      4.65%     94.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       469513      1.95%     96.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       248033      1.03%     97.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       153980      0.64%     97.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       104052      0.43%     98.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       448108      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     24120545                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       630940                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    100.808687                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    93.126010                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    40.081056                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15            80      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31         3983      0.63%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47        28711      4.55%      5.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63        74025     11.73%     16.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       102918     16.31%     33.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       106752     16.92%     50.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        93881     14.88%     65.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        74639     11.83%     76.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        54246      8.60%     85.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        36967      5.86%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175        23309      3.69%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191        13881      2.20%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207         8112      1.29%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223         4368      0.69%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239         2440      0.39%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255         1270      0.20%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271          640      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287          346      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303          184      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319          117      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335           43      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::400-415            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-431            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       630940                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       630940                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.278320                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.254842                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.933002                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          567185     89.90%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           10944      1.73%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           17313      2.74%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           23218      3.68%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4429      0.70%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            5976      0.95%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             727      0.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             934      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              83      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25             110      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27              14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       630940                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            4070675648                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              551665856                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              657321152                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             4622341504                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           926026624                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     3801.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      613.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  4316.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   864.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       34.49                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   29.70                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   4.80                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860654938                       # Total gap between requests
system.mem_ctrls1.avgGap                     24704.59                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data     21636352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data     29669376                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    249712384                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    248211200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    249130816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    248615232                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    250744896                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    249829888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    250410240                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    248737920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    247684416                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    248142016                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    250881984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    250962304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    250620736                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    249071104                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    248257216                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data    248048448                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data     30308992                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    657321152                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 119.530020877685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 20204637.549038566649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 27706102.599280308932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 233188488.069815933704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 231786639.984962433577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 232645403.419958174229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 232163936.495862841606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 234152676.983225762844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 233298216.628981649876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 233840165.743641048670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 232278506.020874112844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 231294714.184040307999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 231722034.008678048849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 234280693.635585755110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 234355698.723686516285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 234036732.862974405289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 232589642.665218710899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 231829611.027467966080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 231634657.563416451216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 28303394.113606099039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 613825086.108623504639                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data       338082                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data       473984                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      4274018                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      4269370                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      4276302                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      4267904                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      4705596                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      4688716                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      4686304                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      4279526                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      4268044                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      4273128                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      4704492                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      4700874                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      4714190                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      4279442                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      4267492                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data      4283036                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data       473584                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     14469166                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst       178604                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data  21176111133                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data  27163077108                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 217988513927                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 216971826866                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 217526785013                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 216990373246                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 218722732228                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 218404428964                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 218550598090                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 217377186161                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 216747970461                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 217044890178                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 219551680825                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 219889426202                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 219180598285                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 218597573669                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 217194239345                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data 217707462749                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data  29229284124                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 27479996301845                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst     89302.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     62636.02                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     57308.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     51003.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     50820.57                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     50867.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     50842.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     46481.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     46580.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     46636.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     50794.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     50783.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     50792.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     46668.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     46776.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     46493.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     51080.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     50895.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     50830.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data     61719.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1899210.80                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         93055584300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         49460185665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       257166399420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       24992201160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    486199344420                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      1779470880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      997185854325                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       931.200359                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    795231922                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1034307132784                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         79165199820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         42077282610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       196968338280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       28620555300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    485708609190                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      2192697120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      919265350800                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       858.435989                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   1722220137                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1033380144569                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data      2265866                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus01.data       950371                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data      2152603                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5368840                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data      2265866                       # number of overall hits
system.l2.overall_hits::.switch_cpus01.data       950371                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data      2152603                       # number of overall hits
system.l2.overall_hits::total                 5368840                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data       338266                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.data       616983                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data       474110                       # number of demand (read+write) misses
system.l2.demand_misses::total                1429361                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data       338266                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.data       616983                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data       474110                       # number of overall misses
system.l2.overall_misses::total               1429361                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst       240192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data  38100369681                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.data  54965171803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data  52883025519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     145948807195                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst       240192                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data  38100369681                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.data  54965171803                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data  52883025519                       # number of overall miss cycles
system.l2.overall_miss_latency::total    145948807195                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      2604132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.data      1567354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data      2626713                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6798201                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      2604132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.data      1567354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data      2626713                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6798201                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.129896                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.data     0.393646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.180496                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210256                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.129896                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.data     0.393646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.180496                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210256                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst       120096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 112634.345991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.data 89087.011803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 111541.679186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102107.730094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst       120096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 112634.345991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.data 89087.011803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 111541.679186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102107.730094                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              567038                       # number of writebacks
system.l2.writebacks::total                    567038                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data       338266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.data       616983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data       474110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1429361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data       338266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.data       616983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data       474110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1429361                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst       223159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data  35209910500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.data  49692259734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data  48832507316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 133734900709                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst       223159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data  35209910500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.data  49692259734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data  48832507316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 133734900709                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.129896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.data     0.393646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.180496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210256                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.129896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.data     0.393646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.180496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210256                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 111579.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 104089.416317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.data 80540.727595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 102998.264782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93562.718382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 111579.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 104089.416317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.data 80540.727595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 102998.264782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93562.718382                       # average overall mshr miss latency
system.l2.replacements                        1253875                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2013229                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2013229                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2013229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2013229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus01.data       154103                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             154103                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus01.data   4846098080                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   4846098080                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus01.data       154103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           154103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus01.data 31447.136526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 31447.136526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus01.data       154103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        154103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus01.data   3528905679                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3528905679                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 22899.655938                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22899.655938                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus01.data        72609                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            72609                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus01.data   2367708639                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   2367708639                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus01.data        72609                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          72609                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus01.data 32609.024212                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 32609.024212                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus01.data        72609                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        72609                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus01.data   1750111340                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1750111340                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 24103.228801                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24103.228801                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus01.data           33                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total           33                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus01.data     16593439                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total     16593439                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus01.data           33                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total           33                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus01.data 502831.484848                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 502831.484848                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus01.data           33                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total           33                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus01.data     13220081                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total     13220081                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus01.data 400608.515152                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 400608.515152                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data        21130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus01.data        15579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data        30540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67249                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data         3241                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus01.data       302169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus18.data        16510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              321920                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data    364571424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus01.data  31868842042                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus18.data   1865299797                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34098713263                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data        24371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus01.data       317748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data        47050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            389169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.132986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus01.data     0.950971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus18.data     0.350903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 112487.326134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus01.data 105466.947443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus18.data 112979.999818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105922.941299                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data         3241                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus01.data       302169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus18.data        16510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         321920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data    336931567                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus01.data  29286115520                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus18.data   1724546638                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31347593725                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.132986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus01.data     0.950971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus18.data     0.350903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.827198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 103959.138229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus01.data 96919.655954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus18.data 104454.672199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97376.968579                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus00.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst       240192                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       240192                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst       120096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       120096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst       223159                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       223159                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 111579.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 111579.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      2244736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus01.data       934792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data      2122063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5301591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data       335025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus01.data       314814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data       457600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1107439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data  37735798257                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus01.data  23096329761                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data  51017725722                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111849853740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      2579761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus01.data      1249606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data      2579663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6409030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.129867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus01.data     0.251931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.177388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.172794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 112635.768247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus01.data 73365.002068                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 111489.785232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100998.658834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data       335025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus01.data       314814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data       457600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1107439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data  34872978933                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus01.data  20406144214                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data  47107960678                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102387083825                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.129867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus01.data     0.251931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.177388                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.172794                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 104090.676615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus01.data 64819.684684                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 102945.718265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92453.926424                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32766.685509                       # Cycle average of tags in use
system.l2.tags.total_refs                    30107885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1462678                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.584083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.777851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data    1187.871334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data     619.294892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data    1242.096773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     0.044721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data  8368.456118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.data  9737.410219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data 11578.733601                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.036251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.018899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.037906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.255385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.data     0.297162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.353355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999960                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20665                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 219791286                       # Number of tag accesses
system.l2.tags.data_accesses                219791286                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
