#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000024a0d90 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_000000000242ee50 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_000000000242ee88 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_000000000242eec0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_000000000242eef8 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_000000000242ef30 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_000000000242ef68 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_000000000245bd00 .functor BUFZ 1, L_000000000250e1f0, C4<0>, C4<0>, C4<0>;
o00000000024a3a58 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000250efe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000245b750 .functor XOR 1, o00000000024a3a58, L_000000000250efe0, C4<0>, C4<0>;
L_000000000245bc20 .functor BUFZ 1, L_000000000250e1f0, C4<0>, C4<0>, C4<0>;
o00000000024a39f8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000245b2b0_0 .net "CEN", 0 0, o00000000024a39f8;  0 drivers
o00000000024a3a28 .functor BUFZ 1, C4<z>; HiZ drive
v000000000245b350_0 .net "CIN", 0 0, o00000000024a3a28;  0 drivers
v0000000002459cd0_0 .net "CLK", 0 0, o00000000024a3a58;  0 drivers
L_000000000250ef08 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0000000002459d70_0 .net "COUT", 0 0, L_000000000250ef08;  1 drivers
o00000000024a3ab8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000245a770_0 .net "I0", 0 0, o00000000024a3ab8;  0 drivers
o00000000024a3ae8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000245a810_0 .net "I1", 0 0, o00000000024a3ae8;  0 drivers
o00000000024a3b18 .functor BUFZ 1, C4<z>; HiZ drive
v000000000245a310_0 .net "I2", 0 0, o00000000024a3b18;  0 drivers
o00000000024a3b48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002459e10_0 .net "I3", 0 0, o00000000024a3b48;  0 drivers
v0000000002459c30_0 .net "LO", 0 0, L_000000000245bd00;  1 drivers
v000000000245aef0_0 .net "O", 0 0, L_000000000245bc20;  1 drivers
o00000000024a3bd8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000245b3f0_0 .net "SR", 0 0, o00000000024a3bd8;  0 drivers
v000000000245a950_0 .net *"_s11", 3 0, L_000000000250e3d0;  1 drivers
v000000000245af90_0 .net *"_s15", 1 0, L_000000000250e150;  1 drivers
v0000000002459910_0 .net *"_s17", 1 0, L_000000000250d750;  1 drivers
L_000000000250ef50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002459ff0_0 .net/2u *"_s2", 7 0, L_000000000250ef50;  1 drivers
v0000000002459730_0 .net *"_s21", 0 0, L_000000000250e970;  1 drivers
v00000000024597d0_0 .net *"_s23", 0 0, L_000000000250da70;  1 drivers
v0000000002459af0_0 .net/2u *"_s28", 0 0, L_000000000250efe0;  1 drivers
L_000000000250ef98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002459f50_0 .net/2u *"_s4", 7 0, L_000000000250ef98;  1 drivers
v000000000245a090_0 .net *"_s9", 3 0, L_000000000250ea10;  1 drivers
v000000000244c630_0 .net "lut_o", 0 0, L_000000000250e1f0;  1 drivers
v00000000024f8ce0_0 .net "lut_s1", 1 0, L_000000000250e8d0;  1 drivers
v00000000024f98c0_0 .net "lut_s2", 3 0, L_000000000250df70;  1 drivers
v00000000024f7ca0_0 .net "lut_s3", 7 0, L_000000000250db10;  1 drivers
v00000000024f8560_0 .var "o_reg", 0 0;
v00000000024f8b00_0 .net "polarized_clk", 0 0, L_000000000245b750;  1 drivers
E_000000000247bc10 .event posedge, v000000000245b3f0_0, v00000000024f8b00_0;
E_000000000247c950 .event posedge, v00000000024f8b00_0;
L_000000000250db10 .functor MUXZ 8, L_000000000250ef98, L_000000000250ef50, o00000000024a3b48, C4<>;
L_000000000250ea10 .part L_000000000250db10, 4, 4;
L_000000000250e3d0 .part L_000000000250db10, 0, 4;
L_000000000250df70 .functor MUXZ 4, L_000000000250e3d0, L_000000000250ea10, o00000000024a3b18, C4<>;
L_000000000250e150 .part L_000000000250df70, 2, 2;
L_000000000250d750 .part L_000000000250df70, 0, 2;
L_000000000250e8d0 .functor MUXZ 2, L_000000000250d750, L_000000000250e150, o00000000024a3ae8, C4<>;
L_000000000250e970 .part L_000000000250e8d0, 1, 1;
L_000000000250da70 .part L_000000000250e8d0, 0, 1;
L_000000000250e1f0 .functor MUXZ 1, L_000000000250da70, L_000000000250e970, o00000000024a3ab8, C4<>;
S_0000000002465b60 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o00000000024a4148 .functor BUFZ 1, C4<z>; HiZ drive
o00000000024a4178 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000245bd70 .functor AND 1, o00000000024a4148, o00000000024a4178, C4<1>, C4<1>;
L_000000000245c4e0 .functor OR 1, o00000000024a4148, o00000000024a4178, C4<0>, C4<0>;
o00000000024a40e8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000245ba60 .functor AND 1, L_000000000245c4e0, o00000000024a40e8, C4<1>, C4<1>;
L_000000000245bde0 .functor OR 1, L_000000000245bd70, L_000000000245ba60, C4<0>, C4<0>;
v00000000024f8420_0 .net "CI", 0 0, o00000000024a40e8;  0 drivers
v00000000024f87e0_0 .net "CO", 0 0, L_000000000245bde0;  1 drivers
v00000000024f84c0_0 .net "I0", 0 0, o00000000024a4148;  0 drivers
v00000000024f8920_0 .net "I1", 0 0, o00000000024a4178;  0 drivers
v00000000024f8600_0 .net *"_s0", 0 0, L_000000000245bd70;  1 drivers
v00000000024f7fc0_0 .net *"_s2", 0 0, L_000000000245c4e0;  1 drivers
v00000000024f9780_0 .net *"_s4", 0 0, L_000000000245ba60;  1 drivers
S_00000000023ffdd0 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o00000000024a42f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9460_0 .net "C", 0 0, o00000000024a42f8;  0 drivers
o00000000024a4328 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f81a0_0 .net "D", 0 0, o00000000024a4328;  0 drivers
v00000000024f7d40_0 .var "Q", 0 0;
E_000000000247c210 .event posedge, v00000000024f9460_0;
S_000000000236d1d0 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o00000000024a4418 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8060_0 .net "C", 0 0, o00000000024a4418;  0 drivers
o00000000024a4448 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f96e0_0 .net "D", 0 0, o00000000024a4448;  0 drivers
o00000000024a4478 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9500_0 .net "E", 0 0, o00000000024a4478;  0 drivers
v00000000024f91e0_0 .var "Q", 0 0;
E_000000000247c350 .event posedge, v00000000024f8060_0;
S_000000000236d350 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o00000000024a4598 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8100_0 .net "C", 0 0, o00000000024a4598;  0 drivers
o00000000024a45c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9820_0 .net "D", 0 0, o00000000024a45c8;  0 drivers
o00000000024a45f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f86a0_0 .net "E", 0 0, o00000000024a45f8;  0 drivers
v00000000024f8f60_0 .var "Q", 0 0;
o00000000024a4658 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f95a0_0 .net "R", 0 0, o00000000024a4658;  0 drivers
E_000000000247cad0 .event posedge, v00000000024f95a0_0, v00000000024f8100_0;
S_00000000001fdfe0 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o00000000024a4778 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f89c0_0 .net "C", 0 0, o00000000024a4778;  0 drivers
o00000000024a47a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8240_0 .net "D", 0 0, o00000000024a47a8;  0 drivers
o00000000024a47d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9960_0 .net "E", 0 0, o00000000024a47d8;  0 drivers
v00000000024f9140_0 .var "Q", 0 0;
o00000000024a4838 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f7e80_0 .net "S", 0 0, o00000000024a4838;  0 drivers
E_000000000247c390 .event posedge, v00000000024f7e80_0, v00000000024f89c0_0;
S_00000000001fe160 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o00000000024a4958 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f7ac0_0 .net "C", 0 0, o00000000024a4958;  0 drivers
o00000000024a4988 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8740_0 .net "D", 0 0, o00000000024a4988;  0 drivers
o00000000024a49b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8ba0_0 .net "E", 0 0, o00000000024a49b8;  0 drivers
v00000000024f8880_0 .var "Q", 0 0;
o00000000024a4a18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f7de0_0 .net "R", 0 0, o00000000024a4a18;  0 drivers
E_000000000247c4d0 .event posedge, v00000000024f7ac0_0;
S_000000000236a750 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o00000000024a4b38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f82e0_0 .net "C", 0 0, o00000000024a4b38;  0 drivers
o00000000024a4b68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9000_0 .net "D", 0 0, o00000000024a4b68;  0 drivers
o00000000024a4b98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8a60_0 .net "E", 0 0, o00000000024a4b98;  0 drivers
v00000000024f8c40_0 .var "Q", 0 0;
o00000000024a4bf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9640_0 .net "S", 0 0, o00000000024a4bf8;  0 drivers
E_000000000247bbd0 .event posedge, v00000000024f82e0_0;
S_000000000236a8d0 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o00000000024a4d18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8ec0_0 .net "C", 0 0, o00000000024a4d18;  0 drivers
o00000000024a4d48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8380_0 .net "D", 0 0, o00000000024a4d48;  0 drivers
v00000000024f7f20_0 .var "Q", 0 0;
E_000000000247bc50 .event negedge, v00000000024f8ec0_0;
S_000000000236cd70 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o00000000024a4e38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f7b60_0 .net "C", 0 0, o00000000024a4e38;  0 drivers
o00000000024a4e68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8d80_0 .net "D", 0 0, o00000000024a4e68;  0 drivers
o00000000024a4e98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f8e20_0 .net "E", 0 0, o00000000024a4e98;  0 drivers
v00000000024f9280_0 .var "Q", 0 0;
E_0000000002475690 .event negedge, v00000000024f7b60_0;
S_000000000236cef0 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o00000000024a4fb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f90a0_0 .net "C", 0 0, o00000000024a4fb8;  0 drivers
o00000000024a4fe8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9320_0 .net "D", 0 0, o00000000024a4fe8;  0 drivers
o00000000024a5018 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f93c0_0 .net "E", 0 0, o00000000024a5018;  0 drivers
v00000000024f7c00_0 .var "Q", 0 0;
o00000000024a5078 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9fd0_0 .net "R", 0 0, o00000000024a5078;  0 drivers
E_0000000002474dd0/0 .event negedge, v00000000024f90a0_0;
E_0000000002474dd0/1 .event posedge, v00000000024f9fd0_0;
E_0000000002474dd0 .event/or E_0000000002474dd0/0, E_0000000002474dd0/1;
S_00000000023750f0 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o00000000024a5198 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb6f0_0 .net "C", 0 0, o00000000024a5198;  0 drivers
o00000000024a51c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fac50_0 .net "D", 0 0, o00000000024a51c8;  0 drivers
o00000000024a51f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb010_0 .net "E", 0 0, o00000000024a51f8;  0 drivers
v00000000024f9f30_0 .var "Q", 0 0;
o00000000024a5258 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa250_0 .net "S", 0 0, o00000000024a5258;  0 drivers
E_00000000024757d0/0 .event negedge, v00000000024fb6f0_0;
E_00000000024757d0/1 .event posedge, v00000000024fa250_0;
E_00000000024757d0 .event/or E_00000000024757d0/0, E_00000000024757d0/1;
S_0000000002375270 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o00000000024a5378 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024faf70_0 .net "C", 0 0, o00000000024a5378;  0 drivers
o00000000024a53a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fad90_0 .net "D", 0 0, o00000000024a53a8;  0 drivers
o00000000024a53d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb470_0 .net "E", 0 0, o00000000024a53d8;  0 drivers
v00000000024fb8d0_0 .var "Q", 0 0;
o00000000024a5438 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb330_0 .net "R", 0 0, o00000000024a5438;  0 drivers
E_0000000002474e10 .event negedge, v00000000024faf70_0;
S_0000000002379870 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o00000000024a5558 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb510_0 .net "C", 0 0, o00000000024a5558;  0 drivers
o00000000024a5588 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9cb0_0 .net "D", 0 0, o00000000024a5588;  0 drivers
o00000000024a55b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa7f0_0 .net "E", 0 0, o00000000024a55b8;  0 drivers
v00000000024f9d50_0 .var "Q", 0 0;
o00000000024a5618 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9c10_0 .net "S", 0 0, o00000000024a5618;  0 drivers
E_0000000002475110 .event negedge, v00000000024fb510_0;
S_00000000023799f0 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o00000000024a5738 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb1f0_0 .net "C", 0 0, o00000000024a5738;  0 drivers
o00000000024a5768 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fab10_0 .net "D", 0 0, o00000000024a5768;  0 drivers
v00000000024fa610_0 .var "Q", 0 0;
o00000000024a57c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa890_0 .net "R", 0 0, o00000000024a57c8;  0 drivers
E_0000000002475150/0 .event negedge, v00000000024fb1f0_0;
E_0000000002475150/1 .event posedge, v00000000024fa890_0;
E_0000000002475150 .event/or E_0000000002475150/0, E_0000000002475150/1;
S_00000000023817b0 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o00000000024a58b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb290_0 .net "C", 0 0, o00000000024a58b8;  0 drivers
o00000000024a58e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa1b0_0 .net "D", 0 0, o00000000024a58e8;  0 drivers
v00000000024fb0b0_0 .var "Q", 0 0;
o00000000024a5948 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa390_0 .net "S", 0 0, o00000000024a5948;  0 drivers
E_0000000002478390/0 .event negedge, v00000000024fb290_0;
E_0000000002478390/1 .event posedge, v00000000024fa390_0;
E_0000000002478390 .event/or E_0000000002478390/0, E_0000000002478390/1;
S_0000000002381930 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o00000000024a5a38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa070_0 .net "C", 0 0, o00000000024a5a38;  0 drivers
o00000000024a5a68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa110_0 .net "D", 0 0, o00000000024a5a68;  0 drivers
v00000000024fb5b0_0 .var "Q", 0 0;
o00000000024a5ac8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa2f0_0 .net "R", 0 0, o00000000024a5ac8;  0 drivers
E_0000000002477d50 .event negedge, v00000000024fa070_0;
S_00000000023ecac0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o00000000024a5bb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa6b0_0 .net "C", 0 0, o00000000024a5bb8;  0 drivers
o00000000024a5be8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa430_0 .net "D", 0 0, o00000000024a5be8;  0 drivers
v00000000024fb790_0 .var "Q", 0 0;
o00000000024a5c48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb650_0 .net "S", 0 0, o00000000024a5c48;  0 drivers
E_0000000002478810 .event negedge, v00000000024fa6b0_0;
S_00000000023ecc40 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o00000000024a5d38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb830_0 .net "C", 0 0, o00000000024a5d38;  0 drivers
o00000000024a5d68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa4d0_0 .net "D", 0 0, o00000000024a5d68;  0 drivers
v00000000024fb970_0 .var "Q", 0 0;
o00000000024a5dc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa570_0 .net "R", 0 0, o00000000024a5dc8;  0 drivers
E_00000000024783d0 .event posedge, v00000000024fa570_0, v00000000024fb830_0;
S_00000000023ecdc0 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o00000000024a5eb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb3d0_0 .net "C", 0 0, o00000000024a5eb8;  0 drivers
o00000000024a5ee8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa750_0 .net "D", 0 0, o00000000024a5ee8;  0 drivers
v00000000024f9df0_0 .var "Q", 0 0;
o00000000024a5f48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa930_0 .net "S", 0 0, o00000000024a5f48;  0 drivers
E_0000000002478490 .event posedge, v00000000024fa930_0, v00000000024fb3d0_0;
S_00000000023ecf40 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o00000000024a6038 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fa9d0_0 .net "C", 0 0, o00000000024a6038;  0 drivers
o00000000024a6068 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024faa70_0 .net "D", 0 0, o00000000024a6068;  0 drivers
v00000000024fabb0_0 .var "Q", 0 0;
o00000000024a60c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9ad0_0 .net "R", 0 0, o00000000024a60c8;  0 drivers
E_0000000002478550 .event posedge, v00000000024fa9d0_0;
S_00000000023ed6c0 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o00000000024a61b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024facf0_0 .net "C", 0 0, o00000000024a61b8;  0 drivers
o00000000024a61e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024f9e90_0 .net "D", 0 0, o00000000024a61e8;  0 drivers
v00000000024fae30_0 .var "Q", 0 0;
o00000000024a6248 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024faed0_0 .net "S", 0 0, o00000000024a6248;  0 drivers
E_0000000002478690 .event posedge, v00000000024facf0_0;
S_00000000023ed0c0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o00000000024a6368 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000245b600 .functor BUFZ 1, o00000000024a6368, C4<0>, C4<0>, C4<0>;
v00000000024fb150_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_000000000245b600;  1 drivers
v00000000024f9b70_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o00000000024a6368;  0 drivers
S_00000000023ed240 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0000000002465810 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0000000002465848 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0000000002465880 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_00000000024658b8 .param/l "PULLUP" 0 2 87, C4<0>;
o00000000024a65a8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000245bf30 .functor BUFZ 1, o00000000024a65a8, C4<0>, C4<0>, C4<0>;
o00000000024a63f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd280_0 .net "CLOCK_ENABLE", 0 0, o00000000024a63f8;  0 drivers
v00000000024fe540_0 .net "D_IN_0", 0 0, L_000000000245b7c0;  1 drivers
v00000000024fdbe0_0 .net "D_IN_1", 0 0, L_000000000245b6e0;  1 drivers
o00000000024a6488 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fe0e0_0 .net "D_OUT_0", 0 0, o00000000024a6488;  0 drivers
o00000000024a64b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fed60_0 .net "D_OUT_1", 0 0, o00000000024a64b8;  0 drivers
v00000000024fe180_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_000000000245bf30;  1 drivers
o00000000024a64e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff080_0 .net "INPUT_CLK", 0 0, o00000000024a64e8;  0 drivers
o00000000024a6518 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd6e0_0 .net "LATCH_INPUT_VALUE", 0 0, o00000000024a6518;  0 drivers
o00000000024a6548 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fcec0_0 .net "OUTPUT_CLK", 0 0, o00000000024a6548;  0 drivers
o00000000024a6578 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fe400_0 .net "OUTPUT_ENABLE", 0 0, o00000000024a6578;  0 drivers
v00000000024fd3c0_0 .net "PACKAGE_PIN", 0 0, o00000000024a65a8;  0 drivers
S_0000000002383350 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_00000000023ed240;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_00000000023786f0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0000000002378728 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0000000002378760 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0000000002378798 .param/l "PULLUP" 0 2 20, C4<0>;
L_000000000245b7c0 .functor BUFZ 1, v00000000024fd640_0, C4<0>, C4<0>, C4<0>;
L_000000000245b6e0 .functor BUFZ 1, v00000000024fce20_0, C4<0>, C4<0>, C4<0>;
v00000000024feb80_0 .net "CLOCK_ENABLE", 0 0, o00000000024a63f8;  alias, 0 drivers
v00000000024fee00_0 .net "D_IN_0", 0 0, L_000000000245b7c0;  alias, 1 drivers
v00000000024fd1e0_0 .net "D_IN_1", 0 0, L_000000000245b6e0;  alias, 1 drivers
v00000000024fda00_0 .net "D_OUT_0", 0 0, o00000000024a6488;  alias, 0 drivers
v00000000024fde60_0 .net "D_OUT_1", 0 0, o00000000024a64b8;  alias, 0 drivers
v00000000024fd320_0 .net "INPUT_CLK", 0 0, o00000000024a64e8;  alias, 0 drivers
v00000000024ff260_0 .net "LATCH_INPUT_VALUE", 0 0, o00000000024a6518;  alias, 0 drivers
v00000000024fcb00_0 .net "OUTPUT_CLK", 0 0, o00000000024a6548;  alias, 0 drivers
v00000000024fe860_0 .net "OUTPUT_ENABLE", 0 0, o00000000024a6578;  alias, 0 drivers
v00000000024fd780_0 .net "PACKAGE_PIN", 0 0, o00000000024a65a8;  alias, 0 drivers
v00000000024fd640_0 .var "din_0", 0 0;
v00000000024fce20_0 .var "din_1", 0 0;
v00000000024fdfa0_0 .var "din_q_0", 0 0;
v00000000024fdc80_0 .var "din_q_1", 0 0;
v00000000024fdd20_0 .var "dout", 0 0;
v00000000024fcba0_0 .var "dout_q_0", 0 0;
v00000000024fd820_0 .var "dout_q_1", 0 0;
v00000000024fe040_0 .var "outclk_delayed_1", 0 0;
v00000000024fe220_0 .var "outclk_delayed_2", 0 0;
v00000000024fe900_0 .var "outena_q", 0 0;
E_000000000247ac10 .event edge, v00000000024fe220_0, v00000000024fcba0_0, v00000000024fd820_0;
E_00000000023e8880 .event edge, v00000000024fe040_0;
E_00000000023e8c00 .event edge, v00000000024fcb00_0;
E_00000000023e8f80 .event edge, v00000000024ff260_0, v00000000024fdfa0_0, v00000000024fdc80_0;
S_00000000023834d0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0000000002383350;
 .timescale 0 0;
E_00000000023e9740 .event posedge, v00000000024fcb00_0;
E_00000000023e9bc0 .event negedge, v00000000024fcb00_0;
E_00000000023ea4c0 .event negedge, v00000000024fd320_0;
E_00000000023e9e80 .event posedge, v00000000024fd320_0;
S_00000000023ed3c0 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_000000000247c750 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o00000000024a6bd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fef40_0 .net "I0", 0 0, o00000000024a6bd8;  0 drivers
o00000000024a6c08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fe2c0_0 .net "I1", 0 0, o00000000024a6c08;  0 drivers
o00000000024a6c38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fe680_0 .net "I2", 0 0, o00000000024a6c38;  0 drivers
o00000000024a6c68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd0a0_0 .net "I3", 0 0, o00000000024a6c68;  0 drivers
v00000000024fd460_0 .net "O", 0 0, L_000000000250dbb0;  1 drivers
L_000000000250f028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000024fcf60_0 .net/2u *"_s0", 7 0, L_000000000250f028;  1 drivers
v00000000024fe360_0 .net *"_s13", 1 0, L_000000000250e790;  1 drivers
v00000000024fd960_0 .net *"_s15", 1 0, L_000000000250e510;  1 drivers
v00000000024fe5e0_0 .net *"_s19", 0 0, L_000000000250ec90;  1 drivers
L_000000000250f070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000024fe4a0_0 .net/2u *"_s2", 7 0, L_000000000250f070;  1 drivers
v00000000024fecc0_0 .net *"_s21", 0 0, L_000000000250edd0;  1 drivers
v00000000024fe720_0 .net *"_s7", 3 0, L_000000000250eab0;  1 drivers
v00000000024fd500_0 .net *"_s9", 3 0, L_000000000250ed30;  1 drivers
v00000000024fd8c0_0 .net "s1", 1 0, L_000000000250e830;  1 drivers
v00000000024fe7c0_0 .net "s2", 3 0, L_000000000250e470;  1 drivers
v00000000024fec20_0 .net "s3", 7 0, L_000000000250dcf0;  1 drivers
L_000000000250dcf0 .functor MUXZ 8, L_000000000250f070, L_000000000250f028, o00000000024a6c68, C4<>;
L_000000000250eab0 .part L_000000000250dcf0, 4, 4;
L_000000000250ed30 .part L_000000000250dcf0, 0, 4;
L_000000000250e470 .functor MUXZ 4, L_000000000250ed30, L_000000000250eab0, o00000000024a6c38, C4<>;
L_000000000250e790 .part L_000000000250e470, 2, 2;
L_000000000250e510 .part L_000000000250e470, 0, 2;
L_000000000250e830 .functor MUXZ 2, L_000000000250e510, L_000000000250e790, o00000000024a6c08, C4<>;
L_000000000250ec90 .part L_000000000250e830, 1, 1;
L_000000000250edd0 .part L_000000000250e830, 0, 1;
L_000000000250dbb0 .functor MUXZ 1, L_000000000250edd0, L_000000000250ec90, o00000000024a6bd8, C4<>;
S_00000000023ed540 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000023803e0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0000000002380418 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0000000002380450 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0000000002380488 .param/l "DIVQ" 0 2 832, C4<000>;
P_00000000023804c0 .param/l "DIVR" 0 2 830, C4<0000>;
P_00000000023804f8 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0000000002380530 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0000000002380568 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_00000000023805a0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_00000000023805d8 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0000000002380610 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0000000002380648 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0000000002380680 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_00000000023806b8 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_00000000023806f0 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0000000002380728 .param/l "TEST_MODE" 0 2 836, C4<0>;
o00000000024a6fc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd000_0 .net "BYPASS", 0 0, o00000000024a6fc8;  0 drivers
o00000000024a6ff8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000024fcce0_0 .net "DYNAMICDELAY", 7 0, o00000000024a6ff8;  0 drivers
o00000000024a7028 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fddc0_0 .net "EXTFEEDBACK", 0 0, o00000000024a7028;  0 drivers
o00000000024a7058 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fe9a0_0 .net "LATCHINPUTVALUE", 0 0, o00000000024a7058;  0 drivers
o00000000024a7088 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fdaa0_0 .net "LOCK", 0 0, o00000000024a7088;  0 drivers
o00000000024a70b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fea40_0 .net "PLLOUTCOREA", 0 0, o00000000024a70b8;  0 drivers
o00000000024a70e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fdb40_0 .net "PLLOUTCOREB", 0 0, o00000000024a70e8;  0 drivers
o00000000024a7118 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024feae0_0 .net "PLLOUTGLOBALA", 0 0, o00000000024a7118;  0 drivers
o00000000024a7148 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fdf00_0 .net "PLLOUTGLOBALB", 0 0, o00000000024a7148;  0 drivers
o00000000024a7178 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024feea0_0 .net "REFERENCECLK", 0 0, o00000000024a7178;  0 drivers
o00000000024a71a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fefe0_0 .net "RESETB", 0 0, o00000000024a71a8;  0 drivers
o00000000024a71d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff120_0 .net "SCLK", 0 0, o00000000024a71d8;  0 drivers
o00000000024a7208 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd140_0 .net "SDI", 0 0, o00000000024a7208;  0 drivers
o00000000024a7238 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd5a0_0 .net "SDO", 0 0, o00000000024a7238;  0 drivers
S_00000000023ec940 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_000000000237c600 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_000000000237c638 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_000000000237c670 .param/l "DIVF" 0 2 866, C4<0000000>;
P_000000000237c6a8 .param/l "DIVQ" 0 2 867, C4<000>;
P_000000000237c6e0 .param/l "DIVR" 0 2 865, C4<0000>;
P_000000000237c718 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_000000000237c750 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_000000000237c788 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_000000000237c7c0 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_000000000237c7f8 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_000000000237c830 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_000000000237c868 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_000000000237c8a0 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_000000000237c8d8 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_000000000237c910 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_000000000237c948 .param/l "TEST_MODE" 0 2 871, C4<0>;
o00000000024a7508 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff1c0_0 .net "BYPASS", 0 0, o00000000024a7508;  0 drivers
o00000000024a7538 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000024fcc40_0 .net "DYNAMICDELAY", 7 0, o00000000024a7538;  0 drivers
o00000000024a7568 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fcd80_0 .net "EXTFEEDBACK", 0 0, o00000000024a7568;  0 drivers
o00000000024a7598 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff800_0 .net "LATCHINPUTVALUE", 0 0, o00000000024a7598;  0 drivers
o00000000024a75c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff8a0_0 .net "LOCK", 0 0, o00000000024a75c8;  0 drivers
o00000000024a75f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff940_0 .net "PACKAGEPIN", 0 0, o00000000024a75f8;  0 drivers
o00000000024a7628 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ffd00_0 .net "PLLOUTCOREA", 0 0, o00000000024a7628;  0 drivers
o00000000024a7658 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ffb20_0 .net "PLLOUTCOREB", 0 0, o00000000024a7658;  0 drivers
o00000000024a7688 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff6c0_0 .net "PLLOUTGLOBALA", 0 0, o00000000024a7688;  0 drivers
o00000000024a76b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff620_0 .net "PLLOUTGLOBALB", 0 0, o00000000024a76b8;  0 drivers
o00000000024a76e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025000c0_0 .net "RESETB", 0 0, o00000000024a76e8;  0 drivers
o00000000024a7718 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025005c0_0 .net "SCLK", 0 0, o00000000024a7718;  0 drivers
o00000000024a7748 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ffee0_0 .net "SDI", 0 0, o00000000024a7748;  0 drivers
o00000000024a7778 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025002a0_0 .net "SDO", 0 0, o00000000024a7778;  0 drivers
S_0000000002382bd0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_000000000237ac40 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_000000000237ac78 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_000000000237acb0 .param/l "DIVF" 0 2 796, C4<0000000>;
P_000000000237ace8 .param/l "DIVQ" 0 2 797, C4<000>;
P_000000000237ad20 .param/l "DIVR" 0 2 795, C4<0000>;
P_000000000237ad58 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_000000000237ad90 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_000000000237adc8 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_000000000237ae00 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_000000000237ae38 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_000000000237ae70 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_000000000237aea8 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_000000000237aee0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_000000000237af18 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_000000000237af50 .param/l "TEST_MODE" 0 2 801, C4<0>;
o00000000024a7a48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500200_0 .net "BYPASS", 0 0, o00000000024a7a48;  0 drivers
o00000000024a7a78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002500660_0 .net "DYNAMICDELAY", 7 0, o00000000024a7a78;  0 drivers
o00000000024a7aa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff3a0_0 .net "EXTFEEDBACK", 0 0, o00000000024a7aa8;  0 drivers
o00000000024a7ad8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025007a0_0 .net "LATCHINPUTVALUE", 0 0, o00000000024a7ad8;  0 drivers
o00000000024a7b08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500020_0 .net "LOCK", 0 0, o00000000024a7b08;  0 drivers
o00000000024a7b38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025008e0_0 .net "PACKAGEPIN", 0 0, o00000000024a7b38;  0 drivers
o00000000024a7b68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025003e0_0 .net "PLLOUTCOREA", 0 0, o00000000024a7b68;  0 drivers
o00000000024a7b98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500480_0 .net "PLLOUTCOREB", 0 0, o00000000024a7b98;  0 drivers
o00000000024a7bc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ffa80_0 .net "PLLOUTGLOBALA", 0 0, o00000000024a7bc8;  0 drivers
o00000000024a7bf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff760_0 .net "PLLOUTGLOBALB", 0 0, o00000000024a7bf8;  0 drivers
o00000000024a7c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500700_0 .net "RESETB", 0 0, o00000000024a7c28;  0 drivers
o00000000024a7c58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ffc60_0 .net "SCLK", 0 0, o00000000024a7c58;  0 drivers
o00000000024a7c88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500520_0 .net "SDI", 0 0, o00000000024a7c88;  0 drivers
o00000000024a7cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500840_0 .net "SDO", 0 0, o00000000024a7cb8;  0 drivers
S_0000000002383f50 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_000000000237b230 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_000000000237b268 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_000000000237b2a0 .param/l "DIVF" 0 2 732, C4<0000000>;
P_000000000237b2d8 .param/l "DIVQ" 0 2 733, C4<000>;
P_000000000237b310 .param/l "DIVR" 0 2 731, C4<0000>;
P_000000000237b348 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_000000000237b380 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_000000000237b3b8 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_000000000237b3f0 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_000000000237b428 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_000000000237b460 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_000000000237b498 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_000000000237b4d0 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_000000000237b508 .param/l "TEST_MODE" 0 2 736, C4<0>;
o00000000024a7f88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500980_0 .net "BYPASS", 0 0, o00000000024a7f88;  0 drivers
o00000000024a7fb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002500160_0 .net "DYNAMICDELAY", 7 0, o00000000024a7fb8;  0 drivers
o00000000024a7fe8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff9e0_0 .net "EXTFEEDBACK", 0 0, o00000000024a7fe8;  0 drivers
o00000000024a8018 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ffda0_0 .net "LATCHINPUTVALUE", 0 0, o00000000024a8018;  0 drivers
o00000000024a8048 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ffbc0_0 .net "LOCK", 0 0, o00000000024a8048;  0 drivers
o00000000024a8078 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ffe40_0 .net "PLLOUTCORE", 0 0, o00000000024a8078;  0 drivers
o00000000024a80a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fff80_0 .net "PLLOUTGLOBAL", 0 0, o00000000024a80a8;  0 drivers
o00000000024a80d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff300_0 .net "REFERENCECLK", 0 0, o00000000024a80d8;  0 drivers
o00000000024a8108 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500340_0 .net "RESETB", 0 0, o00000000024a8108;  0 drivers
o00000000024a8138 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff440_0 .net "SCLK", 0 0, o00000000024a8138;  0 drivers
o00000000024a8168 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff4e0_0 .net "SDI", 0 0, o00000000024a8168;  0 drivers
o00000000024a8198 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024ff580_0 .net "SDO", 0 0, o00000000024a8198;  0 drivers
S_0000000002383050 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0000000002374920 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0000000002374958 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0000000002374990 .param/l "DIVF" 0 2 763, C4<0000000>;
P_00000000023749c8 .param/l "DIVQ" 0 2 764, C4<000>;
P_0000000002374a00 .param/l "DIVR" 0 2 762, C4<0000>;
P_0000000002374a38 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0000000002374a70 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0000000002374aa8 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0000000002374ae0 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0000000002374b18 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0000000002374b50 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0000000002374b88 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0000000002374bc0 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0000000002374bf8 .param/l "TEST_MODE" 0 2 767, C4<0>;
o00000000024a8408 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002503950_0 .net "BYPASS", 0 0, o00000000024a8408;  0 drivers
o00000000024a8438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002503590_0 .net "DYNAMICDELAY", 7 0, o00000000024a8438;  0 drivers
o00000000024a8468 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002503bd0_0 .net "EXTFEEDBACK", 0 0, o00000000024a8468;  0 drivers
o00000000024a8498 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002504850_0 .net "LATCHINPUTVALUE", 0 0, o00000000024a8498;  0 drivers
o00000000024a84c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002503db0_0 .net "LOCK", 0 0, o00000000024a84c8;  0 drivers
o00000000024a84f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002504530_0 .net "PACKAGEPIN", 0 0, o00000000024a84f8;  0 drivers
o00000000024a8528 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025045d0_0 .net "PLLOUTCORE", 0 0, o00000000024a8528;  0 drivers
o00000000024a8558 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025048f0_0 .net "PLLOUTGLOBAL", 0 0, o00000000024a8558;  0 drivers
o00000000024a8588 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002504670_0 .net "RESETB", 0 0, o00000000024a8588;  0 drivers
o00000000024a85b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002503c70_0 .net "SCLK", 0 0, o00000000024a85b8;  0 drivers
o00000000024a85e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002503d10_0 .net "SDI", 0 0, o00000000024a85e8;  0 drivers
o00000000024a8618 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002503e50_0 .net "SDO", 0 0, o00000000024a8618;  0 drivers
S_0000000002383950 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000023780e0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378118 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378150 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378188 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023781c0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023781f8 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378230 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378268 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023782a0 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023782d8 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378310 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378348 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378380 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023783b8 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023783f0 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378428 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002378460 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0000000002378498 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o00000000024a8d98 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000245b8a0 .functor NOT 1, o00000000024a8d98, C4<0>, C4<0>, C4<0>;
o00000000024a8888 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002503b30_0 .net "MASK", 15 0, o00000000024a8888;  0 drivers
o00000000024a88b8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025042b0_0 .net "RADDR", 10 0, o00000000024a88b8;  0 drivers
o00000000024a8918 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002504350_0 .net "RCLKE", 0 0, o00000000024a8918;  0 drivers
v00000000025043f0_0 .net "RCLKN", 0 0, o00000000024a8d98;  0 drivers
v0000000002504490_0 .net "RDATA", 15 0, L_000000000245c080;  1 drivers
o00000000024a89a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025034f0_0 .net "RE", 0 0, o00000000024a89a8;  0 drivers
o00000000024a8a08 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025036d0_0 .net "WADDR", 10 0, o00000000024a8a08;  0 drivers
o00000000024a8a38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002503770_0 .net "WCLK", 0 0, o00000000024a8a38;  0 drivers
o00000000024a8a68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002502b90_0 .net "WCLKE", 0 0, o00000000024a8a68;  0 drivers
o00000000024a8a98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025013d0_0 .net "WDATA", 15 0, o00000000024a8a98;  0 drivers
o00000000024a8af8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500e30_0 .net "WE", 0 0, o00000000024a8af8;  0 drivers
S_0000000002383650 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0000000002383950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000023c49d0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4a08 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4a40 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4a78 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4ab0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4ae8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4b20 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4b58 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4b90 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4bc8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4c00 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4c38 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4c70 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4ca8 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4ce0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4d18 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4d50 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_00000000023c4d88 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v00000000025040d0_0 .net "MASK", 15 0, o00000000024a8888;  alias, 0 drivers
v0000000002503ef0_0 .net "RADDR", 10 0, o00000000024a88b8;  alias, 0 drivers
v0000000002503a90_0 .net "RCLK", 0 0, L_000000000245b8a0;  1 drivers
v0000000002504170_0 .net "RCLKE", 0 0, o00000000024a8918;  alias, 0 drivers
v00000000025039f0_0 .net "RDATA", 15 0, L_000000000245c080;  alias, 1 drivers
v00000000025038b0_0 .var "RDATA_I", 15 0;
v0000000002504710_0 .net "RE", 0 0, o00000000024a89a8;  alias, 0 drivers
L_000000000250f0b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002503450_0 .net "RMASK_I", 15 0, L_000000000250f0b8;  1 drivers
v0000000002503f90_0 .net "WADDR", 10 0, o00000000024a8a08;  alias, 0 drivers
v00000000025047b0_0 .net "WCLK", 0 0, o00000000024a8a38;  alias, 0 drivers
v0000000002504990_0 .net "WCLKE", 0 0, o00000000024a8a68;  alias, 0 drivers
v0000000002503310_0 .net "WDATA", 15 0, o00000000024a8a98;  alias, 0 drivers
v00000000025033b0_0 .net "WDATA_I", 15 0, L_000000000245bfa0;  1 drivers
v0000000002504030_0 .net "WE", 0 0, o00000000024a8af8;  alias, 0 drivers
v0000000002503630_0 .net "WMASK_I", 15 0, L_000000000245b9f0;  1 drivers
v0000000002504210_0 .var/i "i", 31 0;
v0000000002503810 .array "memory", 255 0, 15 0;
E_00000000023e9840 .event posedge, v0000000002503a90_0;
E_00000000023e9980 .event posedge, v00000000025047b0_0;
S_00000000023837d0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0000000002383650;
 .timescale 0 0;
L_000000000245b9f0 .functor BUFZ 16, o00000000024a8888, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000002383ad0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0000000002383650;
 .timescale 0 0;
S_0000000002383c50 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0000000002383650;
 .timescale 0 0;
L_000000000245bfa0 .functor BUFZ 16, o00000000024a8a98, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000002383dd0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0000000002383650;
 .timescale 0 0;
L_000000000245c080 .functor BUFZ 16, v00000000025038b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000023831d0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000024a15e0 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1618 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1650 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1688 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a16c0 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a16f8 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1730 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1768 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a17a0 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a17d8 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1810 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1848 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1880 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a18b8 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a18f0 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1928 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024a1960 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_00000000024a1998 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o00000000024a94e8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000245bad0 .functor NOT 1, o00000000024a94e8, C4<0>, C4<0>, C4<0>;
o00000000024a9518 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000245c400 .functor NOT 1, o00000000024a9518, C4<0>, C4<0>, C4<0>;
o00000000024a8fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002501330_0 .net "MASK", 15 0, o00000000024a8fd8;  0 drivers
o00000000024a9008 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025020f0_0 .net "RADDR", 10 0, o00000000024a9008;  0 drivers
o00000000024a9068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002502ff0_0 .net "RCLKE", 0 0, o00000000024a9068;  0 drivers
v0000000002502730_0 .net "RCLKN", 0 0, o00000000024a94e8;  0 drivers
v0000000002503090_0 .net "RDATA", 15 0, L_000000000245c160;  1 drivers
o00000000024a90f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002502230_0 .net "RE", 0 0, o00000000024a90f8;  0 drivers
o00000000024a9158 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000000002501010_0 .net "WADDR", 10 0, o00000000024a9158;  0 drivers
o00000000024a91b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002502870_0 .net "WCLKE", 0 0, o00000000024a91b8;  0 drivers
v0000000002501510_0 .net "WCLKN", 0 0, o00000000024a9518;  0 drivers
o00000000024a91e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025015b0_0 .net "WDATA", 15 0, o00000000024a91e8;  0 drivers
o00000000024a9248 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002501650_0 .net "WE", 0 0, o00000000024a9248;  0 drivers
S_00000000023840d0 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_00000000023831d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000023c4dd0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4e08 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4e40 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4e78 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4eb0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4ee8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4f20 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4f58 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4f90 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4fc8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5000 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5038 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5070 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c50a8 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c50e0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5118 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5150 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_00000000023c5188 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0000000002502d70_0 .net "MASK", 15 0, o00000000024a8fd8;  alias, 0 drivers
v0000000002501470_0 .net "RADDR", 10 0, o00000000024a9008;  alias, 0 drivers
v0000000002500cf0_0 .net "RCLK", 0 0, L_000000000245bad0;  1 drivers
v0000000002502550_0 .net "RCLKE", 0 0, o00000000024a9068;  alias, 0 drivers
v0000000002502690_0 .net "RDATA", 15 0, L_000000000245c160;  alias, 1 drivers
v0000000002502050_0 .var "RDATA_I", 15 0;
v0000000002502a50_0 .net "RE", 0 0, o00000000024a90f8;  alias, 0 drivers
L_000000000250f100 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002502190_0 .net "RMASK_I", 15 0, L_000000000250f100;  1 drivers
v0000000002502c30_0 .net "WADDR", 10 0, o00000000024a9158;  alias, 0 drivers
v0000000002501d30_0 .net "WCLK", 0 0, L_000000000245c400;  1 drivers
v0000000002502410_0 .net "WCLKE", 0 0, o00000000024a91b8;  alias, 0 drivers
v0000000002501290_0 .net "WDATA", 15 0, o00000000024a91e8;  alias, 0 drivers
v0000000002502af0_0 .net "WDATA_I", 15 0, L_000000000245c390;  1 drivers
v0000000002502e10_0 .net "WE", 0 0, o00000000024a9248;  alias, 0 drivers
v0000000002502eb0_0 .net "WMASK_I", 15 0, L_000000000245c0f0;  1 drivers
v00000000025025f0_0 .var/i "i", 31 0;
v0000000002502f50 .array "memory", 255 0, 15 0;
E_00000000023ea340 .event posedge, v0000000002500cf0_0;
E_00000000023e9540 .event posedge, v0000000002501d30_0;
S_0000000002384550 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_00000000023840d0;
 .timescale 0 0;
L_000000000245c0f0 .functor BUFZ 16, o00000000024a8fd8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000023846d0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_00000000023840d0;
 .timescale 0 0;
S_0000000002384850 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_00000000023840d0;
 .timescale 0 0;
L_000000000245c390 .functor BUFZ 16, o00000000024a91e8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000002382d50 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_00000000023840d0;
 .timescale 0 0;
L_000000000245c160 .functor BUFZ 16, v0000000002502050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000023843d0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000023c45d0 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4608 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4640 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4678 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c46b0 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c46e8 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4720 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4758 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4790 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c47c8 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4800 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4838 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4870 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c48a8 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c48e0 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4918 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c4950 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_00000000023c4988 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o00000000024a9c68 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000245c2b0 .functor NOT 1, o00000000024a9c68, C4<0>, C4<0>, C4<0>;
o00000000024a9758 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025010b0_0 .net "MASK", 15 0, o00000000024a9758;  0 drivers
o00000000024a9788 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000000002501830_0 .net "RADDR", 10 0, o00000000024a9788;  0 drivers
o00000000024a97b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500bb0_0 .net "RCLK", 0 0, o00000000024a97b8;  0 drivers
o00000000024a97e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002502910_0 .net "RCLKE", 0 0, o00000000024a97e8;  0 drivers
v00000000025018d0_0 .net "RDATA", 15 0, L_000000000245b910;  1 drivers
o00000000024a9878 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002501970_0 .net "RE", 0 0, o00000000024a9878;  0 drivers
o00000000024a98d8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025022d0_0 .net "WADDR", 10 0, o00000000024a98d8;  0 drivers
o00000000024a9938 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002500c50_0 .net "WCLKE", 0 0, o00000000024a9938;  0 drivers
v0000000002500d90_0 .net "WCLKN", 0 0, o00000000024a9c68;  0 drivers
o00000000024a9968 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002501a10_0 .net "WDATA", 15 0, o00000000024a9968;  0 drivers
o00000000024a99c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025024b0_0 .net "WE", 0 0, o00000000024a99c8;  0 drivers
S_0000000002382ed0 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_00000000023843d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000023c51d0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5208 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5240 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5278 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c52b0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c52e8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5320 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5358 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5390 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c53c8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5400 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5438 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5470 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c54a8 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c54e0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5518 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000023c5550 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_00000000023c5588 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0000000002502370_0 .net "MASK", 15 0, o00000000024a9758;  alias, 0 drivers
v00000000025016f0_0 .net "RADDR", 10 0, o00000000024a9788;  alias, 0 drivers
v0000000002501790_0 .net "RCLK", 0 0, o00000000024a97b8;  alias, 0 drivers
v0000000002500ed0_0 .net "RCLKE", 0 0, o00000000024a97e8;  alias, 0 drivers
v0000000002502cd0_0 .net "RDATA", 15 0, L_000000000245b910;  alias, 1 drivers
v00000000025031d0_0 .var "RDATA_I", 15 0;
v0000000002501150_0 .net "RE", 0 0, o00000000024a9878;  alias, 0 drivers
L_000000000250f148 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002503270_0 .net "RMASK_I", 15 0, L_000000000250f148;  1 drivers
v0000000002501fb0_0 .net "WADDR", 10 0, o00000000024a98d8;  alias, 0 drivers
v0000000002503130_0 .net "WCLK", 0 0, L_000000000245c2b0;  1 drivers
v0000000002500b10_0 .net "WCLKE", 0 0, o00000000024a9938;  alias, 0 drivers
v00000000025027d0_0 .net "WDATA", 15 0, o00000000024a9968;  alias, 0 drivers
v00000000025011f0_0 .net "WDATA_I", 15 0, L_000000000245c1d0;  1 drivers
v0000000002500f70_0 .net "WE", 0 0, o00000000024a99c8;  alias, 0 drivers
v0000000002501f10_0 .net "WMASK_I", 15 0, L_000000000245c010;  1 drivers
v0000000002501ab0_0 .var/i "i", 31 0;
v0000000002501dd0 .array "memory", 255 0, 15 0;
E_00000000023e9ec0 .event posedge, v0000000002501790_0;
E_00000000023e9a40 .event posedge, v0000000002503130_0;
S_0000000002509230 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0000000002382ed0;
 .timescale 0 0;
L_000000000245c010 .functor BUFZ 16, o00000000024a9758, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000000000250a2b0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0000000002382ed0;
 .timescale 0 0;
S_000000000250abb0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0000000002382ed0;
 .timescale 0 0;
L_000000000245c1d0 .functor BUFZ 16, o00000000024a9968, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000025093b0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0000000002382ed0;
 .timescale 0 0;
L_000000000245b910 .functor BUFZ 16, v00000000025031d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000023849d0 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o00000000024a9ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002501b50_0 .net "BOOT", 0 0, o00000000024a9ea8;  0 drivers
o00000000024a9ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002501bf0_0 .net "S0", 0 0, o00000000024a9ed8;  0 drivers
o00000000024a9f08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025029b0_0 .net "S1", 0 0, o00000000024a9f08;  0 drivers
S_0000000002384250 .scope module, "testbench" "testbench" 3 4;
 .timescale 0 0;
v000000000250eb50_0 .var "A", 0 0;
v000000000250d930_0 .var "E", 0 0;
v000000000250de30_0 .net "Y", 0 0, L_000000000250e290;  1 drivers
L_000000000250f190 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000000000250e0b0_0 .net *"_s3", 2 0, L_000000000250f190;  1 drivers
v000000000250d9d0_0 .var "enable", 0 0;
v000000000250d7f0_0 .var "inp", 0 0;
v000000000250d890_0 .net "salida", 0 0, v000000000250ebf0_0;  1 drivers
L_000000000250dc50 .concat [ 1 3 0 0], v000000000250eb50_0, L_000000000250f190;
L_000000000250e290 .part v000000000250e330_0, 0, 1;
S_00000000025090b0 .scope module, "U1" "BUTRI_1bit" 3 9, 4 4 0, S_0000000002384250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "salida"
v0000000002501c90_0 .net "enable", 0 0, v000000000250d9d0_0;  1 drivers
v0000000002501e70_0 .net "inp", 0 0, v000000000250d7f0_0;  1 drivers
v000000000250ebf0_0 .var "salida", 0 0;
E_00000000023e9f80 .event edge, v0000000002501e70_0;
S_0000000002509530 .scope module, "U2" "BUTRI_4bits" 3 35, 4 22 0, S_0000000002384250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 1 "E"
    .port_info 2 /OUTPUT 4 "Y"
v000000000250e010_0 .net "A", 3 0, L_000000000250dc50;  1 drivers
v000000000250e5b0_0 .net "E", 0 0, v000000000250d930_0;  1 drivers
v000000000250e330_0 .var "Y", 3 0;
E_00000000023e9580 .event edge, v000000000250e010_0;
    .scope S_00000000024a0d90;
T_0 ;
    %wait E_000000000247c950;
    %load/vec4 v000000000245b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000000000245b3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v000000000244c630_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v00000000024f8560_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000024a0d90;
T_1 ;
    %wait E_000000000247bc10;
    %load/vec4 v000000000245b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024f8560_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000245b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000000000244c630_0;
    %assign/vec4 v00000000024f8560_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000023ffdd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f7d40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000023ffdd0;
T_3 ;
    %wait E_000000000247c210;
    %load/vec4 v00000000024f81a0_0;
    %assign/vec4 v00000000024f7d40_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000236d1d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f91e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000000000236d1d0;
T_5 ;
    %wait E_000000000247c350;
    %load/vec4 v00000000024f9500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000024f96e0_0;
    %assign/vec4 v00000000024f91e0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000236d350;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f8f60_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000000000236d350;
T_7 ;
    %wait E_000000000247cad0;
    %load/vec4 v00000000024f95a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024f8f60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000024f86a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000000024f9820_0;
    %assign/vec4 v00000000024f8f60_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000001fdfe0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f9140_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000000001fdfe0;
T_9 ;
    %wait E_000000000247c390;
    %load/vec4 v00000000024f7e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024f9140_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000024f9960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000024f8240_0;
    %assign/vec4 v00000000024f9140_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000001fe160;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f8880_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000000001fe160;
T_11 ;
    %wait E_000000000247c4d0;
    %load/vec4 v00000000024f8ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000024f7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024f8880_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000000024f8740_0;
    %assign/vec4 v00000000024f8880_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000236a750;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f8c40_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000236a750;
T_13 ;
    %wait E_000000000247bbd0;
    %load/vec4 v00000000024f8a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000024f9640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024f8c40_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000024f9000_0;
    %assign/vec4 v00000000024f8c40_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000236a8d0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f7f20_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000000000236a8d0;
T_15 ;
    %wait E_000000000247bc50;
    %load/vec4 v00000000024f8380_0;
    %assign/vec4 v00000000024f7f20_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000236cd70;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f9280_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000000000236cd70;
T_17 ;
    %wait E_0000000002475690;
    %load/vec4 v00000000024f8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000000024f8d80_0;
    %assign/vec4 v00000000024f9280_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000236cef0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f7c00_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000000000236cef0;
T_19 ;
    %wait E_0000000002474dd0;
    %load/vec4 v00000000024f9fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024f7c00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000024f93c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v00000000024f9320_0;
    %assign/vec4 v00000000024f7c00_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000000023750f0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f9f30_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000000023750f0;
T_21 ;
    %wait E_00000000024757d0;
    %load/vec4 v00000000024fa250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024f9f30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000024fb010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v00000000024fac50_0;
    %assign/vec4 v00000000024f9f30_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000002375270;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fb8d0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000000002375270;
T_23 ;
    %wait E_0000000002474e10;
    %load/vec4 v00000000024fb470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000000024fb330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024fb8d0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000000024fad90_0;
    %assign/vec4 v00000000024fb8d0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000002379870;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f9d50_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000000002379870;
T_25 ;
    %wait E_0000000002475110;
    %load/vec4 v00000000024fa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v00000000024f9c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024f9d50_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v00000000024f9cb0_0;
    %assign/vec4 v00000000024f9d50_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000000023799f0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fa610_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_00000000023799f0;
T_27 ;
    %wait E_0000000002475150;
    %load/vec4 v00000000024fa890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024fa610_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000024fab10_0;
    %assign/vec4 v00000000024fa610_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000000023817b0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fb0b0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000000023817b0;
T_29 ;
    %wait E_0000000002478390;
    %load/vec4 v00000000024fa390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024fb0b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000000024fa1b0_0;
    %assign/vec4 v00000000024fb0b0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000002381930;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fb5b0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0000000002381930;
T_31 ;
    %wait E_0000000002477d50;
    %load/vec4 v00000000024fa2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024fb5b0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000000024fa110_0;
    %assign/vec4 v00000000024fb5b0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000000023ecac0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fb790_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_00000000023ecac0;
T_33 ;
    %wait E_0000000002478810;
    %load/vec4 v00000000024fb650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024fb790_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000000024fa430_0;
    %assign/vec4 v00000000024fb790_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000000023ecc40;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fb970_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_00000000023ecc40;
T_35 ;
    %wait E_00000000024783d0;
    %load/vec4 v00000000024fa570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024fb970_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000000024fa4d0_0;
    %assign/vec4 v00000000024fb970_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00000000023ecdc0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024f9df0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_00000000023ecdc0;
T_37 ;
    %wait E_0000000002478490;
    %load/vec4 v00000000024fa930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024f9df0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000000024fa750_0;
    %assign/vec4 v00000000024f9df0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000000023ecf40;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fabb0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_00000000023ecf40;
T_39 ;
    %wait E_0000000002478550;
    %load/vec4 v00000000024f9ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024fabb0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000024faa70_0;
    %assign/vec4 v00000000024fabb0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000000023ed6c0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fae30_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_00000000023ed6c0;
T_41 ;
    %wait E_0000000002478690;
    %load/vec4 v00000000024faed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024fae30_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v00000000024f9e90_0;
    %assign/vec4 v00000000024fae30_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_00000000023834d0;
T_42 ;
    %wait E_00000000023e9e80;
    %load/vec4 v00000000024feb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v00000000024fd780_0;
    %assign/vec4 v00000000024fdfa0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00000000023834d0;
T_43 ;
    %wait E_00000000023ea4c0;
    %load/vec4 v00000000024feb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v00000000024fd780_0;
    %assign/vec4 v00000000024fdc80_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_00000000023834d0;
T_44 ;
    %wait E_00000000023e9740;
    %load/vec4 v00000000024feb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v00000000024fda00_0;
    %assign/vec4 v00000000024fcba0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00000000023834d0;
T_45 ;
    %wait E_00000000023e9bc0;
    %load/vec4 v00000000024feb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v00000000024fde60_0;
    %assign/vec4 v00000000024fd820_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000023834d0;
T_46 ;
    %wait E_00000000023e9740;
    %load/vec4 v00000000024feb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v00000000024fe860_0;
    %assign/vec4 v00000000024fe900_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000002383350;
T_47 ;
    %wait E_00000000023e8f80;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v00000000024ff260_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v00000000024fdfa0_0;
    %store/vec4 v00000000024fd640_0, 0, 1;
T_47.0 ;
    %load/vec4 v00000000024fdc80_0;
    %store/vec4 v00000000024fce20_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000002383350;
T_48 ;
    %wait E_00000000023e8c00;
    %load/vec4 v00000000024fcb00_0;
    %assign/vec4 v00000000024fe040_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000002383350;
T_49 ;
    %wait E_00000000023e8880;
    %load/vec4 v00000000024fe040_0;
    %assign/vec4 v00000000024fe220_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000002383350;
T_50 ;
    %wait E_000000000247ac10;
    %load/vec4 v00000000024fe220_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v00000000024fcba0_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v00000000024fd820_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v00000000024fdd20_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000002383650;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002504210_0, 0, 32;
T_51.0 ;
    %load/vec4 v0000000002504210_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002504210_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0000000002504210_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
    %load/vec4 v0000000002504210_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002504210_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0000000002383650;
T_52 ;
    %wait E_00000000023e9980;
    %load/vec4 v0000000002504030_0;
    %load/vec4 v0000000002504990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 0, 4;
T_52.2 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.4 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.6 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.8 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.10 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.12 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.14 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.16 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.18 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.20 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.22 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.24 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.26 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.28 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.30 ;
    %load/vec4 v0000000002503630_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v00000000025033b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000000002503f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002503810, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000002383650;
T_53 ;
    %wait E_00000000023e9840;
    %load/vec4 v0000000002504710_0;
    %load/vec4 v0000000002504170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0000000002503ef0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000002503810, 4;
    %load/vec4 v0000000002503450_0;
    %inv;
    %and;
    %assign/vec4 v00000000025038b0_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_00000000023840d0;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000025025f0_0, 0, 32;
T_54.0 ;
    %load/vec4 v00000000025025f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025025f0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v00000000025025f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
    %load/vec4 v00000000025025f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000025025f0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_00000000023840d0;
T_55 ;
    %wait E_00000000023e9540;
    %load/vec4 v0000000002502e10_0;
    %load/vec4 v0000000002502410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 0, 4;
T_55.2 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.4 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.6 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.8 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.10 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.12 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.14 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.16 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.18 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.20 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.22 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.24 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.26 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.28 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.30 ;
    %load/vec4 v0000000002502eb0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0000000002502af0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000000002502c30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002502f50, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_00000000023840d0;
T_56 ;
    %wait E_00000000023ea340;
    %load/vec4 v0000000002502a50_0;
    %load/vec4 v0000000002502550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0000000002501470_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000002502f50, 4;
    %load/vec4 v0000000002502190_0;
    %inv;
    %and;
    %assign/vec4 v0000000002502050_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000002382ed0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002501ab0_0, 0, 32;
T_57.0 ;
    %load/vec4 v0000000002501ab0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002501ab0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0000000002501ab0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
    %load/vec4 v0000000002501ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002501ab0_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0000000002382ed0;
T_58 ;
    %wait E_00000000023e9a40;
    %load/vec4 v0000000002500f70_0;
    %load/vec4 v0000000002500b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 0, 4;
T_58.2 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.4 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.6 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.8 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.10 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.12 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.14 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.16 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.18 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.20 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.22 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.24 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.26 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.28 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.30 ;
    %load/vec4 v0000000002501f10_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v00000000025011f0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000000002501fb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002501dd0, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000002382ed0;
T_59 ;
    %wait E_00000000023e9ec0;
    %load/vec4 v0000000002501150_0;
    %load/vec4 v0000000002500ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v00000000025016f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000002501dd0, 4;
    %load/vec4 v0000000002503270_0;
    %inv;
    %and;
    %assign/vec4 v00000000025031d0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_00000000025090b0;
T_60 ;
    %wait E_00000000023e9f80;
    %load/vec4 v0000000002501e70_0;
    %load/vec4 v0000000002501c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000250ebf0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000000002501e70_0;
    %inv;
    %load/vec4 v0000000002501c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000250ebf0_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v000000000250ebf0_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0000000002509530;
T_61 ;
    %wait E_00000000023e9580;
    %load/vec4 v000000000250e010_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v000000000250e5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000250e330_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000000000250e010_0;
    %inv;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v000000000250e5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000250e330_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 0, 1, 4;
    %assign/vec4 v000000000250e330_0, 0;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000000002384250;
T_62 ;
    %vpi_call 3 13 "$display", "Buffer tri-estado de un bit" {0 0 0};
    %vpi_call 3 14 "$display", " Inp  Enable | Salida" {0 0 0};
    %vpi_call 3 15 "$display", "---------------" {0 0 0};
    %vpi_call 3 16 "$monitor", "  %b      %b    |  %b ", v000000000250d7f0_0, v000000000250d9d0_0, v000000000250d890_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000250d7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000250d7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d9d0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0000000002384250;
T_63 ;
    %delay 100, 0;
    %vpi_call 3 27 "$finish" {0 0 0};
    %end;
    .thread T_63;
    .scope S_0000000002384250;
T_64 ;
    %vpi_call 3 39 "$display", "Buffer tri-estado de un bit" {0 0 0};
    %vpi_call 3 40 "$display", " A  E | Y" {0 0 0};
    %vpi_call 3 41 "$display", "---------------" {0 0 0};
    %vpi_call 3 42 "$monitor", " %b  %b |  %b ", v000000000250eb50_0, v000000000250d930_0, v000000000250de30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000250eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d930_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d930_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d930_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000250eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d930_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000250d930_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0000000002384250;
T_65 ;
    %delay 100, 0;
    %vpi_call 3 53 "$finish" {0 0 0};
    %end;
    .thread T_65;
    .scope S_0000000002384250;
T_66 ;
    %vpi_call 3 57 "$dumpfile", "BUTRI_tb.vcd" {0 0 0};
    %vpi_call 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002384250 {0 0 0};
    %end;
    .thread T_66;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "C:\Users\Yefry Sajquiy\.apio\packages\toolchain-iverilog\vlib\cells_sim.v";
    "BUTRI_tb.v";
    "BUTRI.v";
