// Seed: 1754852280
module module_0;
  tri0 id_1;
  wire id_2;
  assign id_1 = id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output wire id_2,
    output logic id_3,
    input tri1 id_4,
    inout supply0 id_5,
    input wand id_6
);
  module_0 modCall_1 ();
  id_8 :
  assert property (@(negedge id_6 == id_5 && 1'b0) 1 !== id_5)
  else begin : LABEL_0
    id_3 <= {1{id_3++}};
  end
  always id_0 <= id_8;
endmodule
