

================================================================
== Vitis HLS Report for 'castOut'
================================================================
* Date:           Tue Feb 27 15:11:37 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        decode_11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      787|      787|  7.870 us|  7.870 us|  787|  787|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      785|      785|         3|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      15|      90|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_120_p2                     |         +|   0|  0|  17|          10|           1|
    |ap_condition_110                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_114_p2               |      icmp|   0|  0|  11|          10|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          24|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1      |   9|          2|   10|         20|
    |full_out_AXI_TDATA_blk_n  |   9|          2|    1|          2|
    |full_out_float9_blk_n     |   9|          2|    1|          2|
    |i_fu_64                   |   9|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   24|         48|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_64                           |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  15|   0|   15|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|                castOut|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|                castOut|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|                castOut|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|                castOut|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|                castOut|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|                castOut|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|                castOut|  return value|
|full_out_float9_dout            |   in|   32|     ap_fifo|        full_out_float9|       pointer|
|full_out_float9_num_data_valid  |   in|    2|     ap_fifo|        full_out_float9|       pointer|
|full_out_float9_fifo_cap        |   in|    2|     ap_fifo|        full_out_float9|       pointer|
|full_out_float9_empty_n         |   in|    1|     ap_fifo|        full_out_float9|       pointer|
|full_out_float9_read            |  out|    1|     ap_fifo|        full_out_float9|       pointer|
|full_out_AXI_TREADY             |   in|    1|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TVALID             |  out|    1|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TDEST              |  out|    6|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TDATA              |  out|   32|        axis|  full_out_AXI_V_data_V|       pointer|
|full_out_AXI_TKEEP              |  out|    4|        axis|  full_out_AXI_V_keep_V|       pointer|
|full_out_AXI_TSTRB              |  out|    4|        axis|  full_out_AXI_V_strb_V|       pointer|
|full_out_AXI_TUSER              |  out|    2|        axis|  full_out_AXI_V_user_V|       pointer|
|full_out_AXI_TLAST              |  out|    1|        axis|  full_out_AXI_V_last_V|       pointer|
|full_out_AXI_TID                |  out|    5|        axis|    full_out_AXI_V_id_V|       pointer|
+--------------------------------+-----+-----+------------+-----------------------+--------------+

