// Seed: 974637097
module module_0 (
    output tri id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4
    , id_10,
    input tri id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wand id_8
);
  wire id_11;
  wire id_12, id_13, id_14;
  wire id_15;
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  wire id_26;
  assign id_0 = 1;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input wand id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wire id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_1, id_4, id_4, id_5, id_6, id_1, id_1
  );
endmodule
