#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat May 14 15:50:06 2016
# Process ID: 7304
# Current directory: C:/snickerdoodle_GPIO/snickerdoodle_GPIO.runs/impl_1
# Command line: vivado.exe -log base_block_design_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source base_block_design_wrapper.tcl -notrace
# Log file: C:/snickerdoodle_GPIO/snickerdoodle_GPIO.runs/impl_1/base_block_design_wrapper.vdi
# Journal file: C:/snickerdoodle_GPIO/snickerdoodle_GPIO.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source base_block_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0_board.xdc] for cell 'base_block_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0_board.xdc] for cell 'base_block_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0.xdc] for cell 'base_block_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0.xdc] for cell 'base_block_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_1_0/base_block_design_axi_gpio_1_0_board.xdc] for cell 'base_block_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_1_0/base_block_design_axi_gpio_1_0_board.xdc] for cell 'base_block_design_i/axi_gpio_1/U0'
Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_1_0/base_block_design_axi_gpio_1_0.xdc] for cell 'base_block_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_1_0/base_block_design_axi_gpio_1_0.xdc] for cell 'base_block_design_i/axi_gpio_1/U0'
Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [c:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [C:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
Finished Parsing XDC File [C:/snickerdoodle_GPIO/snickerdoodle_GPIO.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 100 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 463.863 ; gain = 257.484
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 468.445 ; gain = 4.582
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 154a5efd5

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 195488a05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 923.953 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 42 cells.
Phase 2 Constant Propagation | Checksum: 11ba61c87

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.953 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 140 unconnected nets.
INFO: [Opt 31-11] Eliminated 191 unconnected cells.
Phase 3 Sweep | Checksum: ea274346

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 923.953 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 923.953 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ea274346

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 923.953 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ea274346

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 923.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 923.953 ; gain = 460.090
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 923.953 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_GPIO/snickerdoodle_GPIO.runs/impl_1/base_block_design_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 923.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 923.953 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 0a8d1876

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 923.953 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 0a8d1876

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 0a8d1876

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 25965f2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.230 ; gain = 14.277
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f5b6e3ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 124780b22

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.230 ; gain = 14.277
Phase 1.2.1 Place Init Design | Checksum: 11c5293ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.230 ; gain = 14.277
Phase 1.2 Build Placer Netlist Model | Checksum: 11c5293ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 11c5293ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.230 ; gain = 14.277
Phase 1 Placer Initialization | Checksum: 11c5293ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a5c061ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5c061ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b4e57949

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d5e82cf6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1d5e82cf6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13a4d9c5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13a4d9c5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 113a855a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: fa51eac4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: fa51eac4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: fa51eac4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 938.230 ; gain = 14.277
Phase 3 Detail Placement | Checksum: fa51eac4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1c5dcb266

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.703. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 177feccde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277
Phase 4.1 Post Commit Optimization | Checksum: 177feccde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 177feccde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 177feccde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 177feccde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17266740a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17266740a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277
Ending Placer Task | Checksum: b71551bc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 938.230 ; gain = 14.277
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 938.230 ; gain = 14.277
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 938.230 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 938.230 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 938.230 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 938.230 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1ea53a37 ConstDB: 0 ShapeSum: 98701785 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18a9cc0cd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18a9cc0cd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18a9cc0cd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18a9cc0cd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1004.387 ; gain = 66.156
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16815f5de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1004.387 ; gain = 66.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.747 | TNS=0.000  | WHS=-0.145 | THS=-40.329|

Phase 2 Router Initialization | Checksum: 1692c96d2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f3c89c2a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a668138b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.166 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2150a626c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156
Phase 4 Rip-up And Reroute | Checksum: 2150a626c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 151fcd99f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.180 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 151fcd99f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 151fcd99f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156
Phase 5 Delay and Skew Optimization | Checksum: 151fcd99f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1345a54f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.180 | TNS=0.000  | WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b4aa9fb4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156
Phase 6 Post Hold Fix | Checksum: 1b4aa9fb4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.28801 %
  Global Horizontal Routing Utilization  = 1.35593 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 197360974

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 197360974

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13af481c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.180 | TNS=0.000  | WHS=0.080  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13af481c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.387 ; gain = 66.156

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1004.387 ; gain = 66.156
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1004.387 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_GPIO/snickerdoodle_GPIO.runs/impl_1/base_block_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat May 14 15:51:20 2016...
