Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80136d5dd4dc4d85853f05ffa5a66a1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_memory_behav xil_defaultlib.tb_memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/Users/Usuario/parafabian/Risc-V-Memory/Risc-V-Memory.srcs/sim_1/new/estimulos_memory.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.My_memory_n8
Compiling module xil_defaultlib.tb_memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_memory_behav
