# This is a Makefile for building and running a project

# Define variables
CC = gcc
CFLAGS = -Wall -g

# Build target
all: project

# Compile source files
main.o: main.c
    $(CC) $(CFLAGS) -c main.c

helper.o: helper.c
    $(CC) $(CFLAGS) -c helper.c

# Link object files and create executable
project: main.o helper.o
    $(CC) $(CFLAGS) main.o helper.o -o project

# Clean up object files and executable
clean:
    rm *.o project

# Define phony targets
.PHONY: all clean