// SRAM example waveform diagram used to create waveforms.png file
// See http://wavedrom.com
//
// Render as .png or .svg file by pasting this file into the online editor here: http://wavedrom.com/editor.html

{signal: [
  [ "FPGA -> SRAM", 
   {name: 'clk',               wave:'p........', period:2 },
   {name: 'req',               wave:'0.1.....0.........'},
   {name: 'ready',             wave:'0.1.0.1.0.........'},
   {name: 'rd',                wave:'x.0.1...x.........'},
   {name: "be[1:0]",           wave:'x.=.=...x.........'},
   {name: 'addr',              wave:'x.3.4...x.........', data: "WR RD"},
   {name: 'wr_data',           wave:'x.3.x.............'},
   ],
  {                                              node: '......1...2'},
  [ "SRAM IOs", 
   {name: 'A[17:0]',        wave: 'x.....3...4...x...', node: '......a...b...c'},
   {name: 'CE_',            wave: '1.....0...0...1...'},
   {name: 'LB_/UB_',        wave: '1.....0...0...1...' },
   {name: 'WE_',            wave: '1......0.1........', node: '.........f..'},
   {name: 'DIN',            wave: 'x.....3...x.......'},
   {name: 'OE_',            wave: '1..........0.1....'},
   {name: 'DOUT',           wave: "x..........4.x....", node: '.............z'},
   {name: 'IO[15:0]',       wave: "z.....3...z4.z....", data:"FPGA SRAM"},
   ], 
  [ "SRAM -> FPGA", 
   {name: 'clk',               wave:'p........', period:2 },
   {name: 'rd_data_sample',    wave:'x............4.x..'},
   {name: 'rd_vld',            wave:'0.............1.0.'},
   {name: 'rd_data',           wave:'x.............4.x.'},

   ],
 ],
 edge: [
   '1<->2 tRC (20ns>10ns)',
   'b~>z tAA (15ns > 10ns)',
   'a~>f tAW (15ns > 8ns)',  
   'e<->f tRC (20ns>10ns)',
  ],
  config: { hscale: 1 }
}
