
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003526                       # Number of seconds simulated
sim_ticks                                  3526067349                       # Number of ticks simulated
final_tick                               529846701447                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164930                       # Simulator instruction rate (inst/s)
host_op_rate                                   208439                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 288366                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887356                       # Number of bytes of host memory used
host_seconds                                 12227.77                       # Real time elapsed on the host
sim_insts                                  2016723731                       # Number of instructions simulated
sim_ops                                    2548744477                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       117248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       210816                       # Number of bytes read from this memory
system.physmem.bytes_read::total               338688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       193664                       # Number of bytes written to this memory
system.physmem.bytes_written::total            193664                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          916                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1647                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2646                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1513                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1513                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1452043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33251776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1560946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59787854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                96052618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1452043                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1560946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3012988                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54923511                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54923511                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54923511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1452043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33251776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1560946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59787854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150976129                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8455798                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3135039                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552324                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213078                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1319461                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1226299                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          331504                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9477                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3292247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17116664                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3135039                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1557803                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3796405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1092311                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        457023                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1613515                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        87356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8423005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.514135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4626600     54.93%     54.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          392717      4.66%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          392780      4.66%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          489079      5.81%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          148901      1.77%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          193416      2.30%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          159807      1.90%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          148108      1.76%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1871597     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8423005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370756                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.024252                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3451802                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       430506                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3629175                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34526                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876990                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531988                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20414957                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1945                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876990                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3609352                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48885                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       200423                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3503873                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       183476                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19709038                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        113752                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49449                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27673684                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91835985                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91835985                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191644                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10481995                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3649                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           505156                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1826023                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8880                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       290671                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18524507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3662                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14923435                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30861                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6166350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18624994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          178                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8423005                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771747                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910390                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2984371     35.43%     35.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753261     20.82%     56.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1172783     13.92%     70.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       813875      9.66%     79.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       810263      9.62%     89.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       388706      4.61%     94.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       369852      4.39%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59863      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70031      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8423005                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          95215     75.76%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15670     12.47%     88.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14796     11.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12472932     83.58%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186912      1.25%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1477400      9.90%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       784485      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14923435                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.764876                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             125681                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008422                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38426417                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24694649                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14508417                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15049116                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18672                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       704072                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231158                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876990                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25982                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4365                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18528172                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1826023                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943657                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1926                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       119664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249925                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14665713                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1378827                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       257722                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2136750                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2094797                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            757923                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734397                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14525211                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14508417                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9419825                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26584721                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.715795                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354332                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6201295                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214601                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7546015                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633564                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2962522     39.26%     39.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2064554     27.36%     66.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840950     11.14%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       455796      6.04%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       400149      5.30%     89.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       163445      2.17%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182968      2.42%     93.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       107622      1.43%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368009      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7546015                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834444                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121945                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788603                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096921                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368009                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25706029                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37934205                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  32793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845580                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845580                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.182620                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.182620                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65832215                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20166928                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18851418                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3478                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8455798                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3075006                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2504503                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206044                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1253910                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1190207                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324353                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9132                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3065931                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16979415                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3075006                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1514560                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3737735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1110663                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        619807                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1500530                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8324250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4586515     55.10%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          325530      3.91%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          267610      3.21%     62.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          641519      7.71%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          173580      2.09%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          229565      2.76%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          158332      1.90%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93315      1.12%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1848284     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8324250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363657                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008020                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3199434                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       606487                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3594885                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22968                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        900469                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       522571                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20349881                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1637                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        900469                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3433869                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107852                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       159806                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3378503                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       343744                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19631237                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          278                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137375                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       112053                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           61                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27435039                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91664794                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91664794                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16821916                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10612963                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4137                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2494                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           966186                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1849793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       959496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19258                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       318527                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18532838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4143                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14688685                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30105                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6391910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19704012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          796                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8324250                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764566                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2904543     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1785932     21.45%     56.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1157438     13.90%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       863395     10.37%     80.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       749241      9.00%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       392509      4.72%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332488      3.99%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66377      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72327      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8324250                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87270     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19753     15.68%     84.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18943     15.04%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12208003     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204842      1.39%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1640      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1467370      9.99%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806830      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14688685                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737114                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125969                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008576                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37857694                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24929067                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14313139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14814654                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56317                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       735594                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       245142                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        900469                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59214                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7988                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18536982                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41930                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1849793                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       959496                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2472                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          178                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242238                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14456940                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1375597                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231745                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2162027                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2037313                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            786430                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709707                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14322994                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14313139                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9309085                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26453034                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692701                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351910                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9858262                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12116505                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6420550                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3347                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209460                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7423781                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632120                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145885                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2875900     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2059251     27.74%     66.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830628     11.19%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       478855      6.45%     84.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381433      5.14%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159163      2.14%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188952      2.55%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92618      1.25%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356981      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7423781                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9858262                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12116505                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1828533                       # Number of memory references committed
system.switch_cpus1.commit.loads              1114190                       # Number of loads committed
system.switch_cpus1.commit.membars               1664                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1737974                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10920799                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247032                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356981                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25603699                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37975300                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 131548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9858262                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12116505                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9858262                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857737                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857737                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165858                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165858                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65041109                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19758446                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18756823                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3342                       # number of misc regfile writes
system.l2.replacements                           2649                       # number of replacements
system.l2.tagsinuse                       4093.202245                       # Cycle average of tags in use
system.l2.total_refs                           371733                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6745                       # Sample count of references to valid blocks.
system.l2.avg_refs                          55.112380                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            69.258498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     32.342110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    435.587967                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     34.177007                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    765.753300                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1057.034626                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1699.048736                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016909                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.007896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.106345                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.008344                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.186951                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.258065                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.414807                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999317                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2892                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3837                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6731                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2985                       # number of Writeback hits
system.l2.Writeback_hits::total                  2985                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    87                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2931                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3885                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6818                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2931                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3885                       # number of overall hits
system.l2.overall_hits::total                    6818                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          916                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1645                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2644                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          916                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1647                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2646                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          916                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1647                       # number of overall misses
system.l2.overall_misses::total                  2646                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1762748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     43779312                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2105424                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     73825026                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       121472510                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       104298                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        104298                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1762748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     43779312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2105424                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     73929324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        121576808                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1762748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     43779312                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2105424                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     73929324                       # number of overall miss cycles
system.l2.overall_miss_latency::total       121576808                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5482                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9375                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2985                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2985                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                89                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9464                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9464                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.240546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.300073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.282027                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.040000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.022472                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.238108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.297722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.279586                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.238108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.297722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.279586                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44068.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47794.008734                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48963.348837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44878.435258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45942.704236                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        52149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        52149                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44068.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47794.008734                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48963.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44887.264117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45947.395314                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44068.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47794.008734                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48963.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44887.264117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45947.395314                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1513                       # number of writebacks
system.l2.writebacks::total                      1513                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          916                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1645                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2644                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2646                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1532903                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     38484279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1857828                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     64257274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    106132284                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        93078                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        93078                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1532903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     38484279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1857828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     64350352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    106225362                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1532903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     38484279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1857828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     64350352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    106225362                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.240546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.300073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.282027                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.040000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.022472                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.238108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.297722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.279586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.238108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.297722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.279586                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38322.575000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42013.405022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43205.302326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39062.172644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40140.803328                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        46539                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        46539                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38322.575000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42013.405022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43205.302326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39071.251973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40145.639456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38322.575000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42013.405022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43205.302326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39071.251973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40145.639456                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.213557                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001622234                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1967823.642436                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.213557                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061240                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811240                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1613465                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1613465                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1613465                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1613465                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1613465                       # number of overall hits
system.cpu0.icache.overall_hits::total        1613465                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2615747                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2615747                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2615747                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2615747                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2615747                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2615747                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1613515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1613515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1613515                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1613515                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1613515                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1613515                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52314.940000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52314.940000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52314.940000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52314.940000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52314.940000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52314.940000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2135296                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2135296                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2135296                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2135296                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2135296                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2135296                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52080.390244                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52080.390244                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52080.390244                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52080.390244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52080.390244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52080.390244                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3847                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147902644                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4103                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36047.439435                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.688453                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.311547                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.858158                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.141842                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1080675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1080675                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708746                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708746                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1869                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1869                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1789421                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1789421                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1789421                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1789421                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7465                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7465                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          165                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7630                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7630                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7630                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7630                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    218119394                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    218119394                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6088337                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6088337                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    224207731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    224207731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    224207731                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    224207731                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1088140                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1088140                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1797051                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1797051                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1797051                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1797051                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006860                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006860                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000233                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004246                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004246                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004246                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004246                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29218.940924                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29218.940924                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36899.012121                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36899.012121                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29385.023722                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29385.023722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29385.023722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29385.023722                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          861                       # number of writebacks
system.cpu0.dcache.writebacks::total              861                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3657                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3657                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          126                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3783                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3783                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3783                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3783                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3808                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3808                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3847                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3847                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     72117574                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     72117574                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1079042                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1079042                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     73196616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     73196616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     73196616                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     73196616                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002141                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002141                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18938.438550                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18938.438550                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27667.743590                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27667.743590                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19026.934234                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19026.934234                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19026.934234                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19026.934234                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.013440                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998374753                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1927364.388031                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.013440                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064124                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823739                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1500480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1500480                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1500480                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1500480                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1500480                       # number of overall hits
system.cpu1.icache.overall_hits::total        1500480                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2745757                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2745757                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2745757                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2745757                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2745757                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2745757                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1500530                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1500530                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1500530                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1500530                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1500530                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1500530                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54915.140000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54915.140000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54915.140000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54915.140000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54915.140000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54915.140000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2349500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2349500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2349500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2349500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2349500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2349500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53397.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53397.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53397.727273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53397.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53397.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53397.727273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5532                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157194694                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5788                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27158.723912                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.329060                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.670940                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872379                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127621                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1044418                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1044418                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710397                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1858                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1858                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1671                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1671                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1754815                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1754815                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1754815                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1754815                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13985                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13985                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          433                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          433                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14418                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14418                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14418                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14418                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    512724237                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    512724237                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18211909                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18211909                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    530936146                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    530936146                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    530936146                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    530936146                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1058403                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1058403                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       710830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       710830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1671                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1671                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1769233                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1769233                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1769233                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1769233                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013213                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000609                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008149                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008149                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008149                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008149                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36662.440972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36662.440972                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 42059.836028                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42059.836028                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36824.535026                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36824.535026                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36824.535026                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36824.535026                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        43384                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        21692                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2124                       # number of writebacks
system.cpu1.dcache.writebacks::total             2124                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8503                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          383                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          383                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8886                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8886                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5482                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5532                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5532                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5532                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5532                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    109170296                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    109170296                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1095781                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1095781                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    110266077                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    110266077                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    110266077                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    110266077                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003127                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003127                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003127                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003127                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19914.318862                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19914.318862                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21915.620000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21915.620000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19932.407267                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19932.407267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19932.407267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19932.407267                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
