<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0x20" width="32" name="DMA" description="PCC DMA Register">
    <alias type="id" value="PCC_8"/>
    <alias type="CMSIS" value="PCC_DMA"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_DMA_CGC(x)"/>
      <bit_field_value name="DMA_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="DMA_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_DMA_PR(x)"/>
      <bit_field_value name="DMA_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="DMA_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x34" width="32" name="MPU" description="PCC MPU Register">
    <alias type="id" value="PCC_13"/>
    <alias type="CMSIS" value="PCC_MPU"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_MPU_CGC(x)"/>
      <bit_field_value name="MPU_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="MPU_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_MPU_PR(x)"/>
      <bit_field_value name="MPU_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="MPU_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x80" width="32" name="FTFC" description="PCC FTFC Register">
    <alias type="id" value="PCC_32"/>
    <alias type="CMSIS" value="PCC_FTFC"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FTFC_CGC(x)"/>
      <bit_field_value name="FTFC_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FTFC_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FTFC_PR(x)"/>
      <bit_field_value name="FTFC_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FTFC_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x84" width="32" name="DMAMUX" description="PCC DMAMUX Register">
    <alias type="id" value="PCC_33"/>
    <alias type="CMSIS" value="PCC_DMAMUX"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_DMAMUX_CGC(x)"/>
      <bit_field_value name="DMAMUX_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="DMAMUX_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_DMAMUX_PR(x)"/>
      <bit_field_value name="DMAMUX_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="DMAMUX_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x90" width="32" name="FlexCAN0" description="PCC FlexCAN0 Register">
    <alias type="id" value="PCC_36"/>
    <alias type="CMSIS" value="PCC_FLEXCAN0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FLEXCAN0_CGC(x)"/>
      <bit_field_value name="FlexCAN0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FlexCAN0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FLEXCAN0_PR(x)"/>
      <bit_field_value name="FlexCAN0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FlexCAN0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x94" width="32" name="FlexCAN1" description="PCC FlexCAN1 Register">
    <alias type="id" value="PCC_37"/>
    <alias type="CMSIS" value="PCC_FLEXCAN1"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FLEXCAN1_CGC(x)"/>
      <bit_field_value name="FlexCAN1_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FlexCAN1_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FLEXCAN1_PR(x)"/>
      <bit_field_value name="FlexCAN1_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FlexCAN1_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x98" width="32" name="FTM3" description="PCC FTM3 Register">
    <alias type="id" value="PCC_38"/>
    <alias type="CMSIS" value="PCC_FTM3"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_FTM3_PCS(x)"/>
      <bit_field_value name="FTM3_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled) An external clock can be enabled for this peripheral."/>
      <bit_field_value name="FTM3_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="FTM3_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="FTM3_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="FTM3_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="FTM3_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="FTM3_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="FTM3_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FTM3_CGC(x)"/>
      <bit_field_value name="FTM3_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FTM3_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FTM3_PR(x)"/>
      <bit_field_value name="FTM3_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FTM3_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x9C" width="32" name="ADC1" description="PCC ADC1 Register">
    <alias type="id" value="PCC_39"/>
    <alias type="CMSIS" value="PCC_ADC1"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_ADC1_PCS(x)"/>
      <bit_field_value name="ADC1_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="ADC1_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="ADC1_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="ADC1_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="ADC1_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="ADC1_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="ADC1_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="ADC1_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_ADC1_CGC(x)"/>
      <bit_field_value name="ADC1_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="ADC1_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_ADC1_PR(x)"/>
      <bit_field_value name="ADC1_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="ADC1_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xAC" width="32" name="FlexCAN2" description="PCC FlexCAN2 Register">
    <alias type="id" value="PCC_43"/>
    <alias type="CMSIS" value="PCC_FLEXCAN2"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FLEXCAN2_CGC(x)"/>
      <bit_field_value name="FlexCAN2_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FlexCAN2_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FLEXCAN2_PR(x)"/>
      <bit_field_value name="FlexCAN2_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FlexCAN2_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xB0" width="32" name="LPSPI0" description="PCC LPSPI0 Register">
    <alias type="id" value="PCC_44"/>
    <alias type="CMSIS" value="PCC_LPSPI0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_LPSPI0_PCS(x)"/>
      <bit_field_value name="LPSPI0_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="LPSPI0_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="LPSPI0_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="LPSPI0_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="LPSPI0_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="LPSPI0_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="LPSPI0_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="LPSPI0_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_LPSPI0_CGC(x)"/>
      <bit_field_value name="LPSPI0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="LPSPI0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_LPSPI0_PR(x)"/>
      <bit_field_value name="LPSPI0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="LPSPI0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xB4" width="32" name="LPSPI1" description="PCC LPSPI1 Register">
    <alias type="id" value="PCC_45"/>
    <alias type="CMSIS" value="PCC_LPSPI1"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_LPSPI1_PCS(x)"/>
      <bit_field_value name="LPSPI1_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="LPSPI1_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="LPSPI1_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="LPSPI1_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="LPSPI1_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="LPSPI1_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="LPSPI1_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="LPSPI1_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_LPSPI1_CGC(x)"/>
      <bit_field_value name="LPSPI1_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="LPSPI1_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_LPSPI1_PR(x)"/>
      <bit_field_value name="LPSPI1_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="LPSPI1_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xC4" width="32" name="PDB1" description="PCC PDB1 Register">
    <alias type="id" value="PCC_49"/>
    <alias type="CMSIS" value="PCC_PDB1"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PDB1_CGC(x)"/>
      <bit_field_value name="PDB1_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PDB1_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PDB1_PR(x)"/>
      <bit_field_value name="PDB1_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PDB1_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xC8" width="32" name="CRC" description="PCC CRC Register">
    <alias type="id" value="PCC_50"/>
    <alias type="CMSIS" value="PCC_CRC"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_CRC_CGC(x)"/>
      <bit_field_value name="CRC_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="CRC_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_CRC_PR(x)"/>
      <bit_field_value name="CRC_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="CRC_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xD8" width="32" name="PDB0" description="PCC PDB0 Register">
    <alias type="id" value="PCC_54"/>
    <alias type="CMSIS" value="PCC_PDB0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PDB0_CGC(x)"/>
      <bit_field_value name="PDB0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PDB0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PDB0_PR(x)"/>
      <bit_field_value name="PDB0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PDB0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xDC" width="32" name="LPIT" description="PCC LPIT Register">
    <alias type="id" value="PCC_55"/>
    <alias type="CMSIS" value="PCC_LPIT"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_LPIT_PCS(x)"/>
      <bit_field_value name="LPIT_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="LPIT_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="LPIT_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="LPIT_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="LPIT_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="LPIT_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="LPIT_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="LPIT_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_LPIT_CGC(x)"/>
      <bit_field_value name="LPIT_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="LPIT_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_LPIT_PR(x)"/>
      <bit_field_value name="LPIT_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="LPIT_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xE0" width="32" name="FTM0" description="PCC FTM0 Register">
    <alias type="id" value="PCC_56"/>
    <alias type="CMSIS" value="PCC_FTM0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_FTM0_PCS(x)"/>
      <bit_field_value name="FTM0_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled) An external clock can be enabled for this peripheral."/>
      <bit_field_value name="FTM0_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="FTM0_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="FTM0_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="FTM0_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="FTM0_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="FTM0_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="FTM0_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FTM0_CGC(x)"/>
      <bit_field_value name="FTM0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FTM0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FTM0_PR(x)"/>
      <bit_field_value name="FTM0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FTM0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xE4" width="32" name="FTM1" description="PCC FTM1 Register">
    <alias type="id" value="PCC_57"/>
    <alias type="CMSIS" value="PCC_FTM1"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_FTM1_PCS(x)"/>
      <bit_field_value name="FTM1_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled) An external clock can be enabled for this peripheral."/>
      <bit_field_value name="FTM1_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="FTM1_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="FTM1_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="FTM1_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="FTM1_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="FTM1_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="FTM1_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FTM1_CGC(x)"/>
      <bit_field_value name="FTM1_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FTM1_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FTM1_PR(x)"/>
      <bit_field_value name="FTM1_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FTM1_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xE8" width="32" name="FTM2" description="PCC FTM2 Register">
    <alias type="id" value="PCC_58"/>
    <alias type="CMSIS" value="PCC_FTM2"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_FTM2_PCS(x)"/>
      <bit_field_value name="FTM2_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled) An external clock can be enabled for this peripheral."/>
      <bit_field_value name="FTM2_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="FTM2_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="FTM2_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="FTM2_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="FTM2_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="FTM2_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="FTM2_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FTM2_CGC(x)"/>
      <bit_field_value name="FTM2_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FTM2_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FTM2_PR(x)"/>
      <bit_field_value name="FTM2_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FTM2_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xEC" width="32" name="ADC0" description="PCC ADC0 Register">
    <alias type="id" value="PCC_59"/>
    <alias type="CMSIS" value="PCC_ADC0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_ADC0_PCS(x)"/>
      <bit_field_value name="ADC0_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="ADC0_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="ADC0_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="ADC0_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="ADC0_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="ADC0_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="ADC0_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="ADC0_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_ADC0_CGC(x)"/>
      <bit_field_value name="ADC0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="ADC0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_ADC0_PR(x)"/>
      <bit_field_value name="ADC0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="ADC0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0xF4" width="32" name="RTC" description="PCC RTC Register">
    <alias type="id" value="PCC_61"/>
    <alias type="CMSIS" value="PCC_RTC"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_RTC_CGC(x)"/>
      <bit_field_value name="RTC_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="RTC_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_RTC_PR(x)"/>
      <bit_field_value name="RTC_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="RTC_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x100" width="32" name="LPTMR0" description="PCC LPTMR0 Register">
    <alias type="id" value="PCC_64"/>
    <alias type="CMSIS" value="PCC_LPTMR0"/>
    <bit_field offset="0" width="3" name="PCD" access="RW" reset_value="0" description="Peripheral Clock Divider Select">
      <alias type="CMSIS" value="PCC_PCC_LPTMR0_PCD(x)"/>
      <bit_field_value name="LPTMR0_PCD_0b000" value="0b000" description="Divide by 1."/>
      <bit_field_value name="LPTMR0_PCD_0b001" value="0b001" description="Divide by 2."/>
      <bit_field_value name="LPTMR0_PCD_0b010" value="0b010" description="Divide by 3."/>
      <bit_field_value name="LPTMR0_PCD_0b011" value="0b011" description="Divide by 4."/>
      <bit_field_value name="LPTMR0_PCD_0b100" value="0b100" description="Divide by 5."/>
      <bit_field_value name="LPTMR0_PCD_0b101" value="0b101" description="Divide by 6."/>
      <bit_field_value name="LPTMR0_PCD_0b110" value="0b110" description="Divide by 7."/>
      <bit_field_value name="LPTMR0_PCD_0b111" value="0b111" description="Divide by 8."/>
    </bit_field>
    <bit_field offset="3" width="1" name="FRAC" access="RW" reset_value="0" description="Peripheral Clock Divider Fraction">
      <alias type="CMSIS" value="PCC_PCC_LPTMR0_FRAC(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_LPTMR0_PCS(x)"/>
      <bit_field_value name="LPTMR0_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="LPTMR0_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="LPTMR0_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="LPTMR0_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="LPTMR0_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="LPTMR0_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="LPTMR0_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="LPTMR0_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_LPTMR0_CGC(x)"/>
      <bit_field_value name="LPTMR0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="LPTMR0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_LPTMR0_PR(x)"/>
      <bit_field_value name="LPTMR0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="LPTMR0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x118" width="32" name="ATX" description="PCC ATX Register">
    <alias type="id" value="PCC_70"/>
    <alias type="CMSIS" value="PCC_ATX"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_ATX_CGC(x)"/>
      <bit_field_value name="ATX_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="ATX_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_ATX_PR(x)"/>
      <bit_field_value name="ATX_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="ATX_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x120" width="32" name="SIM" description="PCC SIM Register">
    <alias type="id" value="PCC_72"/>
    <alias type="CMSIS" value="PCC_SIM"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_SIM_CGC(x)"/>
      <bit_field_value name="SIM_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="SIM_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_SIM_PR(x)"/>
      <bit_field_value name="SIM_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="SIM_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x124" width="32" name="PORTA" description="PCC PORTA Register">
    <alias type="id" value="PCC_73"/>
    <alias type="CMSIS" value="PCC_PORTA"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PORTA_CGC(x)"/>
      <bit_field_value name="PORTA_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PORTA_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PORTA_PR(x)"/>
      <bit_field_value name="PORTA_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PORTA_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x128" width="32" name="PORTB" description="PCC PORTB Register">
    <alias type="id" value="PCC_74"/>
    <alias type="CMSIS" value="PCC_PORTB"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PORTB_CGC(x)"/>
      <bit_field_value name="PORTB_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PORTB_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PORTB_PR(x)"/>
      <bit_field_value name="PORTB_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PORTB_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x12C" width="32" name="PORTC" description="PCC PORTC Register">
    <alias type="id" value="PCC_75"/>
    <alias type="CMSIS" value="PCC_PORTC"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PORTC_CGC(x)"/>
      <bit_field_value name="PORTC_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PORTC_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PORTC_PR(x)"/>
      <bit_field_value name="PORTC_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PORTC_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x130" width="32" name="PORTD" description="PCC PORTD Register">
    <alias type="id" value="PCC_76"/>
    <alias type="CMSIS" value="PCC_PORTD"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PORTD_CGC(x)"/>
      <bit_field_value name="PORTD_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PORTD_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PORTD_PR(x)"/>
      <bit_field_value name="PORTD_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PORTD_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x134" width="32" name="PORTE" description="PCC PORTE Register">
    <alias type="id" value="PCC_77"/>
    <alias type="CMSIS" value="PCC_PORTE"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PORTE_CGC(x)"/>
      <bit_field_value name="PORTE_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PORTE_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PORTE_PR(x)"/>
      <bit_field_value name="PORTE_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PORTE_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x148" width="32" name="WDOG" description="PCC WDOG Register">
    <alias type="id" value="PCC_82"/>
    <alias type="CMSIS" value="PCC_WDOG"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_WDOG_CGC(x)"/>
      <bit_field_value name="WDOG_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="WDOG_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_WDOG_PR(x)"/>
      <bit_field_value name="WDOG_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="WDOG_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x150" width="32" name="SAI0" description="PCC SAI0 Register">
    <alias type="id" value="PCC_84"/>
    <alias type="CMSIS" value="PCC_SAI0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_SAI0_CGC(x)"/>
      <bit_field_value name="SAI0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="SAI0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_SAI0_PR(x)"/>
      <bit_field_value name="SAI0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="SAI0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x154" width="32" name="SAI1" description="PCC SAI1 Register">
    <alias type="id" value="PCC_85"/>
    <alias type="CMSIS" value="PCC_SAI1"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_SAI1_CGC(x)"/>
      <bit_field_value name="SAI1_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="SAI1_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_SAI1_PR(x)"/>
      <bit_field_value name="SAI1_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="SAI1_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x168" width="32" name="FlexIO" description="PCC FlexIO Register">
    <alias type="id" value="PCC_90"/>
    <alias type="CMSIS" value="PCC_FLEXIO"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_FLEXIO_PCS(x)"/>
      <bit_field_value name="FlexIO_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="FlexIO_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="FlexIO_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="FlexIO_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="FlexIO_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="FlexIO_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="FlexIO_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="FlexIO_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_FLEXIO_CGC(x)"/>
      <bit_field_value name="FlexIO_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="FlexIO_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_FLEXIO_PR(x)"/>
      <bit_field_value name="FlexIO_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="FlexIO_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x184" width="32" name="EWM" description="PCC EWM Register">
    <alias type="id" value="PCC_97"/>
    <alias type="CMSIS" value="PCC_EWM"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_EWM_CGC(x)"/>
      <bit_field_value name="EWM_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="EWM_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_EWM_PR(x)"/>
      <bit_field_value name="EWM_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="EWM_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x18C" width="32" name="TRGMUX" description="PCC TRGMUX Register">
    <alias type="id" value="PCC_99"/>
    <alias type="CMSIS" value="PCC_TRGMUX"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_TRGMUX_CGC(x)"/>
      <bit_field_value name="TRGMUX_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="TRGMUX_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_TRGMUX_PR(x)"/>
      <bit_field_value name="TRGMUX_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="TRGMUX_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x190" width="32" name="SCG" description="PCC SCG Register">
    <alias type="id" value="PCC_100"/>
    <alias type="CMSIS" value="PCC_SCG"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_SCG_CGC(x)"/>
      <bit_field_value name="SCG_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="SCG_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_SCG_PR(x)"/>
      <bit_field_value name="SCG_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="SCG_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x194" width="32" name="PCC" description="PCC PCC Register">
    <alias type="id" value="PCC_101"/>
    <alias type="CMSIS" value="PCC_PCC"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PCC_CGC(x)"/>
      <bit_field_value name="PCC_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PCC_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PCC_PR(x)"/>
      <bit_field_value name="PCC_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PCC_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x198" width="32" name="LPI2C0" description="PCC LPI2C0 Register">
    <alias type="id" value="PCC_102"/>
    <alias type="CMSIS" value="PCC_LPI2C0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_LPI2C0_PCS(x)"/>
      <bit_field_value name="LPI2C0_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="LPI2C0_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="LPI2C0_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="LPI2C0_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="LPI2C0_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="LPI2C0_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="LPI2C0_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="LPI2C0_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_LPI2C0_CGC(x)"/>
      <bit_field_value name="LPI2C0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="LPI2C0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_LPI2C0_PR(x)"/>
      <bit_field_value name="LPI2C0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="LPI2C0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x1A8" width="32" name="LPUART0" description="PCC LPUART0 Register">
    <alias type="id" value="PCC_106"/>
    <alias type="CMSIS" value="PCC_LPUART0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_LPUART0_PCS(x)"/>
      <bit_field_value name="LPUART0_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="LPUART0_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="LPUART0_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="LPUART0_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="LPUART0_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="LPUART0_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="LPUART0_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="LPUART0_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_LPUART0_CGC(x)"/>
      <bit_field_value name="LPUART0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="LPUART0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_LPUART0_PR(x)"/>
      <bit_field_value name="LPUART0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="LPUART0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x1AC" width="32" name="LPUART1" description="PCC LPUART1 Register">
    <alias type="id" value="PCC_107"/>
    <alias type="CMSIS" value="PCC_LPUART1"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <bit_field offset="24" width="3" name="PCS" access="RW" reset_value="2" description="Peripheral Clock Source Select">
      <alias type="CMSIS" value="PCC_PCC_LPUART1_PCS(x)"/>
      <bit_field_value name="LPUART1_PCS_0b000" value="0b000" description="Clock is off (or test clock is enabled)."/>
      <bit_field_value name="LPUART1_PCS_0b001" value="0b001" description="Clock option 1"/>
      <bit_field_value name="LPUART1_PCS_0b010" value="0b010" description="Clock option 2"/>
      <bit_field_value name="LPUART1_PCS_0b011" value="0b011" description="Clock option 3"/>
      <bit_field_value name="LPUART1_PCS_0b100" value="0b100" description="Clock option 4"/>
      <bit_field_value name="LPUART1_PCS_0b101" value="0b101" description="Clock option 5"/>
      <bit_field_value name="LPUART1_PCS_0b110" value="0b110" description="Clock option 6"/>
      <bit_field_value name="LPUART1_PCS_0b111" value="0b111" description="Clock option 7"/>
    </bit_field>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_LPUART1_CGC(x)"/>
      <bit_field_value name="LPUART1_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="LPUART1_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_LPUART1_PR(x)"/>
      <bit_field_value name="LPUART1_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="LPUART1_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x1CC" width="32" name="CMP0" description="PCC CMP0 Register">
    <alias type="id" value="PCC_115"/>
    <alias type="CMSIS" value="PCC_CMP0"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_CMP0_CGC(x)"/>
      <bit_field_value name="CMP0_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="CMP0_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_CMP0_PR(x)"/>
      <bit_field_value name="CMP0_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="CMP0_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x1D8" width="32" name="QSPI" description="PCC QSPI Register">
    <alias type="id" value="PCC_118"/>
    <alias type="CMSIS" value="PCC_QSPI"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RW" reset_value="0" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_QSPI_CGC(x)"/>
      <bit_field_value name="QSPI_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="QSPI_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_QSPI_PR(x)"/>
      <bit_field_value name="QSPI_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="QSPI_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x1F4" width="32" name="PMC" description="PCC PMC Register">
    <alias type="id" value="PCC_125"/>
    <alias type="CMSIS" value="PCC_PMC"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_PMC_CGC(x)"/>
      <bit_field_value name="PMC_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="PMC_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_PMC_PR(x)"/>
      <bit_field_value name="PMC_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="PMC_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x1F8" width="32" name="SMC" description="PCC SMC Register">
    <alias type="id" value="PCC_126"/>
    <alias type="CMSIS" value="PCC_SMC"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_SMC_CGC(x)"/>
      <bit_field_value name="SMC_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="SMC_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_SMC_PR(x)"/>
      <bit_field_value name="SMC_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="SMC_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
  <register offset="0x1FC" width="32" name="RCM" description="PCC RCM Register">
    <alias type="id" value="PCC_127"/>
    <alias type="CMSIS" value="PCC_RCM"/>
    <reserved_bit_field offset="0" width="3" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="20" reset_value="0"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <reserved_bit_field offset="27" width="2" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <bit_field offset="30" width="1" name="CGC" access="RO" reset_value="0x1" description="Clock Gate Control">
      <alias type="CMSIS" value="PCC_PCC_RCM_CGC(x)"/>
      <bit_field_value name="RCM_CGC_0b0" value="0b0" description="Clock disabled"/>
      <bit_field_value name="RCM_CGC_0b1" value="0b1" description="Clock enabled. The current clock selection and divider options are locked."/>
    </bit_field>
    <bit_field offset="31" width="1" name="PR" access="RO" reset_value="0x1" description="Present">
      <alias type="CMSIS" value="PCC_PCC_RCM_PR(x)"/>
      <bit_field_value name="RCM_PR_0b0" value="0b0" description="Peripheral is not present."/>
      <bit_field_value name="RCM_PR_0b1" value="0b1" description="Peripheral is present."/>
    </bit_field>
  </register>
</regs:peripheral>
