design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_cameraAndVGA_Drivers_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cameraAndVGA_Drivers_0_0/sim/design_1_cameraAndVGA_Drivers_0_0.vhd,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_i2c_sender_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_i2c_sender_0_0/sim/design_1_i2c_sender_0_0.vhd,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/62b6"
glbl.v,Verilog,xil_defaultlib,glbl.v
