

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Tue May  6 00:57:42 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_a_star_len_fu_370  |a_star_len  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |     7828|     7828|         3|          1|          1|  7827|       yes|
        |- WAYPOINT_EXTRACT_LOOP  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- PATHFINDING_LOOP       |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 31 15 
15 --> 17 16 
16 --> 15 
17 --> 24 18 
18 --> 19 24 
19 --> 20 
20 --> 21 
21 --> 22 18 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 30 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram"   --->   Operation 38 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%waypoints_x = alloca i64 1" [assessment/toplevel.cpp:252]   --->   Operation 39 'alloca' 'waypoints_x' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%waypoints_y = alloca i64 1" [assessment/toplevel.cpp:252]   --->   Operation 40 'alloca' 'waypoints_y' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%write_ln232 = write void @_ssdm_op_Write.s_axilite.volatile.i32P0A, i32 %code, i32 0" [assessment/toplevel.cpp:232]   --->   Operation 41 'write' 'write_ln232' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln233 = store i32 0, i32 %error_flag" [assessment/toplevel.cpp:233]   --->   Operation 42 'store' 'store_ln233' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63" [assessment/toplevel.cpp:238]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i62 %trunc_ln" [assessment/toplevel.cpp:238]   --->   Operation 44 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln238" [assessment/toplevel.cpp:238]   --->   Operation 45 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7827" [assessment/toplevel.cpp:238]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7827" [assessment/toplevel.cpp:238]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 48 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7827" [assessment/toplevel.cpp:238]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 49 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7827" [assessment/toplevel.cpp:238]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 50 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7827" [assessment/toplevel.cpp:238]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 51 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7827" [assessment/toplevel.cpp:238]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 7827, void @empty_7, void @empty_6, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_5, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty_5, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln223 = specmemcore void @_ssdm_op_SpecMemCore, i32 %closed_set, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:223]   --->   Operation 60 'specmemcore' 'specmemcore_ln223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln227 = specmemcore void @_ssdm_op_SpecMemCore, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:227]   --->   Operation 61 'specmemcore' 'specmemcore_ln227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln228 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_ram, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:228]   --->   Operation 62 'specmemcore' 'specmemcore_ln228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7827" [assessment/toplevel.cpp:238]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln238 = br void %load-store-loop" [assessment/toplevel.cpp:238]   --->   Operation 64 'br' 'br_ln238' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%loop_index = phi i13 0, void, i13 %empty_27, void %load-store-loop.split"   --->   Operation 65 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (1.67ns)   --->   "%empty_27 = add i13 %loop_index, i13 1"   --->   Operation 66 'add' 'empty_27' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (2.09ns)   --->   "%exitcond10 = icmp_eq  i13 %loop_index, i13 7827"   --->   Operation 68 'icmp' 'exitcond10' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7827, i64 7827, i64 7827"   --->   Operation 69 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond10, void %load-store-loop.split, void %memcpy-split"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 71 [1/1] (7.30ns)   --->   "%MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:238]   --->   Operation 71 'read' 'MAXI_addr_read' <Predicate = (!exitcond10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i13 %loop_index"   --->   Operation 72 'zext' 'loop_index_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %loop_index_cast"   --->   Operation 73 'getelementptr' 'local_ram_addr' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln238 = store i32 %MAXI_addr_read, i13 %local_ram_addr" [assessment/toplevel.cpp:238]   --->   Operation 74 'store' 'store_ln238' <Predicate = (!exitcond10)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7827> <RAM>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!exitcond10)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 76 [2/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:241]   --->   Operation 76 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7827> <RAM>
ST_12 : Operation 77 [2/2] (3.25ns)   --->   "%waypoint_count = load i32 1" [assessment/toplevel.cpp:242]   --->   Operation 77 'load' 'waypoint_count' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7827> <RAM>

State 13 <SV = 10> <Delay = 3.25>
ST_13 : Operation 78 [1/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:241]   --->   Operation 78 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7827> <RAM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %local_ram_load, i32 %world_size" [assessment/toplevel.cpp:241]   --->   Operation 79 'store' 'store_ln241' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/2] (3.25ns)   --->   "%waypoint_count = load i32 1" [assessment/toplevel.cpp:242]   --->   Operation 80 'load' 'waypoint_count' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7827> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i32 %waypoint_count" [assessment/toplevel.cpp:242]   --->   Operation 81 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 6.00>
ST_14 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln245 = add i32 %local_ram_load, i32 4294967295" [assessment/toplevel.cpp:245]   --->   Operation 82 'add' 'add_ln245' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln245 = icmp_ugt  i32 %add_ln245, i32 499" [assessment/toplevel.cpp:245]   --->   Operation 83 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln245_1 = add i32 %waypoint_count, i32 4294967294" [assessment/toplevel.cpp:245]   --->   Operation 84 'add' 'add_ln245_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln245_1 = icmp_ugt  i32 %add_ln245_1, i32 10" [assessment/toplevel.cpp:245]   --->   Operation 85 'icmp' 'icmp_ln245_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln245 = or i1 %icmp_ln245_1, i1 %icmp_ln245" [assessment/toplevel.cpp:245]   --->   Operation 86 'or' 'or_ln245' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %or_ln245, void %.lr.ph17.preheader, void" [assessment/toplevel.cpp:245]   --->   Operation 87 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph17"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!or_ln245)> <Delay = 1.58>

State 15 <SV = 12> <Delay = 5.16>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%i = phi i8 %i_1, void %.split6, i8 0, void %.lr.ph17.preheader"   --->   Operation 89 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i, i8 1" [assessment/toplevel.cpp:253]   --->   Operation 90 'add' 'i_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i8 %i" [assessment/toplevel.cpp:253]   --->   Operation 92 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (2.47ns)   --->   "%icmp_ln253 = icmp_ult  i32 %zext_ln253, i32 %waypoint_count" [assessment/toplevel.cpp:253]   --->   Operation 93 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %._crit_edge.loopexit, void %.split6" [assessment/toplevel.cpp:253]   --->   Operation 94 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i8 %i" [assessment/toplevel.cpp:253]   --->   Operation 95 'zext' 'zext_ln253_1' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (1.91ns)   --->   "%add_ln254 = add i9 %zext_ln253_1, i9 2" [assessment/toplevel.cpp:254]   --->   Operation 96 'add' 'add_ln254' <Predicate = (icmp_ln253)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i9 %add_ln254" [assessment/toplevel.cpp:254]   --->   Operation 97 'zext' 'zext_ln254' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%local_ram_addr_1 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln254" [assessment/toplevel.cpp:254]   --->   Operation 98 'getelementptr' 'local_ram_addr_1' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 99 [2/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:254]   --->   Operation 99 'load' 'wp' <Predicate = (icmp_ln253)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7827> <RAM>

State 16 <SV = 13> <Delay = 5.57>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [assessment/toplevel.cpp:253]   --->   Operation 100 'specloopname' 'specloopname_ln253' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_16 : Operation 101 [1/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:254]   --->   Operation 101 'load' 'wp' <Predicate = (icmp_ln253)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7827> <RAM>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %wp, i32 16, i32 31" [assessment/toplevel.cpp:255]   --->   Operation 102 'partselect' 'trunc_ln2' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i8 %i" [assessment/toplevel.cpp:255]   --->   Operation 103 'zext' 'zext_ln255' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%waypoints_x_addr = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln255" [assessment/toplevel.cpp:255]   --->   Operation 104 'getelementptr' 'waypoints_x_addr' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln255 = store i16 %trunc_ln2, i4 %waypoints_x_addr" [assessment/toplevel.cpp:255]   --->   Operation 105 'store' 'store_ln255' <Predicate = (icmp_ln253)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %wp" [assessment/toplevel.cpp:256]   --->   Operation 106 'trunc' 'trunc_ln256' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%waypoints_y_addr = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln255" [assessment/toplevel.cpp:256]   --->   Operation 107 'getelementptr' 'waypoints_y_addr' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln256 = store i16 %trunc_ln256, i4 %waypoints_y_addr" [assessment/toplevel.cpp:256]   --->   Operation 108 'store' 'store_ln256' <Predicate = (icmp_ln253)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph17"   --->   Operation 109 'br' 'br_ln0' <Predicate = (icmp_ln253)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 5.07>
ST_17 : Operation 110 [1/1] (1.82ns)   --->   "%add_ln261 = add i9 %trunc_ln242, i9 511" [assessment/toplevel.cpp:261]   --->   Operation 110 'add' 'add_ln261' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (1.66ns)   --->   "%icmp_ln261 = icmp_eq  i9 %add_ln261, i9 0" [assessment/toplevel.cpp:261]   --->   Operation 111 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (1.58ns)   --->   "%br_ln261 = br i1 %icmp_ln261, void %.lr.ph.preheader, void %.loopexit" [assessment/toplevel.cpp:261]   --->   Operation 112 'br' 'br_ln261' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 113 [1/1] (1.58ns)   --->   "%br_ln261 = br void %.lr.ph" [assessment/toplevel.cpp:261]   --->   Operation 113 'br' 'br_ln261' <Predicate = (!icmp_ln261)> <Delay = 1.58>

State 18 <SV = 14> <Delay = 4.05>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%i_2 = phi i8 %i_3, void, i8 0, void %.lr.ph.preheader"   --->   Operation 114 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%total_len = phi i25 %total_len_1, void, i25 0, void %.lr.ph.preheader"   --->   Operation 115 'phi' 'total_len' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %i_2" [assessment/toplevel.cpp:261]   --->   Operation 116 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i8 %i_2" [assessment/toplevel.cpp:261]   --->   Operation 117 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (1.66ns)   --->   "%icmp_ln261_1 = icmp_ult  i9 %zext_ln261, i9 %add_ln261" [assessment/toplevel.cpp:261]   --->   Operation 118 'icmp' 'icmp_ln261_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [assessment/toplevel.cpp:261]   --->   Operation 119 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln261_1, void %.loopexit.loopexit, void %.split" [assessment/toplevel.cpp:261]   --->   Operation 120 'br' 'br_ln261' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i8 %i_2" [assessment/toplevel.cpp:262]   --->   Operation 121 'zext' 'zext_ln262' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%waypoints_x_addr_1 = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln262" [assessment/toplevel.cpp:262]   --->   Operation 122 'getelementptr' 'waypoints_x_addr_1' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%waypoints_y_addr_1 = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln262" [assessment/toplevel.cpp:262]   --->   Operation 123 'getelementptr' 'waypoints_y_addr_1' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_18 : Operation 124 [2/2] (2.32ns)   --->   "%waypoints_x_load = load i4 %waypoints_x_addr_1" [assessment/toplevel.cpp:262]   --->   Operation 124 'load' 'waypoints_x_load' <Predicate = (icmp_ln261_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_18 : Operation 125 [2/2] (2.32ns)   --->   "%waypoints_y_load = load i4 %waypoints_y_addr_1" [assessment/toplevel.cpp:262]   --->   Operation 125 'load' 'waypoints_y_load' <Predicate = (icmp_ln261_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_18 : Operation 126 [1/1] (1.73ns)   --->   "%add_ln262 = add i4 %trunc_ln261, i4 1" [assessment/toplevel.cpp:262]   --->   Operation 126 'add' 'add_ln262' <Predicate = (icmp_ln261_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i4 %add_ln262" [assessment/toplevel.cpp:262]   --->   Operation 127 'zext' 'zext_ln262_1' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%waypoints_x_addr_2 = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln262_1" [assessment/toplevel.cpp:262]   --->   Operation 128 'getelementptr' 'waypoints_x_addr_2' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%waypoints_y_addr_2 = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln262_1" [assessment/toplevel.cpp:262]   --->   Operation 129 'getelementptr' 'waypoints_y_addr_2' <Predicate = (icmp_ln261_1)> <Delay = 0.00>
ST_18 : Operation 130 [2/2] (2.32ns)   --->   "%waypoints_x_load_1 = load i4 %waypoints_x_addr_2" [assessment/toplevel.cpp:262]   --->   Operation 130 'load' 'waypoints_x_load_1' <Predicate = (icmp_ln261_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_18 : Operation 131 [2/2] (2.32ns)   --->   "%waypoints_y_load_1 = load i4 %waypoints_y_addr_2" [assessment/toplevel.cpp:262]   --->   Operation 131 'load' 'waypoints_y_load_1' <Predicate = (icmp_ln261_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_18 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln261_1)> <Delay = 1.58>

State 19 <SV = 15> <Delay = 2.32>
ST_19 : Operation 133 [1/2] (2.32ns)   --->   "%waypoints_x_load = load i4 %waypoints_x_addr_1" [assessment/toplevel.cpp:262]   --->   Operation 133 'load' 'waypoints_x_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_19 : Operation 134 [1/2] (2.32ns)   --->   "%waypoints_y_load = load i4 %waypoints_y_addr_1" [assessment/toplevel.cpp:262]   --->   Operation 134 'load' 'waypoints_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_19 : Operation 135 [1/2] (2.32ns)   --->   "%waypoints_x_load_1 = load i4 %waypoints_x_addr_2" [assessment/toplevel.cpp:262]   --->   Operation 135 'load' 'waypoints_x_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_19 : Operation 136 [1/2] (2.32ns)   --->   "%waypoints_y_load_1 = load i4 %waypoints_y_addr_2" [assessment/toplevel.cpp:262]   --->   Operation 136 'load' 'waypoints_y_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_19 : Operation 137 [2/2] (0.00ns)   --->   "%ret = call i16 @a_star_len, i16 %waypoints_x_load, i16 %waypoints_y_load, i16 %waypoints_x_load_1, i16 %waypoints_y_load_1, i32 %closed_set, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i32 %error_flag, i32 %world_size, i32 %local_ram" [assessment/toplevel.cpp:262]   --->   Operation 137 'call' 'ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 0.00>
ST_20 : Operation 138 [1/2] (0.00ns)   --->   "%ret = call i16 @a_star_len, i16 %waypoints_x_load, i16 %waypoints_y_load, i16 %waypoints_x_load_1, i16 %waypoints_y_load_1, i32 %closed_set, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i32 %error_flag, i32 %world_size, i32 %local_ram" [assessment/toplevel.cpp:262]   --->   Operation 138 'call' 'ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 2.47>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [assessment/toplevel.cpp:260]   --->   Operation 139 'specloopname' 'specloopname_ln260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln262_2 = zext i16 %ret" [assessment/toplevel.cpp:262]   --->   Operation 140 'zext' 'zext_ln262_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%error_flag_load = load i32 %error_flag" [assessment/toplevel.cpp:263]   --->   Operation 141 'load' 'error_flag_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (2.47ns)   --->   "%icmp_ln263 = icmp_eq  i32 %error_flag_load, i32 0" [assessment/toplevel.cpp:263]   --->   Operation 142 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void, void" [assessment/toplevel.cpp:263]   --->   Operation 143 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (2.34ns)   --->   "%total_len_1 = add i25 %zext_ln262_2, i25 %total_len" [assessment/toplevel.cpp:267]   --->   Operation 144 'add' 'total_len_1' <Predicate = (icmp_ln263)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 145 'br' 'br_ln0' <Predicate = (icmp_ln263)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i8 %i_2" [assessment/toplevel.cpp:261]   --->   Operation 146 'zext' 'zext_ln261_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_21 : Operation 147 [3/3] (1.05ns) (grouped into DSP with root node add_ln264)   --->   "%mul_ln264 = mul i18 %zext_ln261_1, i18 1000" [assessment/toplevel.cpp:264]   --->   Operation 147 'mul' 'mul_ln264' <Predicate = (!icmp_ln263)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 18> <Delay = 1.05>
ST_22 : Operation 148 [2/3] (1.05ns) (grouped into DSP with root node add_ln264)   --->   "%mul_ln264 = mul i18 %zext_ln261_1, i18 1000" [assessment/toplevel.cpp:264]   --->   Operation 148 'mul' 'mul_ln264' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 2.10>
ST_23 : Operation 149 [1/3] (0.00ns) (grouped into DSP with root node add_ln264)   --->   "%mul_ln264 = mul i18 %zext_ln261_1, i18 1000" [assessment/toplevel.cpp:264]   --->   Operation 149 'mul' 'mul_ln264' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 150 [1/1] (0.00ns) (grouped into DSP with root node add_ln264)   --->   "%zext_ln264 = zext i18 %mul_ln264" [assessment/toplevel.cpp:264]   --->   Operation 150 'zext' 'zext_ln264' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln264 = add i32 %error_flag_load, i32 %zext_ln264" [assessment/toplevel.cpp:264]   --->   Operation 151 'add' 'add_ln264' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 20> <Delay = 7.30>
ST_24 : Operation 152 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln264 = add i32 %error_flag_load, i32 %zext_ln264" [assessment/toplevel.cpp:264]   --->   Operation 152 'add' 'add_ln264' <Predicate = (!icmp_ln261 & icmp_ln261_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln264 = store i32 %add_ln264, i32 %error_flag" [assessment/toplevel.cpp:264]   --->   Operation 153 'store' 'store_ln264' <Predicate = (!icmp_ln261 & icmp_ln261_1)> <Delay = 1.58>
ST_24 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln265 = br void %.loopexit" [assessment/toplevel.cpp:265]   --->   Operation 154 'br' 'br_ln265' <Predicate = (!icmp_ln261 & icmp_ln261_1)> <Delay = 1.58>
ST_24 : Operation 155 [1/1] (7.30ns)   --->   "%MAXI_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr, i32 1" [assessment/toplevel.cpp:271]   --->   Operation 155 'writereq' 'MAXI_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 7.30>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%empty_29 = phi i32 %add_ln264, void, i32 0, void %._crit_edge.loopexit, i32 0, void %.loopexit.loopexit" [assessment/toplevel.cpp:264]   --->   Operation 156 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%total_len_011 = phi i25 %total_len, void, i25 0, void %._crit_edge.loopexit, i25 %total_len, void %.loopexit.loopexit"   --->   Operation 157 'phi' 'total_len_011' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i25 %total_len_011" [assessment/toplevel.cpp:271]   --->   Operation 158 'zext' 'zext_ln271' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (7.30ns)   --->   "%write_ln271 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr, i32 %zext_ln271, i4 15" [assessment/toplevel.cpp:271]   --->   Operation 159 'write' 'write_ln271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 160 [1/1] (1.00ns)   --->   "%write_ln272 = write void @_ssdm_op_Write.s_axilite.volatile.i32P0A, i32 %code, i32 %empty_29" [assessment/toplevel.cpp:272]   --->   Operation 160 'write' 'write_ln272' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 26 <SV = 22> <Delay = 7.30>
ST_26 : Operation 161 [5/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:271]   --->   Operation 161 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 7.30>
ST_27 : Operation 162 [4/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:271]   --->   Operation 162 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 7.30>
ST_28 : Operation 163 [3/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:271]   --->   Operation 163 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 164 [2/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:271]   --->   Operation 164 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 165 [1/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:271]   --->   Operation 165 'writeresp' 'MAXI_addr_resp' <Predicate = (!or_ln245)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln273 = br void" [assessment/toplevel.cpp:273]   --->   Operation 166 'br' 'br_ln273' <Predicate = (!or_ln245)> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [assessment/toplevel.cpp:273]   --->   Operation 167 'ret' 'ret_ln273' <Predicate = true> <Delay = 0.00>

State 31 <SV = 12> <Delay = 7.30>
ST_31 : Operation 168 [1/1] (7.30ns)   --->   "%MAXI_addr_req9 = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr, i32 1" [assessment/toplevel.cpp:246]   --->   Operation 168 'writereq' 'MAXI_addr_req9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 13> <Delay = 7.30>
ST_32 : Operation 169 [1/1] (7.30ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr, i32 65535, i4 15" [assessment/toplevel.cpp:246]   --->   Operation 169 'write' 'write_ln246' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 170 [1/1] (1.00ns)   --->   "%write_ln247 = write void @_ssdm_op_Write.s_axilite.volatile.i32P0A, i32 %code, i32 100" [assessment/toplevel.cpp:247]   --->   Operation 170 'write' 'write_ln247' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 33 <SV = 14> <Delay = 7.30>
ST_33 : Operation 171 [5/5] (7.30ns)   --->   "%MAXI_addr_resp10 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:246]   --->   Operation 171 'writeresp' 'MAXI_addr_resp10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 15> <Delay = 7.30>
ST_34 : Operation 172 [4/5] (7.30ns)   --->   "%MAXI_addr_resp10 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:246]   --->   Operation 172 'writeresp' 'MAXI_addr_resp10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 16> <Delay = 7.30>
ST_35 : Operation 173 [3/5] (7.30ns)   --->   "%MAXI_addr_resp10 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:246]   --->   Operation 173 'writeresp' 'MAXI_addr_resp10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 17> <Delay = 7.30>
ST_36 : Operation 174 [2/5] (7.30ns)   --->   "%MAXI_addr_resp10 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:246]   --->   Operation 174 'writeresp' 'MAXI_addr_resp10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 18> <Delay = 7.30>
ST_37 : Operation 175 [1/5] (7.30ns)   --->   "%MAXI_addr_resp10 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:246]   --->   Operation 175 'writeresp' 'MAXI_addr_resp10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln248 = br void" [assessment/toplevel.cpp:248]   --->   Operation 176 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MAXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ code]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ error_flag]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ local_ram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ world_size]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ closed_set]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ open_set_heap_f_score]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ open_set_heap_g_score]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ open_set_heap_x]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ open_set_heap_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ram_read           (read             ) [ 00000000000000000000000000000000000000]
waypoints_x        (alloca           ) [ 00111111111111111111110000000000000000]
waypoints_y        (alloca           ) [ 00111111111111111111110000000000000000]
write_ln232        (write            ) [ 00000000000000000000000000000000000000]
store_ln233        (store            ) [ 00000000000000000000000000000000000000]
trunc_ln           (partselect       ) [ 00000000000000000000000000000000000000]
sext_ln238         (sext             ) [ 00000000000000000000000000000000000000]
MAXI_addr          (getelementptr    ) [ 00111111111111111111111111111111111111]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000]
specmemcore_ln223  (specmemcore      ) [ 00000000000000000000000000000000000000]
specmemcore_ln227  (specmemcore      ) [ 00000000000000000000000000000000000000]
specmemcore_ln228  (specmemcore      ) [ 00000000000000000000000000000000000000]
empty              (readreq          ) [ 00000000000000000000000000000000000000]
br_ln238           (br               ) [ 00000000111100000000000000000000000000]
loop_index         (phi              ) [ 00000000011100000000000000000000000000]
empty_27           (add              ) [ 00000000111100000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 00000000000000000000000000000000000000]
exitcond10         (icmp             ) [ 00000000011100000000000000000000000000]
empty_28           (speclooptripcount) [ 00000000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000000000000000000]
MAXI_addr_read     (read             ) [ 00000000010100000000000000000000000000]
loop_index_cast    (zext             ) [ 00000000000000000000000000000000000000]
local_ram_addr     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln238        (store            ) [ 00000000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000111100000000000000000000000000]
local_ram_load     (load             ) [ 00000000000000100000000000000000000000]
store_ln241        (store            ) [ 00000000000000000000000000000000000000]
waypoint_count     (load             ) [ 00000000000000111000000000000000000000]
trunc_ln242        (trunc            ) [ 00000000000000111100000000000000000000]
add_ln245          (add              ) [ 00000000000000000000000000000000000000]
icmp_ln245         (icmp             ) [ 00000000000000000000000000000000000000]
add_ln245_1        (add              ) [ 00000000000000000000000000000000000000]
icmp_ln245_1       (icmp             ) [ 00000000000000000000000000000000000000]
or_ln245           (or               ) [ 00000000000000111111111111111111111111]
br_ln245           (br               ) [ 00000000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000111000000000000000000000]
i                  (phi              ) [ 00000000000000011000000000000000000000]
i_1                (add              ) [ 00000000000000111000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 00000000000000000000000000000000000000]
zext_ln253         (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln253         (icmp             ) [ 00000000000000011000000000000000000000]
br_ln253           (br               ) [ 00000000000000000000000000000000000000]
zext_ln253_1       (zext             ) [ 00000000000000000000000000000000000000]
add_ln254          (add              ) [ 00000000000000000000000000000000000000]
zext_ln254         (zext             ) [ 00000000000000000000000000000000000000]
local_ram_addr_1   (getelementptr    ) [ 00000000000000011000000000000000000000]
specloopname_ln253 (specloopname     ) [ 00000000000000000000000000000000000000]
wp                 (load             ) [ 00000000000000000000000000000000000000]
trunc_ln2          (partselect       ) [ 00000000000000000000000000000000000000]
zext_ln255         (zext             ) [ 00000000000000000000000000000000000000]
waypoints_x_addr   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln255        (store            ) [ 00000000000000000000000000000000000000]
trunc_ln256        (trunc            ) [ 00000000000000000000000000000000000000]
waypoints_y_addr   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln256        (store            ) [ 00000000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000111000000000000000000000]
add_ln261          (add              ) [ 00000000000000000011110000000000000000]
icmp_ln261         (icmp             ) [ 00000000000000000111111110000000000000]
br_ln261           (br               ) [ 00000000000000000111111111000000000000]
br_ln261           (br               ) [ 00000000000000000111110000000000000000]
i_2                (phi              ) [ 00000000000000000011110000000000000000]
total_len          (phi              ) [ 00000000000000000111111111000000000000]
trunc_ln261        (trunc            ) [ 00000000000000000000000000000000000000]
zext_ln261         (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln261_1       (icmp             ) [ 00000000000000000011111110000000000000]
i_3                (add              ) [ 00000000000000000111110000000000000000]
br_ln261           (br               ) [ 00000000000000000000000000000000000000]
zext_ln262         (zext             ) [ 00000000000000000000000000000000000000]
waypoints_x_addr_1 (getelementptr    ) [ 00000000000000000001000000000000000000]
waypoints_y_addr_1 (getelementptr    ) [ 00000000000000000001000000000000000000]
add_ln262          (add              ) [ 00000000000000000000000000000000000000]
zext_ln262_1       (zext             ) [ 00000000000000000000000000000000000000]
waypoints_x_addr_2 (getelementptr    ) [ 00000000000000000001000000000000000000]
waypoints_y_addr_2 (getelementptr    ) [ 00000000000000000001000000000000000000]
br_ln0             (br               ) [ 00000000000000000111111111000000000000]
waypoints_x_load   (load             ) [ 00000000000000000000100000000000000000]
waypoints_y_load   (load             ) [ 00000000000000000000100000000000000000]
waypoints_x_load_1 (load             ) [ 00000000000000000000100000000000000000]
waypoints_y_load_1 (load             ) [ 00000000000000000000100000000000000000]
ret                (call             ) [ 00000000000000000000010000000000000000]
specloopname_ln260 (specloopname     ) [ 00000000000000000000000000000000000000]
zext_ln262_2       (zext             ) [ 00000000000000000000000000000000000000]
error_flag_load    (load             ) [ 00000000000000000010001110000000000000]
icmp_ln263         (icmp             ) [ 00000000000000000011110000000000000000]
br_ln263           (br               ) [ 00000000000000000000000000000000000000]
total_len_1        (add              ) [ 00000000000000000111110000000000000000]
br_ln0             (br               ) [ 00000000000000000111110000000000000000]
zext_ln261_1       (zext             ) [ 00000000000000000000001100000000000000]
mul_ln264          (mul              ) [ 00000000000000000000000000000000000000]
zext_ln264         (zext             ) [ 00000000000000000000000010000000000000]
add_ln264          (add              ) [ 00000000000000000110000011000000000000]
store_ln264        (store            ) [ 00000000000000000000000000000000000000]
br_ln265           (br               ) [ 00000000000000000110000011000000000000]
MAXI_addr_req      (writereq         ) [ 00000000000000000000000000000000000000]
empty_29           (phi              ) [ 00000000000000000000000001000000000000]
total_len_011      (phi              ) [ 00000000000000000000000001000000000000]
zext_ln271         (zext             ) [ 00000000000000000000000000000000000000]
write_ln271        (write            ) [ 00000000000000000000000000000000000000]
write_ln272        (write            ) [ 00000000000000000000000000000000000000]
MAXI_addr_resp     (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln273           (br               ) [ 00000000000000000000000000000000000000]
ret_ln273          (ret              ) [ 00000000000000000000000000000000000000]
MAXI_addr_req9     (writereq         ) [ 00000000000000000000000000000000000000]
write_ln246        (write            ) [ 00000000000000000000000000000000000000]
write_ln247        (write            ) [ 00000000000000000000000000000000000000]
MAXI_addr_resp10   (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln248           (br               ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MAXI">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAXI"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ram"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="code">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="error_flag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error_flag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_ram">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ram"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="world_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="world_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="closed_set">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="closed_set"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="open_set_heap_f_score">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_set_heap_f_score"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="open_set_heap_g_score">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_set_heap_g_score"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="open_set_heap_x">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_set_heap_x"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="open_set_heap_y">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_set_heap_y"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_star_len"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="waypoints_x_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="waypoints_x/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="waypoints_y_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="waypoints_y/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ram_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ram_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln232/1 write_ln272/25 write_ln247/32 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 MAXI_addr_req/24 MAXI_addr_resp/26 MAXI_addr_req9/31 MAXI_addr_resp10/33 "/>
</bind>
</comp>

<comp id="179" class="1004" name="MAXI_addr_read_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="9"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MAXI_addr_read/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln271_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="21"/>
<pin id="189" dir="0" index="2" bw="25" slack="0"/>
<pin id="190" dir="0" index="3" bw="1" slack="0"/>
<pin id="191" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln271/25 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln246_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="13"/>
<pin id="198" dir="0" index="2" bw="17" slack="0"/>
<pin id="199" dir="0" index="3" bw="1" slack="0"/>
<pin id="200" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln246/32 "/>
</bind>
</comp>

<comp id="205" class="1004" name="local_ram_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="13" slack="0"/>
<pin id="209" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_ram_addr/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="218" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
<pin id="221" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln238/11 local_ram_load/12 waypoint_count/12 wp/15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="local_ram_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_ram_addr_1/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="waypoints_x_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_x_addr/16 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="0"/>
<pin id="268" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="269" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
<pin id="271" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln255/16 waypoints_x_load/18 waypoints_x_load_1/18 "/>
</bind>
</comp>

<comp id="244" class="1004" name="waypoints_y_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_y_addr/16 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="0"/>
<pin id="273" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="274" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="16" slack="0"/>
<pin id="276" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln256/16 waypoints_y_load/18 waypoints_y_load_1/18 "/>
</bind>
</comp>

<comp id="256" class="1004" name="waypoints_x_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_x_addr_1/18 "/>
</bind>
</comp>

<comp id="262" class="1004" name="waypoints_y_addr_1_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_y_addr_1/18 "/>
</bind>
</comp>

<comp id="278" class="1004" name="waypoints_x_addr_2_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_x_addr_2/18 "/>
</bind>
</comp>

<comp id="284" class="1004" name="waypoints_y_addr_2_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_y_addr_2/18 "/>
</bind>
</comp>

<comp id="292" class="1005" name="loop_index_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="1"/>
<pin id="294" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="loop_index_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="13" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/9 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="i_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_2_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/18 "/>
</bind>
</comp>

<comp id="328" class="1005" name="total_len_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="25" slack="1"/>
<pin id="330" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="total_len (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="total_len_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="25" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="25" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="total_len/18 "/>
</bind>
</comp>

<comp id="340" class="1005" name="empty_29_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="7"/>
<pin id="342" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="empty_29 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="empty_29_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="8"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="4" bw="1" slack="7"/>
<pin id="350" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_29/25 "/>
</bind>
</comp>

<comp id="355" class="1005" name="total_len_011_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="25" slack="8"/>
<pin id="357" dir="1" index="1" bw="25" slack="8"/>
</pin_list>
<bind>
<opset="total_len_011 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="total_len_011_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="25" slack="7"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="8"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="4" bw="25" slack="7"/>
<pin id="365" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="6" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="total_len_011/25 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_a_star_len_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="0" index="2" bw="16" slack="0"/>
<pin id="374" dir="0" index="3" bw="16" slack="0"/>
<pin id="375" dir="0" index="4" bw="16" slack="0"/>
<pin id="376" dir="0" index="5" bw="32" slack="0"/>
<pin id="377" dir="0" index="6" bw="16" slack="0"/>
<pin id="378" dir="0" index="7" bw="16" slack="0"/>
<pin id="379" dir="0" index="8" bw="16" slack="0"/>
<pin id="380" dir="0" index="9" bw="16" slack="0"/>
<pin id="381" dir="0" index="10" bw="32" slack="0"/>
<pin id="382" dir="0" index="11" bw="32" slack="0"/>
<pin id="383" dir="0" index="12" bw="32" slack="0"/>
<pin id="384" dir="1" index="13" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ret/19 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln233_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="62" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln238_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="62" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="MAXI_addr_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="62" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MAXI_addr/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="empty_27_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_27/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="exitcond10_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="0" index="1" bw="10" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="loop_index_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="13" slack="2"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln241_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln242_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln242/13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln245_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln245_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/14 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln245_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="2" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245_1/14 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln245_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245_1/14 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln245_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln245/14 "/>
</bind>
</comp>

<comp id="479" class="1004" name="i_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/15 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln253_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/15 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln253_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="2"/>
<pin id="492" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/15 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln253_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_1/15 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln254_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="3" slack="0"/>
<pin id="501" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln254/15 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln254_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/15 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/16 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln255_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/16 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln256_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/16 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln261_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="3"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln261/17 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln261_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln261/17 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln261_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln261/18 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln261_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/18 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln261_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="9" slack="1"/>
<pin id="553" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln261_1/18 "/>
</bind>
</comp>

<comp id="555" class="1004" name="i_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/18 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln262_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/18 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln262_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln262/18 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln262_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262_1/18 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln262_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262_2/21 "/>
</bind>
</comp>

<comp id="582" class="1004" name="error_flag_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="error_flag_load/21 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln263_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/21 "/>
</bind>
</comp>

<comp id="592" class="1004" name="total_len_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="25" slack="3"/>
<pin id="595" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total_len_1/21 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln261_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="3"/>
<pin id="600" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261_1/21 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln264_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/24 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln271_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="25" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln271/25 "/>
</bind>
</comp>

<comp id="612" class="1007" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="18" slack="0"/>
<pin id="615" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="616" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln264/21 zext_ln264/23 add_ln264/23 "/>
</bind>
</comp>

<comp id="620" class="1005" name="MAXI_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="empty_27_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="13" slack="0"/>
<pin id="630" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="633" class="1005" name="exitcond10_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond10 "/>
</bind>
</comp>

<comp id="637" class="1005" name="MAXI_addr_read_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr_read "/>
</bind>
</comp>

<comp id="642" class="1005" name="local_ram_load_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_ram_load "/>
</bind>
</comp>

<comp id="647" class="1005" name="waypoint_count_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="waypoint_count "/>
</bind>
</comp>

<comp id="653" class="1005" name="trunc_ln242_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="9" slack="3"/>
<pin id="655" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln242 "/>
</bind>
</comp>

<comp id="658" class="1005" name="or_ln245_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln245 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln253_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln253 "/>
</bind>
</comp>

<comp id="671" class="1005" name="local_ram_addr_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="13" slack="1"/>
<pin id="673" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="local_ram_addr_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln261_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="1"/>
<pin id="678" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln261 "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln261_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="7"/>
<pin id="683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln261 "/>
</bind>
</comp>

<comp id="685" class="1005" name="icmp_ln261_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="6"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln261_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="i_3_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="694" class="1005" name="waypoints_x_addr_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="1"/>
<pin id="696" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_x_addr_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="waypoints_y_addr_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="1"/>
<pin id="701" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_y_addr_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="waypoints_x_addr_2_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_x_addr_2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="waypoints_y_addr_2_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_y_addr_2 "/>
</bind>
</comp>

<comp id="714" class="1005" name="waypoints_x_load_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="1"/>
<pin id="716" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_x_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="waypoints_y_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="1"/>
<pin id="721" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_y_load "/>
</bind>
</comp>

<comp id="724" class="1005" name="waypoints_x_load_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="1"/>
<pin id="726" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_x_load_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="waypoints_y_load_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="1"/>
<pin id="731" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_y_load_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="ret_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="1"/>
<pin id="736" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="745" class="1005" name="total_len_1_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="25" slack="1"/>
<pin id="747" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="total_len_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="zext_ln261_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="18" slack="1"/>
<pin id="752" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln261_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="add_ln264_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln264 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="96" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="138" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="86" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="192"><net_src comp="140" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="142" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="194"><net_src comp="144" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="201"><net_src comp="140" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="146" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="142" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="204"><net_src comp="148" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="98" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="100" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="102" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="98" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="237"><net_src comp="98" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="98" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="98" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="98" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="256" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="277"><net_src comp="262" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="283"><net_src comp="98" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="295"><net_src comp="78" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="110" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="110" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="128" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="352"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="340" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="354"><net_src comp="344" pin="6"/><net_sink comp="164" pin=2"/></net>

<net id="358"><net_src comp="128" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="367"><net_src comp="328" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="328" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="385"><net_src comp="132" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="386"><net_src comp="238" pin="7"/><net_sink comp="370" pin=1"/></net>

<net id="387"><net_src comp="250" pin="7"/><net_sink comp="370" pin=2"/></net>

<net id="388"><net_src comp="238" pin="3"/><net_sink comp="370" pin=3"/></net>

<net id="389"><net_src comp="250" pin="3"/><net_sink comp="370" pin=4"/></net>

<net id="390"><net_src comp="12" pin="0"/><net_sink comp="370" pin=5"/></net>

<net id="391"><net_src comp="14" pin="0"/><net_sink comp="370" pin=6"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="370" pin=7"/></net>

<net id="393"><net_src comp="18" pin="0"/><net_sink comp="370" pin=8"/></net>

<net id="394"><net_src comp="20" pin="0"/><net_sink comp="370" pin=9"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="370" pin=10"/></net>

<net id="396"><net_src comp="10" pin="0"/><net_sink comp="370" pin=11"/></net>

<net id="397"><net_src comp="8" pin="0"/><net_sink comp="370" pin=12"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="6" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="158" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="0" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="296" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="80" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="296" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="90" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="292" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="445"><net_src comp="212" pin="7"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="212" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="104" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="106" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="108" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="456" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="308" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="112" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="308" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="308" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="114" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="515"><net_src comp="120" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="212" pin="7"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="122" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="519"><net_src comp="509" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="523"><net_src comp="304" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="529"><net_src comp="212" pin="7"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="535"><net_src comp="124" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="126" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="320" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="320" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="320" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="112" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="320" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="571"><net_src comp="542" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="130" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="585"><net_src comp="6" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="28" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="579" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="328" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="316" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="6" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="359" pin="6"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="617"><net_src comp="598" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="136" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="612" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="623"><net_src comp="418" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="631"><net_src comp="424" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="636"><net_src comp="430" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="179" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="645"><net_src comp="212" pin="7"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="650"><net_src comp="212" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="656"><net_src comp="447" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="661"><net_src comp="473" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="479" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="670"><net_src comp="489" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="224" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="679"><net_src comp="531" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="684"><net_src comp="536" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="550" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="555" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="697"><net_src comp="256" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="702"><net_src comp="262" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="707"><net_src comp="278" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="712"><net_src comp="284" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="717"><net_src comp="238" pin="7"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="722"><net_src comp="250" pin="7"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="727"><net_src comp="238" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="370" pin=3"/></net>

<net id="732"><net_src comp="250" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="737"><net_src comp="370" pin="13"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="748"><net_src comp="592" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="753"><net_src comp="598" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="758"><net_src comp="612" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="344" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MAXI | {24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: code | {1 25 32 }
	Port: error_flag | {1 19 20 24 }
	Port: local_ram | {11 }
	Port: world_size | {13 }
	Port: closed_set | {19 20 }
	Port: open_set_heap_f_score | {19 20 }
	Port: open_set_heap_g_score | {19 20 }
	Port: open_set_heap_x | {19 20 }
	Port: open_set_heap_y | {19 20 }
 - Input state : 
	Port: toplevel : MAXI | {2 3 4 5 6 7 8 10 }
	Port: toplevel : ram | {1 }
	Port: toplevel : error_flag | {19 20 21 }
	Port: toplevel : local_ram | {12 13 15 16 19 20 }
	Port: toplevel : world_size | {19 20 }
	Port: toplevel : closed_set | {19 20 }
	Port: toplevel : open_set_heap_f_score | {19 20 }
	Port: toplevel : open_set_heap_g_score | {19 20 }
	Port: toplevel : open_set_heap_x | {19 20 }
	Port: toplevel : open_set_heap_y | {19 20 }
  - Chain level:
	State 1
		sext_ln238 : 1
		MAXI_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_27 : 1
		exitcond10 : 1
		br_ln0 : 2
	State 10
	State 11
		local_ram_addr : 1
		store_ln238 : 2
	State 12
	State 13
		store_ln241 : 1
		trunc_ln242 : 1
	State 14
		icmp_ln245 : 1
		icmp_ln245_1 : 1
		or_ln245 : 2
		br_ln245 : 2
	State 15
		i_1 : 1
		zext_ln253 : 1
		icmp_ln253 : 2
		br_ln253 : 3
		zext_ln253_1 : 1
		add_ln254 : 2
		zext_ln254 : 3
		local_ram_addr_1 : 4
		wp : 5
	State 16
		trunc_ln2 : 1
		waypoints_x_addr : 1
		store_ln255 : 2
		trunc_ln256 : 1
		waypoints_y_addr : 1
		store_ln256 : 2
	State 17
		icmp_ln261 : 1
		br_ln261 : 2
	State 18
		trunc_ln261 : 1
		zext_ln261 : 1
		icmp_ln261_1 : 2
		i_3 : 1
		br_ln261 : 3
		zext_ln262 : 1
		waypoints_x_addr_1 : 2
		waypoints_y_addr_1 : 2
		waypoints_x_load : 3
		waypoints_y_load : 3
		add_ln262 : 2
		zext_ln262_1 : 3
		waypoints_x_addr_2 : 4
		waypoints_y_addr_2 : 4
		waypoints_x_load_1 : 5
		waypoints_y_load_1 : 5
	State 19
		ret : 1
	State 20
	State 21
		icmp_ln263 : 1
		br_ln263 : 2
		total_len_1 : 1
		mul_ln264 : 1
	State 22
	State 23
		zext_ln264 : 1
		add_ln264 : 2
	State 24
		store_ln264 : 1
	State 25
		zext_ln271 : 1
		write_ln271 : 2
		write_ln272 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |    grp_a_star_len_fu_370   |    2    | 45.1507 |   1535  |   1879  |
|----------|----------------------------|---------|---------|---------|---------|
|          |       empty_27_fu_424      |    0    |    0    |    0    |    14   |
|          |      add_ln245_fu_451      |    0    |    0    |    0    |    39   |
|          |     add_ln245_1_fu_462     |    0    |    0    |    0    |    39   |
|          |         i_1_fu_479         |    0    |    0    |    0    |    15   |
|    add   |      add_ln254_fu_498      |    0    |    0    |    0    |    15   |
|          |      add_ln261_fu_531      |    0    |    0    |    0    |    14   |
|          |         i_3_fu_555         |    0    |    0    |    0    |    15   |
|          |      add_ln262_fu_567      |    0    |    0    |    0    |    13   |
|          |     total_len_1_fu_592     |    0    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      exitcond10_fu_430     |    0    |    0    |    0    |    12   |
|          |      icmp_ln245_fu_456     |    0    |    0    |    0    |    18   |
|          |     icmp_ln245_1_fu_467    |    0    |    0    |    0    |    18   |
|   icmp   |      icmp_ln253_fu_489     |    0    |    0    |    0    |    18   |
|          |      icmp_ln261_fu_536     |    0    |    0    |    0    |    11   |
|          |     icmp_ln261_1_fu_550    |    0    |    0    |    0    |    11   |
|          |      icmp_ln263_fu_586     |    0    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|---------|
|    or    |       or_ln245_fu_473      |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|  muladd  |         grp_fu_612         |    1    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |    ram_read_read_fu_158    |    0    |    0    |    0    |    0    |
|          | MAXI_addr_read_read_fu_179 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      grp_write_fu_164      |    0    |    0    |    0    |    0    |
|   write  |  write_ln271_write_fu_186  |    0    |    0    |    0    |    0    |
|          |  write_ln246_write_fu_195  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_172    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect|       trunc_ln_fu_404      |    0    |    0    |    0    |    0    |
|          |      trunc_ln2_fu_509      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   sext   |      sext_ln238_fu_414     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |   loop_index_cast_fu_436   |    0    |    0    |    0    |    0    |
|          |      zext_ln253_fu_485     |    0    |    0    |    0    |    0    |
|          |     zext_ln253_1_fu_494    |    0    |    0    |    0    |    0    |
|          |      zext_ln254_fu_504     |    0    |    0    |    0    |    0    |
|          |      zext_ln255_fu_520     |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln261_fu_546     |    0    |    0    |    0    |    0    |
|          |      zext_ln262_fu_561     |    0    |    0    |    0    |    0    |
|          |     zext_ln262_1_fu_573    |    0    |    0    |    0    |    0    |
|          |     zext_ln262_2_fu_579    |    0    |    0    |    0    |    0    |
|          |     zext_ln261_1_fu_598    |    0    |    0    |    0    |    0    |
|          |      zext_ln271_fu_607     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     trunc_ln242_fu_447     |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln256_fu_526     |    0    |    0    |    0    |    0    |
|          |     trunc_ln261_fu_542     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    3    | 45.1507 |   1535  |   2183  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|      closed_set     |   16   |    0   |    0   |
|      local_ram      |   16   |    0   |    0   |
|open_set_heap_f_score|    8   |    0   |    0   |
|open_set_heap_g_score|    8   |    0   |    0   |
|   open_set_heap_x   |    8   |    0   |    0   |
|   open_set_heap_y   |    8   |    0   |    0   |
|     waypoints_x     |    0   |   32   |    3   |
|     waypoints_y     |    0   |   32   |    3   |
+---------------------+--------+--------+--------+
|        Total        |   64   |   64   |    6   |
+---------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  MAXI_addr_read_reg_637  |   32   |
|     MAXI_addr_reg_620    |   32   |
|     add_ln261_reg_676    |    9   |
|     add_ln264_reg_755    |   32   |
|     empty_27_reg_628     |   13   |
|     empty_29_reg_340     |   32   |
|    exitcond10_reg_633    |    1   |
|        i_1_reg_662       |    8   |
|        i_2_reg_316       |    8   |
|        i_3_reg_689       |    8   |
|         i_reg_304        |    8   |
|    icmp_ln253_reg_667    |    1   |
|   icmp_ln261_1_reg_685   |    1   |
|    icmp_ln261_reg_681    |    1   |
| local_ram_addr_1_reg_671 |   13   |
|  local_ram_load_reg_642  |   32   |
|    loop_index_reg_292    |   13   |
|     or_ln245_reg_658     |    1   |
|        ret_reg_734       |   16   |
|   total_len_011_reg_355  |   25   |
|    total_len_1_reg_745   |   25   |
|     total_len_reg_328    |   25   |
|    trunc_ln242_reg_653   |    9   |
|  waypoint_count_reg_647  |   32   |
|waypoints_x_addr_1_reg_694|    4   |
|waypoints_x_addr_2_reg_704|    4   |
|waypoints_x_load_1_reg_724|   16   |
| waypoints_x_load_reg_714 |   16   |
|waypoints_y_addr_1_reg_699|    4   |
|waypoints_y_addr_2_reg_709|    4   |
|waypoints_y_load_1_reg_729|   16   |
| waypoints_y_load_reg_719 |   16   |
|   zext_ln261_1_reg_750   |   18   |
+--------------------------+--------+
|           Total          |   475  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_164   |  p2  |   3  |  32  |   96   ||    9    |
|  grp_writeresp_fu_172 |  p0  |   3  |   1  |    3   |
|  grp_writeresp_fu_172 |  p2  |   2  |  14  |   28   |
|   grp_access_fu_212   |  p0  |   2  |  13  |   26   ||    9    |
|   grp_access_fu_212   |  p2  |   3  |   0  |    0   ||    14   |
|   grp_access_fu_238   |  p0  |   3  |   4  |   12   ||    14   |
|   grp_access_fu_238   |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_250   |  p0  |   3  |   4  |   12   ||    14   |
|   grp_access_fu_250   |  p2  |   2  |   0  |    0   ||    9    |
|   loop_index_reg_292  |  p0  |   2  |  13  |   26   ||    9    |
|       i_reg_304       |  p0  |   2  |   8  |   16   ||    9    |
|      i_2_reg_316      |  p0  |   2  |   8  |   16   ||    9    |
|   total_len_reg_328   |  p0  |   2  |  25  |   50   ||    9    |
| grp_a_star_len_fu_370 |  p1  |   2  |  16  |   32   ||    9    |
| grp_a_star_len_fu_370 |  p2  |   2  |  16  |   32   ||    9    |
| grp_a_star_len_fu_370 |  p3  |   2  |  16  |   32   ||    9    |
| grp_a_star_len_fu_370 |  p4  |   2  |  16  |   32   ||    9    |
|       grp_fu_612      |  p0  |   2  |   8  |   16   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   429  || 29.1805 ||   159   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   45   |  1535  |  2183  |
|   Memory  |   64   |    -   |    -   |   64   |    6   |
|Multiplexer|    -   |    -   |   29   |    -   |   159  |
|  Register |    -   |    -   |    -   |   475  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   64   |    3   |   74   |  2074  |  2348  |
+-----------+--------+--------+--------+--------+--------+
