 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : fsm_encode_gpt
Version: T-2022.03-SP2
Date   : Mon May 12 14:30:02 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reg1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg1_reg_3_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg1_reg_3_/QN (DFFR_X1)                 0.01      0.06       0.06 f
  n203 (net)                     1                   0.00       0.06 f
  U185/ZN (INV_X1)                         0.02      0.04       0.10 r
  n181 (net)                     4                   0.00       0.10 r
  sub_66_U62/ZN (INV_X1)                   0.01      0.03       0.13 f
  sub_66_n67 (net)               1                   0.00       0.13 f
  sub_66_U15/ZN (NAND2_X1)                 0.02      0.03       0.16 r
  sub_66_n61 (net)               3                   0.00       0.16 r
  sub_66_U34/ZN (AND2_X1)                  0.01      0.04       0.20 r
  sub_66_n54 (net)               1                   0.00       0.20 r
  sub_66_U85/ZN (NAND3_X1)                 0.02      0.04       0.24 f
  sub_66_n28 (net)               3                   0.00       0.24 f
  sub_66_U20/ZN (AND3_X1)                  0.01      0.05       0.29 f
  sub_66_n16 (net)               1                   0.00       0.29 f
  sub_66_U39/ZN (OAI21_X1)                 0.02      0.04       0.33 r
  sub_66_n18 (net)               1                   0.00       0.33 r
  sub_66_U76/ZN (XNOR2_X1)                 0.01      0.03       0.36 f
  N178 (net)                     1                   0.00       0.36 f
  U294/ZN (AOI222_X1)                      0.05      0.07       0.43 r
  n290 (net)                     1                   0.00       0.43 r
  U210/ZN (NAND3_X1)                       0.01      0.04       0.46 f
  n114 (net)                     1                   0.00       0.46 f
  reg1_reg_7_/D (DFFR_X1)                  0.01      0.01       0.47 f
  data arrival time                                             0.47

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_7_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: current_state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_3_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_3_/Q (DFFR_X1)         0.01      0.10       0.10 r
  current_state[3] (net)         1                   0.00       0.10 r
  U236/ZN (NAND2_X1)                       0.01      0.03       0.13 f
  n265 (net)                     2                   0.00       0.13 f
  U218/ZN (NOR3_X1)                        0.03      0.05       0.17 r
  n266 (net)                     1                   0.00       0.17 r
  U227/ZN (OAI21_X1)                       0.01      0.03       0.21 f
  n268 (net)                     1                   0.00       0.21 f
  U215/ZN (INV_X1)                         0.01      0.03       0.24 r
  n273 (net)                     3                   0.00       0.24 r
  U274/ZN (NAND2_X1)                       0.02      0.05       0.29 f
  n295 (net)                     6                   0.00       0.29 f
  U275/ZN (AOI222_X1)                      0.05      0.12       0.41 r
  n274 (net)                     1                   0.00       0.41 r
  U155/ZN (OAI221_X1)                      0.02      0.05       0.46 f
  n112 (net)                     1                   0.00       0.46 f
  reg1_reg_1_/D (DFFR_X1)                  0.02      0.01       0.47 f
  data arrival time                                             0.47

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_1_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: current_state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_3_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_3_/Q (DFFR_X1)         0.01      0.10       0.10 r
  current_state[3] (net)         1                   0.00       0.10 r
  U236/ZN (NAND2_X1)                       0.01      0.03       0.13 f
  n265 (net)                     2                   0.00       0.13 f
  U218/ZN (NOR3_X1)                        0.03      0.05       0.17 r
  n266 (net)                     1                   0.00       0.17 r
  U227/ZN (OAI21_X1)                       0.01      0.03       0.21 f
  n268 (net)                     1                   0.00       0.21 f
  U215/ZN (INV_X1)                         0.01      0.03       0.24 r
  n273 (net)                     3                   0.00       0.24 r
  U274/ZN (NAND2_X1)                       0.02      0.05       0.29 f
  n295 (net)                     6                   0.00       0.29 f
  U278/ZN (AOI222_X1)                      0.05      0.12       0.41 r
  n276 (net)                     1                   0.00       0.41 r
  U279/ZN (OAI221_X1)                      0.02      0.05       0.46 f
  n110 (net)                     1                   0.00       0.46 f
  reg1_reg_2_/D (DFFR_X1)                  0.02      0.01       0.47 f
  data arrival time                                             0.47

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_2_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: current_state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_3_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_3_/Q (DFFR_X1)         0.01      0.10       0.10 r
  current_state[3] (net)         1                   0.00       0.10 r
  U236/ZN (NAND2_X1)                       0.01      0.03       0.13 f
  n265 (net)                     2                   0.00       0.13 f
  U218/ZN (NOR3_X1)                        0.03      0.05       0.17 r
  n266 (net)                     1                   0.00       0.17 r
  U227/ZN (OAI21_X1)                       0.01      0.03       0.21 f
  n268 (net)                     1                   0.00       0.21 f
  U215/ZN (INV_X1)                         0.01      0.03       0.24 r
  n273 (net)                     3                   0.00       0.24 r
  U194/ZN (AND2_X1)                        0.01      0.05       0.29 r
  n194 (net)                     3                   0.00       0.29 r
  U213/ZN (AND2_X1)                        0.01      0.05       0.34 r
  n228 (net)                     2                   0.00       0.34 r
  U154/ZN (NAND2_X1)                       0.02      0.04       0.38 f
  n293 (net)                     6                   0.00       0.38 f
  U223/ZN (OR2_X1)                         0.01      0.06       0.44 f
  n234 (net)                     1                   0.00       0.44 f
  U225/ZN (NAND3_X1)                       0.01      0.03       0.47 r
  n106 (net)                     1                   0.00       0.47 r
  reg1_reg_4_/D (DFFR_X1)                  0.01      0.01       0.48 r
  data arrival time                                             0.48

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_4_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: current_state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_3_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_3_/Q (DFFR_X1)         0.01      0.10       0.10 r
  current_state[3] (net)         1                   0.00       0.10 r
  U236/ZN (NAND2_X1)                       0.01      0.03       0.13 f
  n265 (net)                     2                   0.00       0.13 f
  U218/ZN (NOR3_X1)                        0.03      0.05       0.17 r
  n266 (net)                     1                   0.00       0.17 r
  U227/ZN (OAI21_X1)                       0.01      0.03       0.21 f
  n268 (net)                     1                   0.00       0.21 f
  U215/ZN (INV_X1)                         0.01      0.03       0.24 r
  n273 (net)                     3                   0.00       0.24 r
  U194/ZN (AND2_X1)                        0.01      0.05       0.29 r
  n194 (net)                     3                   0.00       0.29 r
  U213/ZN (AND2_X1)                        0.01      0.05       0.34 r
  n228 (net)                     2                   0.00       0.34 r
  U154/ZN (NAND2_X1)                       0.02      0.04       0.38 f
  n293 (net)                     6                   0.00       0.38 f
  U220/ZN (OR2_X1)                         0.01      0.06       0.44 f
  n232 (net)                     1                   0.00       0.44 f
  U222/ZN (NAND3_X1)                       0.01      0.03       0.47 r
  n108 (net)                     1                   0.00       0.47 r
  reg1_reg_3_/D (DFFR_X1)                  0.01      0.01       0.48 r
  data arrival time                                             0.48

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_3_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: reg2_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg2_reg_3_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg2_reg_3_/QN (DFFR_X1)                 0.01      0.06       0.06 f
  n211 (net)                     1                   0.00       0.06 f
  U204/ZN (INV_X1)                         0.01      0.03       0.10 r
  n212 (net)                     2                   0.00       0.10 r
  sub_66_U55/ZN (INV_X1)                   0.01      0.02       0.12 f
  sub_66_n53 (net)               2                   0.00       0.12 f
  sub_66_U19/ZN (AND2_X1)                  0.01      0.04       0.16 f
  sub_66_n9 (net)                2                   0.00       0.16 f
  sub_66_U30/ZN (OAI21_X1)                 0.03      0.06       0.22 r
  sub_66_n27 (net)               3                   0.00       0.22 r
  sub_66_U5/ZN (AND3_X1)                   0.01      0.06       0.28 r
  sub_66_n12 (net)               1                   0.00       0.28 r
  sub_66_U43/ZN (OAI21_X1)                 0.01      0.03       0.31 f
  sub_66_n30 (net)               1                   0.00       0.31 f
  sub_66_U79/ZN (XNOR2_X1)                 0.01      0.05       0.36 f
  N177 (net)                     1                   0.00       0.36 f
  U290/ZN (AOI22_X1)                       0.03      0.05       0.41 r
  n287 (net)                     1                   0.00       0.41 r
  U291/ZN (OAI211_X1)                      0.01      0.04       0.46 f
  n102 (net)                     1                   0.00       0.46 f
  reg1_reg_6_/D (DFFR_X1)                  0.01      0.01       0.46 f
  data arrival time                                             0.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_6_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: reg2_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg2_reg_0_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg2_reg_0_/Q (DFFR_X1)                  0.02      0.11       0.11 r
  reg2[0] (net)                  3                   0.00       0.11 r
  add_63_U57/ZN (NAND2_X1)                 0.01      0.03       0.14 f
  add_63_n62 (net)               2                   0.00       0.14 f
  add_63_U56/ZN (NAND2_X1)                 0.01      0.03       0.18 r
  add_63_n32 (net)               2                   0.00       0.18 r
  add_63_U17/ZN (NAND4_X1)                 0.01      0.04       0.21 f
  add_63_n13 (net)               1                   0.00       0.21 f
  add_63_U16/ZN (AND2_X1)                  0.01      0.04       0.26 f
  add_63_n59 (net)               3                   0.00       0.26 f
  add_63_U11/ZN (NAND2_X1)                 0.01      0.03       0.29 r
  add_63_n10 (net)               1                   0.00       0.29 r
  add_63_U68/ZN (AOI21_X1)                 0.01      0.03       0.31 f
  add_63_n49 (net)               1                   0.00       0.31 f
  add_63_U67/ZN (XNOR2_X1)                 0.01      0.05       0.37 f
  N168 (net)                     1                   0.00       0.37 f
  U216/ZN (AOI22_X1)                       0.03      0.05       0.42 r
  n285 (net)                     1                   0.00       0.42 r
  U286/ZN (NAND3_X1)                       0.01      0.03       0.46 f
  n104 (net)                     1                   0.00       0.46 f
  reg1_reg_5_/D (DFFR_X1)                  0.01      0.01       0.46 f
  data arrival time                                             0.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_5_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.41


  Startpoint: current_state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_3_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_3_/Q (DFFR_X1)         0.01      0.10       0.10 r
  current_state[3] (net)         1                   0.00       0.10 r
  U236/ZN (NAND2_X1)                       0.01      0.03       0.13 f
  n265 (net)                     2                   0.00       0.13 f
  U218/ZN (NOR3_X1)                        0.03      0.05       0.17 r
  n266 (net)                     1                   0.00       0.17 r
  U227/ZN (OAI21_X1)                       0.01      0.03       0.21 f
  n268 (net)                     1                   0.00       0.21 f
  U215/ZN (INV_X1)                         0.01      0.03       0.24 r
  n273 (net)                     3                   0.00       0.24 r
  U194/ZN (AND2_X1)                        0.01      0.05       0.29 r
  n194 (net)                     3                   0.00       0.29 r
  U188/ZN (NAND2_X1)                       0.01      0.03       0.33 f
  n272 (net)                     2                   0.00       0.33 f
  U160/ZN (INV_X1)                         0.03      0.05       0.38 r
  n154 (net)                     6                   0.00       0.38 r
  U295/ZN (AOI22_X1)                       0.01      0.04       0.42 f
  n297 (net)                     1                   0.00       0.42 f
  U297/ZN (NAND2_X1)                       0.01      0.03       0.45 r
  n113 (net)                     1                   0.00       0.45 r
  reg1_reg_0_/D (DFFR_X1)                  0.01      0.01       0.46 r
  data arrival time                                             0.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_0_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.39


  Startpoint: current_state_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: current_state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_4_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_4_/QN (DFFR_X1)        0.02      0.08       0.08 r
  n221 (net)                     3                   0.00       0.08 r
  U132/Z (BUF_X1)                          0.01      0.04       0.11 r
  n149 (net)                     2                   0.00       0.11 r
  U228/ZN (NAND3_X1)                       0.02      0.04       0.15 f
  n240 (net)                     2                   0.00       0.15 f
  U229/ZN (INV_X1)                         0.03      0.06       0.21 r
  n252 (net)                     6                   0.00       0.21 r
  U234/ZN (NAND4_X1)                       0.02      0.06       0.27 f
  n244 (net)                     2                   0.00       0.27 f
  U235/ZN (INV_X1)                         0.02      0.04       0.31 r
  n259 (net)                     3                   0.00       0.31 r
  U241/ZN (OAI22_X1)                       0.02      0.05       0.36 f
  n242 (net)                     3                   0.00       0.36 f
  U158/ZN (NAND3_X1)                       0.02      0.05       0.41 r
  n151 (net)                     3                   0.00       0.41 r
  U251/ZN (OAI21_X1)                       0.01      0.03       0.44 f
  n131 (net)                     1                   0.00       0.44 f
  current_state_reg_0_/D (DFFS_X1)         0.01      0.01       0.45 f
  data arrival time                                             0.45

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  current_state_reg_0_/CK (DFFS_X1)                  0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.39


  Startpoint: current_state_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: current_state_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_4_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_4_/QN (DFFR_X1)        0.02      0.08       0.08 r
  n221 (net)                     3                   0.00       0.08 r
  U132/Z (BUF_X1)                          0.01      0.04       0.11 r
  n149 (net)                     2                   0.00       0.11 r
  U228/ZN (NAND3_X1)                       0.02      0.04       0.15 f
  n240 (net)                     2                   0.00       0.15 f
  U229/ZN (INV_X1)                         0.03      0.06       0.21 r
  n252 (net)                     6                   0.00       0.21 r
  U234/ZN (NAND4_X1)                       0.02      0.06       0.27 f
  n244 (net)                     2                   0.00       0.27 f
  U235/ZN (INV_X1)                         0.02      0.04       0.31 r
  n259 (net)                     3                   0.00       0.31 r
  U241/ZN (OAI22_X1)                       0.02      0.05       0.36 f
  n242 (net)                     3                   0.00       0.36 f
  U158/ZN (NAND3_X1)                       0.02      0.05       0.41 r
  n151 (net)                     3                   0.00       0.41 r
  U247/ZN (OAI21_X1)                       0.01      0.03       0.44 f
  n126 (net)                     1                   0.00       0.44 f
  current_state_reg_6_/D (DFFR_X1)         0.01      0.01       0.45 f
  data arrival time                                             0.45

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  current_state_reg_6_/CK (DFFR_X1)                  0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.39


  Startpoint: done_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: done (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  done_reg/CK (DFFR_X1)                    0.00      0.00       0.00 r
  done_reg/Q (DFFR_X1)                     0.01      0.10       0.10 r
  done (net)                     1                   0.00       0.10 r
  done (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_7_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_7_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n177 (net)                     2                   0.00       0.07 f
  U180/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[7] (net)              1                   0.00       0.09 r
  data_out[7] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_6_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_6_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n175 (net)                     2                   0.00       0.07 f
  U179/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[6] (net)              1                   0.00       0.09 r
  data_out[6] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_5_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_5_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n173 (net)                     2                   0.00       0.07 f
  U178/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[5] (net)              1                   0.00       0.09 r
  data_out[5] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_4_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_4_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n171 (net)                     2                   0.00       0.07 f
  U177/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[4] (net)              1                   0.00       0.09 r
  data_out[4] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_3_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_3_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n169 (net)                     2                   0.00       0.07 f
  U176/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[3] (net)              1                   0.00       0.09 r
  data_out[3] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_2_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_2_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n167 (net)                     2                   0.00       0.07 f
  U175/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[2] (net)              1                   0.00       0.09 r
  data_out[2] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_1_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_1_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n165 (net)                     2                   0.00       0.07 f
  U174/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[1] (net)              1                   0.00       0.09 r
  data_out[1] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_gpt     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_0_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_0_/QN (DFFR_X1)              0.01      0.07       0.07 f
  n163 (net)                     2                   0.00       0.07 f
  U173/ZN (INV_X1)                         0.01      0.02       0.09 r
  data_out[0] (net)              1                   0.00       0.09 r
  data_out[0] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


1
