# James Sharman Pipelined CPU in Verilog
## Bus Control
Bus Control PCB. Single inputs grouped into Buses. Mostly Decoding. Load lines gated by clock.

### Main Bus Assert
![Main Bus Assert](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/BusControl/BusControl_Bus_Assert_sim.png "Main Bus Assert")

### Main Bus Load
![Main Bus Load](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/BusControl/BusControl_Bus_Load_sim.png "Main Bus Load")

### Transfer Bus Load & Assert
![Main Bus Load & Assert](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/BusControl/BusControl_Xfer_LoadAssert_sim.png "Transfer Bus Load & Assert")

### Increment PCRA & SP, SI, DI
![Increments](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/BusControl/BusControl_Inc_sim.png "Increments")

### ALU Bus LHS & RHS
![ALU LHS & RHS](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/BusControl/BusControl_LHS_RHS_sim.png "ALU LHS & RHS")

### Address Bus Select
![Address Bus Select](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/BusControl/BusControl_AddrSel_sim.png "Address Bus Select")

### Clocks & Resets
![Clock & Resets](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/BusControl/BusControl_Clock_Reset_sim.png "Clock & Resets")
