[1] Amazon. 2006. Amazon EC2 - Virtual Server Hosting. (2006). https://aws.
amazon.com/ec2/.
[2] Andrea Arcangeli. 2008. Linux KVM Forum. (2008). http://www.linux-kvm.
org/page/KVM_Forum_2008.
[3] Andrea Arcangeli. 2010. Transparent hugepage support. In KVM Forum, Vol. 9.
http://www.linux-kvm.org/page/KVM_Forum_2010.
[4] Thomas W. Barr, Alan L. Cox, and Scott Rixner. 2010. Translation Caching: Skip,
Don’t Walk (the Page Table). In Proceedings of the 37th Annual International
Symposium on Computer Architecture (ISCA ’10). ACM, New York, NY, USA,
48–59. https://doi.org/10.1145/1815961.1815970
[5] Thomas W. Barr, Alan L. Cox, and Scott Rixner. 2011. SpecTLB: A Mechanism
for Speculative Address Translation. In Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA ’11). ACM, New York, NY,
USA, 307–318. https://doi.org/10.1145/2000064.2000101
[6] Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M.
Swift. 2013. Efficient Virtual Memory for Big Memory Servers. In Proceedings of
the 40th Annual International Symposium on Computer Architecture (ISCA ’13).
ACM, New York, NY, USA, 237–248. https://doi.org/10.1145/2485922.2485943
[7] Ravi Bhargava, Benjamin Serebrin, Francesco Spadini, and Srilatha Manne. 2008.
Accelerating Two-dimensional Page Walks for Virtualized Systems. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XIII). ACM, New York, NY,
USA, 26–35. https://doi.org/10.1145/1346281.1346286
[8] Abhishek Bhattacharjee. 2013. Large-reach memory management unit caches:
Coalesced and shared memory management unit caches to accelerate TLB miss
handling. In 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 383–394.
[9] Abhishek Bhattacharjee, Daniel Lustig, and Margaret Martonosi. 2011. Shared
last-level TLBs for chip multiprocessors. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 62–63. https://doi.org/10.
1109/HPCA.2011.5749717
[10] Abhishek Bhattacharjee and Margaret Martonosi. 2010. Inter-core Cooperative
TLB for Chip Multiprocessors. In Proceedings of the Fifteenth Edition of ASPLOS
on Architectural Support for Programming Languages and Operating Systems
(ASPLOS XV). ACM, New York, NY, USA, 359–370. https://doi.org/10.1145/
1736020.1736060
[11] Bryan Black, Murali Annavaram, Ned Brekelbaum, John DeVale, Lei Jiang,
Gabriel H. Loh, Don McCaule, Pat Morrow, Donald W. Nelson, Daniel Pantuso,
Paul Reed, Jeff Rupley, Sadasivan Shankar, John Shen, and Clair Webb. 2006. Die
Stacking (3D) Microarchitecture. In Proceedings of the 39th Annual IEEE/ACM
International Symposium on Microarchitecture (MICRO 39). IEEE Computer
Society, Washington, DC, USA, 469–479. https://doi.org/10.1109/MICRO.2006.
18
[12] Jeffrey Buell, Daniel Hecht, Jin Heo, Kalyan Saladi, and RH Taheri. 2013. Methodology for performance analysis of VMware vSphere under Tier-1 applications.
VMware Technical Journal 2, 1 (2013).
[13] Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2014. CAMEO: A
Two-Level Memory Organization with Capacity of Main Memory and Flexibility
of Hardware-Managed Cache. In 2014 47th Annual IEEE/ACM International
Symposium on Microarchitecture. 1–12. https://doi.org/10.1109/MICRO.2014.63
[14] Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2015. BEAR: Techniques for mitigating bandwidth bloat in gigascale DRAM caches. In 2015
ACM/IEEE 42nd Annual International Symposium on Computer Architecture
(ISCA). 198–210. https://doi.org/10.1145/2749469.2750387
[15] Xiangyu Dong, Yuan Xie, Naveen Muralimanohar, and Norman P. Jouppi. 2010.
Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support. In 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. 1–11. https://doi.org/10.
1109/SC.2010.50
[16] Jayneel Gandhi, Arkaprava Basu, Mark D. Hill, and Michael M. Swift. 2014.
Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks.
In Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-47). IEEE Computer Society, Washington, DC, USA,
178–189. https://doi.org/10.1109/MICRO.2014.37
[17] Jayneel Gandhi, Mark D. Hill, and Michael M. Swift. 2016. Agile Paging:
Exceeding the Best of Nested and Shadow Paging. In 2016 ACM/IEEE 43rd
Annual International Symposium on Computer Architecture (ISCA). 707–718.
https://doi.org/10.1109/ISCA.2016.67
[18] Nagendra Dwarakanath Gulur, Mahesh Mehendale, R. Manikantan, and R.
Govindarajan. 2014. Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth.. In Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-47). IEEE, 38–50. http:
//dblp.uni-trier.de/db/conf/micro/micro2014.html#GulurMMG14
[19] Nikos Hardavellas, Michael Ferdman, Babak Falsafi, and Anastasia Ailamaki.
2011. Toward Dark Silicon in Servers. IEEE Micro 31, 4 (July 2011), 6–15.
https://doi.org/10.1109/MM.2011.77
[20] Glenn Hinton, Dave Sager, Mike Upton, Darrell Boggs, and others. 2001. The
microarchitecture of the Pentium® 4 processor. In Intel Technology Journal.
Citeseer.
[21] Cheng-Chieh Huang and Vijay Nagarajan. 2014. ATCache: Reducing DRAM
Cache Latency via a Small SRAM Tag Cache. In Proceedings of the 23rd International Conference on Parallel Architectures and Compilation (PACT ’14). ACM,
New York, NY, USA, 51–60. https://doi.org/10.1145/2628071.2628089
[22] Intel. 2006.
Intel(R) Virtualization Technology.
(2006).
http:
//www.intel.com/content/www/us/en/virtualization/virtualization-technology/
intel-virtualization-technology.html.
[23] Intel. 2015. 6th Generation Intel Core i7-6700K and i5-6600K Processors. (2015).
http://www.intel.com/content/www/us/en/processors/core/
6th-gen-core-family-desktop-brief.html.
[24] JEDEC. 2016. High Bandwidth Memory (HBM) DRAM Gen 2 (JESD235A).
https://www.jedec.org
[25] Djordje Jevdjic, Gabriel H. Loh, Cansu Kaynak, and Babak Falsafi. 2014. Unison
Cache: A Scalable and Effective Die-Stacked DRAM Cache. In 47th Annual
IEEE/ACM International Symposium on Microarchitecture, MICRO 2014, Cambridge, United Kingdom, December 13-17, 2014. 25–37. https://doi.org/10.1109/
MICRO.2014.51
[26] Djordje Jevdjic, Stavros Volos, and Babak Falsafi. 2013. Die-stacked DRAM
Caches for Servers: Hit Ratio, Latency, or Bandwidth? Have It All with Footprint
Cache. In Proceedings of the 40th Annual International Symposium on Computer
Architecture (ISCA ’13). ACM, New York, NY, USA, 404–415. https://doi.org/
10.1145/2485922.2485957
[27] Xiaowei Jiang, Niti Madan, Li Zhao, Mike Upton, Ravi Iyer, Srihari Makineni,
Don Newell, Yan Solihin, and Rajeev Balasubramonian. 2011. CHOP: Integrating
DRAM Caches for CMP Server Platforms. IEEE Micro 31, 1 (Jan 2011), 99–108.
https://doi.org/10.1109/MM.2010.100
[28] Gokul B. Kandiraju and Anand Sivasubramaniam. 2002. Going the distance
for TLB prefetching: an application-driven study. In Proceedings 29th Annual
International Symposium on Computer Architecture. 195–206. https://doi.org/10.
1109/ISCA.2002.1003578
[29] Vasileios Karakostas, Jayneel Gandhi, Adrian Cristal, Mark D. Hill, Kathryn S.
McKinley, Mario Nemirovsky, Michael M. Swift, and Osman S. Unsal. 2016.
Energy-efficient address translation. In 2016 IEEE International Symposium on
High Performance Computer Architecture (HPCA). 631–643.
[30] Yoongu Kim, Weikun Yang, and Onur Mutlu. 2016. Ramulator: A Fast and
Extensible DRAM Simulator. IEEE Comput. Archit. Lett. 15, 1 (Jan. 2016),
45–49. https://doi.org/10.1109/LCA.2015.2414456
[31] Gabriel H. Loh and Mark D. Hill. 2011. Efficiently Enabling Conventional Block
Sizes for Very Large Die-stacked DRAM Caches. In Proceedings of the 44th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-44).
ACM, New York, NY, USA, 454–464. https://doi.org/10.1145/2155620.2155673
[32] Gabriel H. Loh, Nuwan Jayasena, Kevin Mcgrath, Mike O’Connor, Steve Reinhardt, and Jaewoong Chung. 2012. Challenges in Heterogeneous Die-Stacked
and Off-Chip Memory Systems. In the 3rd Workshop on SoCs, Heterogeneous
Architectures and Workloads (SHAW).
[33] Mitesh R. Meswani, Serigey Blagodurov, David Roberts, John Slice, Mike Ignatowski, and Gabriel H. Loh. 2015. Heterogeneous memory architectures: A
HW/SW approach for mixing die-stacked and off-package memories. In 2015
IEEE 21st International Symposium on High Performance Computer Architecture
(HPCA). 126–136. https://doi.org/10.1109/HPCA.2015.7056027
[34] Micron. 2013. Micron’s Hybrid Memory Cube Earns High Praise in NextGeneration Supercomputer. (2013). http://investors.micron.com/releasedetail.
cfm?ReleaseID=805283.
[35] Mark Oskin and Gabriel H. Loh. 2015. A Software-Managed Approach to
Die-Stacked DRAM. In 2015 International Conference on Parallel Architecture
and Compilation, PACT 2015, San Francisco, CA, USA, October 18-21, 2015.
188–200. https://doi.org/10.1109/PACT.2015.30
[36] Celal Ozturk. 2013. Analyzing and Quantifying Dynamc Program Behavior
in Terms of Regularities and Patterns. In Open Access Dissertations. 63. http:
//digitalcommons.uri.edu/oa_diss/63
[37] Binh Pham, Abhishek Bhattacharjee, Yasuko Eckert, and Gabriel H. Loh. 2014.
Increasing TLB reach by exploiting clustering in page translations. In 2014
IEEE 20th International Symposium on High Performance Computer Architecture
(HPCA). 558–567. https://doi.org/10.1109/HPCA.2014.6835964
[38] Binh Pham, Ján Veselý, Gabriel H. Loh, and Abhishek Bhattacharjee. 2015. Large
Pages and Lightweight Memory Management in Virtualized Environments: Can
You Have It Both Ways?. In Proceedings of the 48th International Symposium
on Microarchitecture (MICRO-48). ACM, New York, NY, USA, 1–12. https:
//doi.org/10.1145/2830772.2830773
[39] Moinuddin K. Qureshi and Gabriel H. Loh. 2012. Fundamental Latency Trade-off
in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with
a Simple and Practical Design.. In MICRO. IEEE Computer Society, 235–246.
http://dblp.uni-trier.de/db/conf/micro/micro2012.html#QureshiL12
[40] Rackspace. 2012. OPENSTACK - The Open Alternative To Cloud Lock-In.
(2012). https://www.rackspace.com/en-us/cloud/openstack.
[41] Ashley Saulsbury, Fredrik Dahlgren, and Per Stenström. 2000. Recency-based
TLB Preloading. In Proceedings of the 27th Annual International Symposium
on Computer Architecture (ISCA ’00). ACM, New York, NY, USA, 117–127.
https://doi.org/10.1145/339647.339666
[42] André Seznec. 2004. Concurrent Support of Multiple Page Sizes on a Skewed
Associative TLB. IEEE Trans. Computers 53, 7 (2004), 924–927. https://doi.org/
10.1109/TC.2004.21
[43] Jaewoong Sim, Alaa R. Alameldeen, Zeshan Chishti, Chris Wilkerson, and Hyesoon Kim. 2014. Transparent Hardware Management of Stacked DRAM as
Part of Memory. In 2014 47th Annual IEEE/ACM International Symposium on
Microarchitecture. 13–24. https://doi.org/10.1109/MICRO.2014.56
[44] Jaewoong Sim, Gabriel H. Loh, Hyesoon Kim, Mike OConnor, and Mithuna
Thottethodi. 2012. A Mostly-Clean DRAM Cache for Effective Hit Speculation
and Self-Balancing Dispatch. In 2012 45th Annual IEEE/ACM International
Symposium on Microarchitecture. 247–257. https://doi.org/10.1109/MICRO.2012.
31
[45] Shekhar Srikantaiah and Mahmut Kandemir. 2010. Synergistic TLBs for High
Performance Address Translation in Chip Multiprocessors. In 2010 43rd Annual
IEEE/ACM International Symposium on Microarchitecture. 313–324. https://doi.
org/10.1109/MICRO.2010.26
[46] Madhusudhan Talluri, Shing Kong, Mark D. Hill, and David A. Patterson. 1992.
Tradeoffs in Supporting Two Page Sizes. In [1992] Proceedings the 19th Annual
International Symposium on Computer Architecture. 415–424. https://doi.org/10.
1109/ISCA.1992.753337
[47] Steven J. E. Wilton and Norman P. Jouppi. 1996. CACTI: an enhanced cache
access and cycle time model. IEEE Journal of Solid-State Circuits 31, 5 (May
1996), 677–688. https://doi.org/10.1109/4.509850
[48] Idan Yaniv and Dan Tsafrir. 2016. Hash, Don’T Cache (the Page Table). In Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science. ACM, New York, NY, USA, 337–350.
https://doi.org/10.1145/2896377.2901456
[49] Lixin Zhang, Evan Speight, Ram Rajamony, and Jiang Lin. 2010. Enigma:
Architectural and Operating System Support for Reducing the Impact of Address Translation. In Proceedings of the 24th ACM International Conference
on Supercomputing (ICS ’10). ACM, New York, NY, USA, 159–168. https:
//doi.org/10.1145/1810085.1810109
[50] Li Zhao, Ravi Iyer, Ramesh Illikkal, and Don Newell. 2007. Exploring DRAM
cache architectures for CMP server platforms. In 2007 25th International Conference on Computer Design. 55–62. https://doi.org/10.1109/ICCD.2007.4601880
