<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:10.362+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:06.755+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:06.744+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:06.731+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:06.726+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:06.708+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:06.704+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:06.700+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:04.735+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:04.715+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:04.712+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:04.709+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:04.705+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:04.686+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:04.682+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:04.680+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:03.833+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:46:03.584+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:45:55.244+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)" projectName="dma_ps" solutionName="solution1" date="2024-04-08T23:45:55.241+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
