# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/new/txd_transmit_fsm.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sim_1/new/txd_transmit_fsm_bench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
