# ACCURATE2 Evaluation Board RTL

## Description

This repo contains the VHDL code for the ACCURATE2 Evaluation Board.
A ready to use Makefile is provided to compile the code, generate the bitstream and program the FPGA.

The FPGA used is a Lattice iCE40 iCE5LP4k chip (SG48 package) mounted on a custom board. The code is written entirely in VHDL and compiled with the open source [`oss-cad-suite`](https://github.com/YosysHQ/oss-cad-suite-build?tab=readme-ov-file) toolchain.

The current block diagram of the internal logic is shown below:

<div align="center">
    <img src="VHDL_Diagram.svg" alt="VHDL block diagram">
</div>

## Table of Contents

- [Installation](#installation)
- [Usage](#usage)
- [Register map](#register-map)

## Installation

Install the `oss-cad-suite`, following the [installation instructions](https://github.com/YosysHQ/oss-cad-suite-build?tab=readme-ov-file#installation).

Clone the repository:
```bash
git clone https://gitlab.cern.ch/AIGROUP-crome-support/accurate2_eval_rtl.git
```
---

Note that GHDL and the GHDL plugin for Yosys (required for this project) are only available for linux-x64 and darwin-x64 platforms.
The main development was carried out on an M1 Pro MacBook Pro machine. No issues were found concerning the translation of the darwin-x64 binaries from x86 to arm.

## Usage

Source the environment:
```bash
source /path/to/oss-cad-suite/environment
````

Change to the `build` directory:
```bash
cd ./build
```

Compile the code and generate the bitstream:
```bash
make all
````

Program the FPGA's flash:
```bash
make prog
```

## Register map
The application utilise a very simple register map to configure internal logic parameters, namely the DAC's output voltages and ACCURATE's parameters.

To program the registers, the user must write to the FPGA's UART interface. The FPGA expect 5 bytes: the first byte is the register address, and the following 4 bytes are the register value sent in LSB to MSB order (i.e. byte1 (LSB) first and byte4 (MSB) last). The UART interface is configured to 9600 baud rate, 8 data bits, 1 stop bit, and no parity bit. Once a comunication is started, it can not be stopped until the 5 bytes are received.

The register map is shown below:

| Register address | Register name | Description | Type |
|------------------|---------------|-------------| ---- |
| 0x00 | vOutA | DAC's port A output voltage | 12-bit unsigned |
| 0x01 | vOutB | DAC's port B output voltage | 12-bit unsigned |
| 0x02 | vOutC | DAC's port C output voltage | 12-bit unsigned |
| 0x03 | vOutD | DAC's port D output voltage | 12-bit unsigned |
| 0x04 | vOutE | DAC's port E output voltage | 12-bit unsigned |
| 0x05 | vOutF | DAC's port F output voltage | 12-bit unsigned |
| 0x06 | vOutG | DAC's port G output voltage | 12-bit unsigned |
| 0x07 | vOutH | DAC's port H output voltage | 12-bit unsigned |
|||||
| 0x08 | chargeQuantaCP1 | Charge quanta for CP1 | Unknown |
| 0x09 | chargeQuantaCP2 | Charge quanta for CP2 | Unknown |
| 0x0A | chargeQuantaCP3 | Charge quanta for CP3 | Unknown |
| 0x0B | cooldownMinCP1 | Minimum cooldown for CP1 | Unknown |
| 0x0C | cooldownMaxCP1 | Maximum cooldown for CP1 | Unknown |
| 0x0D | cooldownMinCP2 | Minimum cooldown for CP2 | Unknown |
| 0x0E | cooldownMaxCP2 | Maximum cooldown for CP2 | Unknown |
| 0x0F | cooldownMinCP3 | Minimum cooldown for CP3 | Unknown |
| 0x10 | cooldownMaxCP3 | Maximum cooldown for CP3 | Unknown |
| 0x11 | resetOTA | Reset OTA | Unknown |
| 0x12 | tCharge | T Charge | Unknown |
| 0x13 | tInjection | T Injection | Unknown |
| 0x14 | disableCP1 | Disable CP1 | Unknown |
| 0x15 | disableCP2 | Disable CP2 | Unknown |
| 0x16 | disableCP3 | Disable CP3 | Unknown |
| 0x17 | singlyCPActivation | Singly CP Activation | Unknown |
