// Seed: 2930596236
module module_0 (
    output tri1 id_0,
    output supply1 id_1
);
  wire id_3;
  assign id_1 = id_3;
  assign id_1 = id_3;
  always @(negedge id_3 == 1) begin
    if (id_3) begin
      assert (1);
      assert (id_3);
      id_0 = 1;
    end
  end
  assign id_0 = 1;
  supply0 id_4, id_5;
  wire id_6;
  always @(1) if (1) id_0 = ~id_5;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output wand id_5,
    input tri1 id_6
    , id_9,
    output uwire id_7
);
  wire id_10;
  module_0(
      id_5, id_5
  );
  supply1 id_11 = id_0 == 1;
  id_12(
      1, id_3 < id_3, id_7
  );
endmodule
