{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586578257887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586578257892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 21:10:57 2020 " "Processing started: Fri Apr 10 21:10:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586578257892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578257892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off channelStrip -c channelStrip " "Command: quartus_map --read_settings_files=on --write_settings_files=off channelStrip -c channelStrip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578257892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586578258496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586578258496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/kpdecode/kpdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/kpdecode/kpdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kpdecode " "Found entity 1: kpdecode" {  } { { "peripherals/kpdecode/kpdecode.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/encodebutton/encodebutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/encodebutton/encodebutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encodeButton " "Found entity 1: encodeButton" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/displaymux/displaymux.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/displaymux/displaymux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "peripherals/displayMux/displayMux.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decodebutton/decodebutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decodebutton/decodebutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeButton " "Found entity 1: decodeButton" {  } { { "peripherals/decodeButton/decodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decode7/decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decode7/decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "peripherals/decode7/decode7.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decode2/decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decode2/decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "peripherals/decode2/decode2.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colseq.sv(12) " "Verilog HDL information at colseq.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "peripherals/colseq/colseq.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586578265283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/colseq/colseq.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/colseq/colseq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colseq " "Found entity 1: colseq" {  } { { "peripherals/colseq/colseq.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputs/outputlevel/outputlevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file outputs/outputlevel/outputlevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputLevel " "Found entity 1: outputLevel" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputs/sinewavegen/sinewavegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file inputs/sinewavegen/sinewavegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sineWaveGen " "Found entity 1: sineWaveGen" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/verilog-implementation/lowpass/lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file filters/verilog-implementation/lowpass/lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lowpass " "Found entity 1: lowpass" {  } { { "filters/verilog-implementation/lowpass/lowpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/verilog-implementation/highpass/highpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file filters/verilog-implementation/highpass/highpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highpass " "Found entity 1: highpass" {  } { { "filters/verilog-implementation/highpass/highpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks/clkdivider/clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocks/clkdivider/clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "clocks/clkDivider/clkDivider.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel/channelstrip.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel/channelstrip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 channelStrip " "Found entity 1: channelStrip" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265318 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_47 channelStrip.sv(96) " "Verilog HDL Implicit Net warning at channelStrip.sv(96): created implicit net for \"clk_47\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "channelStrip " "Elaborating entity \"channelStrip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586578265517 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk_48 0 channelStrip.sv(8) " "Net \"clk_48\" at channelStrip.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1586578265519 "|channelStrip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sineWaveGen sineWaveGen:sineWaveGen_0 " "Elaborating entity \"sineWaveGen\" for hierarchy \"sineWaveGen:sineWaveGen_0\"" {  } { { "topLevel/channelStrip.sv" "sineWaveGen_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sineWaveGen.sv(24) " "Verilog HDL assignment warning at sineWaveGen.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265547 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(43) " "Verilog HDL assignment warning at sineWaveGen.sv(43): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265547 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(47) " "Verilog HDL assignment warning at sineWaveGen.sv(47): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265547 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(51) " "Verilog HDL assignment warning at sineWaveGen.sv(51): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265547 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(55) " "Verilog HDL assignment warning at sineWaveGen.sv(55): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265547 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(59) " "Verilog HDL assignment warning at sineWaveGen.sv(59): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265547 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(63) " "Verilog HDL assignment warning at sineWaveGen.sv(63): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265547 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(67) " "Verilog HDL assignment warning at sineWaveGen.sv(67): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(71) " "Verilog HDL assignment warning at sineWaveGen.sv(71): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(75) " "Verilog HDL assignment warning at sineWaveGen.sv(75): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(79) " "Verilog HDL assignment warning at sineWaveGen.sv(79): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(83) " "Verilog HDL assignment warning at sineWaveGen.sv(83): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(87) " "Verilog HDL assignment warning at sineWaveGen.sv(87): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(91) " "Verilog HDL assignment warning at sineWaveGen.sv(91): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(95) " "Verilog HDL assignment warning at sineWaveGen.sv(95): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(99) " "Verilog HDL assignment warning at sineWaveGen.sv(99): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(103) " "Verilog HDL assignment warning at sineWaveGen.sv(103): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(107) " "Verilog HDL assignment warning at sineWaveGen.sv(107): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(111) " "Verilog HDL assignment warning at sineWaveGen.sv(111): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(115) " "Verilog HDL assignment warning at sineWaveGen.sv(115): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(119) " "Verilog HDL assignment warning at sineWaveGen.sv(119): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(123) " "Verilog HDL assignment warning at sineWaveGen.sv(123): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(127) " "Verilog HDL assignment warning at sineWaveGen.sv(127): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(131) " "Verilog HDL assignment warning at sineWaveGen.sv(131): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(135) " "Verilog HDL assignment warning at sineWaveGen.sv(135): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(139) " "Verilog HDL assignment warning at sineWaveGen.sv(139): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(143) " "Verilog HDL assignment warning at sineWaveGen.sv(143): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(147) " "Verilog HDL assignment warning at sineWaveGen.sv(147): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(151) " "Verilog HDL assignment warning at sineWaveGen.sv(151): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(155) " "Verilog HDL assignment warning at sineWaveGen.sv(155): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(159) " "Verilog HDL assignment warning at sineWaveGen.sv(159): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(163) " "Verilog HDL assignment warning at sineWaveGen.sv(163): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(167) " "Verilog HDL assignment warning at sineWaveGen.sv(167): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(171) " "Verilog HDL assignment warning at sineWaveGen.sv(171): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(175) " "Verilog HDL assignment warning at sineWaveGen.sv(175): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(179) " "Verilog HDL assignment warning at sineWaveGen.sv(179): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(183) " "Verilog HDL assignment warning at sineWaveGen.sv(183): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(187) " "Verilog HDL assignment warning at sineWaveGen.sv(187): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265548 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(191) " "Verilog HDL assignment warning at sineWaveGen.sv(191): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(195) " "Verilog HDL assignment warning at sineWaveGen.sv(195): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(199) " "Verilog HDL assignment warning at sineWaveGen.sv(199): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(203) " "Verilog HDL assignment warning at sineWaveGen.sv(203): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(207) " "Verilog HDL assignment warning at sineWaveGen.sv(207): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(211) " "Verilog HDL assignment warning at sineWaveGen.sv(211): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(215) " "Verilog HDL assignment warning at sineWaveGen.sv(215): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(219) " "Verilog HDL assignment warning at sineWaveGen.sv(219): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(223) " "Verilog HDL assignment warning at sineWaveGen.sv(223): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(227) " "Verilog HDL assignment warning at sineWaveGen.sv(227): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(231) " "Verilog HDL assignment warning at sineWaveGen.sv(231): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(235) " "Verilog HDL assignment warning at sineWaveGen.sv(235): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(239) " "Verilog HDL assignment warning at sineWaveGen.sv(239): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(243) " "Verilog HDL assignment warning at sineWaveGen.sv(243): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(247) " "Verilog HDL assignment warning at sineWaveGen.sv(247): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(251) " "Verilog HDL assignment warning at sineWaveGen.sv(251): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(255) " "Verilog HDL assignment warning at sineWaveGen.sv(255): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(259) " "Verilog HDL assignment warning at sineWaveGen.sv(259): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(263) " "Verilog HDL assignment warning at sineWaveGen.sv(263): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(267) " "Verilog HDL assignment warning at sineWaveGen.sv(267): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(271) " "Verilog HDL assignment warning at sineWaveGen.sv(271): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(275) " "Verilog HDL assignment warning at sineWaveGen.sv(275): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(279) " "Verilog HDL assignment warning at sineWaveGen.sv(279): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(283) " "Verilog HDL assignment warning at sineWaveGen.sv(283): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(287) " "Verilog HDL assignment warning at sineWaveGen.sv(287): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(291) " "Verilog HDL assignment warning at sineWaveGen.sv(291): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(295) " "Verilog HDL assignment warning at sineWaveGen.sv(295): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(299) " "Verilog HDL assignment warning at sineWaveGen.sv(299): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(303) " "Verilog HDL assignment warning at sineWaveGen.sv(303): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(307) " "Verilog HDL assignment warning at sineWaveGen.sv(307): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(311) " "Verilog HDL assignment warning at sineWaveGen.sv(311): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(315) " "Verilog HDL assignment warning at sineWaveGen.sv(315): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(319) " "Verilog HDL assignment warning at sineWaveGen.sv(319): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265549 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(323) " "Verilog HDL assignment warning at sineWaveGen.sv(323): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(327) " "Verilog HDL assignment warning at sineWaveGen.sv(327): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(331) " "Verilog HDL assignment warning at sineWaveGen.sv(331): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(335) " "Verilog HDL assignment warning at sineWaveGen.sv(335): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(339) " "Verilog HDL assignment warning at sineWaveGen.sv(339): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(343) " "Verilog HDL assignment warning at sineWaveGen.sv(343): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(347) " "Verilog HDL assignment warning at sineWaveGen.sv(347): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(351) " "Verilog HDL assignment warning at sineWaveGen.sv(351): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(355) " "Verilog HDL assignment warning at sineWaveGen.sv(355): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(359) " "Verilog HDL assignment warning at sineWaveGen.sv(359): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(363) " "Verilog HDL assignment warning at sineWaveGen.sv(363): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(367) " "Verilog HDL assignment warning at sineWaveGen.sv(367): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(371) " "Verilog HDL assignment warning at sineWaveGen.sv(371): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(375) " "Verilog HDL assignment warning at sineWaveGen.sv(375): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(379) " "Verilog HDL assignment warning at sineWaveGen.sv(379): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(383) " "Verilog HDL assignment warning at sineWaveGen.sv(383): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(387) " "Verilog HDL assignment warning at sineWaveGen.sv(387): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(391) " "Verilog HDL assignment warning at sineWaveGen.sv(391): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(395) " "Verilog HDL assignment warning at sineWaveGen.sv(395): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(399) " "Verilog HDL assignment warning at sineWaveGen.sv(399): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(403) " "Verilog HDL assignment warning at sineWaveGen.sv(403): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(407) " "Verilog HDL assignment warning at sineWaveGen.sv(407): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(411) " "Verilog HDL assignment warning at sineWaveGen.sv(411): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(415) " "Verilog HDL assignment warning at sineWaveGen.sv(415): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(419) " "Verilog HDL assignment warning at sineWaveGen.sv(419): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(423) " "Verilog HDL assignment warning at sineWaveGen.sv(423): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(427) " "Verilog HDL assignment warning at sineWaveGen.sv(427): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(431) " "Verilog HDL assignment warning at sineWaveGen.sv(431): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(435) " "Verilog HDL assignment warning at sineWaveGen.sv(435): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(439) " "Verilog HDL assignment warning at sineWaveGen.sv(439): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(443) " "Verilog HDL assignment warning at sineWaveGen.sv(443): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(447) " "Verilog HDL assignment warning at sineWaveGen.sv(447): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265550 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(451) " "Verilog HDL assignment warning at sineWaveGen.sv(451): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(455) " "Verilog HDL assignment warning at sineWaveGen.sv(455): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(459) " "Verilog HDL assignment warning at sineWaveGen.sv(459): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(463) " "Verilog HDL assignment warning at sineWaveGen.sv(463): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(467) " "Verilog HDL assignment warning at sineWaveGen.sv(467): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(471) " "Verilog HDL assignment warning at sineWaveGen.sv(471): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(475) " "Verilog HDL assignment warning at sineWaveGen.sv(475): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(479) " "Verilog HDL assignment warning at sineWaveGen.sv(479): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(483) " "Verilog HDL assignment warning at sineWaveGen.sv(483): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(487) " "Verilog HDL assignment warning at sineWaveGen.sv(487): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(491) " "Verilog HDL assignment warning at sineWaveGen.sv(491): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(495) " "Verilog HDL assignment warning at sineWaveGen.sv(495): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(499) " "Verilog HDL assignment warning at sineWaveGen.sv(499): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(503) " "Verilog HDL assignment warning at sineWaveGen.sv(503): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(507) " "Verilog HDL assignment warning at sineWaveGen.sv(507): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(511) " "Verilog HDL assignment warning at sineWaveGen.sv(511): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(515) " "Verilog HDL assignment warning at sineWaveGen.sv(515): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(519) " "Verilog HDL assignment warning at sineWaveGen.sv(519): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(523) " "Verilog HDL assignment warning at sineWaveGen.sv(523): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(527) " "Verilog HDL assignment warning at sineWaveGen.sv(527): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(531) " "Verilog HDL assignment warning at sineWaveGen.sv(531): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(535) " "Verilog HDL assignment warning at sineWaveGen.sv(535): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(539) " "Verilog HDL assignment warning at sineWaveGen.sv(539): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(543) " "Verilog HDL assignment warning at sineWaveGen.sv(543): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(547) " "Verilog HDL assignment warning at sineWaveGen.sv(547): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(551) " "Verilog HDL assignment warning at sineWaveGen.sv(551): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(555) " "Verilog HDL assignment warning at sineWaveGen.sv(555): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(559) " "Verilog HDL assignment warning at sineWaveGen.sv(559): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(563) " "Verilog HDL assignment warning at sineWaveGen.sv(563): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(567) " "Verilog HDL assignment warning at sineWaveGen.sv(567): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(571) " "Verilog HDL assignment warning at sineWaveGen.sv(571): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265551 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(575) " "Verilog HDL assignment warning at sineWaveGen.sv(575): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(579) " "Verilog HDL assignment warning at sineWaveGen.sv(579): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(583) " "Verilog HDL assignment warning at sineWaveGen.sv(583): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(587) " "Verilog HDL assignment warning at sineWaveGen.sv(587): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(591) " "Verilog HDL assignment warning at sineWaveGen.sv(591): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(595) " "Verilog HDL assignment warning at sineWaveGen.sv(595): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(599) " "Verilog HDL assignment warning at sineWaveGen.sv(599): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(603) " "Verilog HDL assignment warning at sineWaveGen.sv(603): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(607) " "Verilog HDL assignment warning at sineWaveGen.sv(607): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(611) " "Verilog HDL assignment warning at sineWaveGen.sv(611): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(615) " "Verilog HDL assignment warning at sineWaveGen.sv(615): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(619) " "Verilog HDL assignment warning at sineWaveGen.sv(619): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(623) " "Verilog HDL assignment warning at sineWaveGen.sv(623): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(627) " "Verilog HDL assignment warning at sineWaveGen.sv(627): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(631) " "Verilog HDL assignment warning at sineWaveGen.sv(631): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(635) " "Verilog HDL assignment warning at sineWaveGen.sv(635): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(639) " "Verilog HDL assignment warning at sineWaveGen.sv(639): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(643) " "Verilog HDL assignment warning at sineWaveGen.sv(643): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(647) " "Verilog HDL assignment warning at sineWaveGen.sv(647): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(651) " "Verilog HDL assignment warning at sineWaveGen.sv(651): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(655) " "Verilog HDL assignment warning at sineWaveGen.sv(655): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(659) " "Verilog HDL assignment warning at sineWaveGen.sv(659): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(663) " "Verilog HDL assignment warning at sineWaveGen.sv(663): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(667) " "Verilog HDL assignment warning at sineWaveGen.sv(667): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(671) " "Verilog HDL assignment warning at sineWaveGen.sv(671): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(675) " "Verilog HDL assignment warning at sineWaveGen.sv(675): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(679) " "Verilog HDL assignment warning at sineWaveGen.sv(679): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(683) " "Verilog HDL assignment warning at sineWaveGen.sv(683): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(687) " "Verilog HDL assignment warning at sineWaveGen.sv(687): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(691) " "Verilog HDL assignment warning at sineWaveGen.sv(691): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(695) " "Verilog HDL assignment warning at sineWaveGen.sv(695): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(699) " "Verilog HDL assignment warning at sineWaveGen.sv(699): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(703) " "Verilog HDL assignment warning at sineWaveGen.sv(703): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(707) " "Verilog HDL assignment warning at sineWaveGen.sv(707): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265552 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(711) " "Verilog HDL assignment warning at sineWaveGen.sv(711): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(715) " "Verilog HDL assignment warning at sineWaveGen.sv(715): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(719) " "Verilog HDL assignment warning at sineWaveGen.sv(719): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(723) " "Verilog HDL assignment warning at sineWaveGen.sv(723): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(727) " "Verilog HDL assignment warning at sineWaveGen.sv(727): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(731) " "Verilog HDL assignment warning at sineWaveGen.sv(731): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(735) " "Verilog HDL assignment warning at sineWaveGen.sv(735): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(739) " "Verilog HDL assignment warning at sineWaveGen.sv(739): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(743) " "Verilog HDL assignment warning at sineWaveGen.sv(743): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(747) " "Verilog HDL assignment warning at sineWaveGen.sv(747): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(751) " "Verilog HDL assignment warning at sineWaveGen.sv(751): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(755) " "Verilog HDL assignment warning at sineWaveGen.sv(755): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(759) " "Verilog HDL assignment warning at sineWaveGen.sv(759): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(763) " "Verilog HDL assignment warning at sineWaveGen.sv(763): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(767) " "Verilog HDL assignment warning at sineWaveGen.sv(767): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(771) " "Verilog HDL assignment warning at sineWaveGen.sv(771): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(775) " "Verilog HDL assignment warning at sineWaveGen.sv(775): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(779) " "Verilog HDL assignment warning at sineWaveGen.sv(779): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(783) " "Verilog HDL assignment warning at sineWaveGen.sv(783): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(787) " "Verilog HDL assignment warning at sineWaveGen.sv(787): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(791) " "Verilog HDL assignment warning at sineWaveGen.sv(791): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(795) " "Verilog HDL assignment warning at sineWaveGen.sv(795): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(799) " "Verilog HDL assignment warning at sineWaveGen.sv(799): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(803) " "Verilog HDL assignment warning at sineWaveGen.sv(803): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(807) " "Verilog HDL assignment warning at sineWaveGen.sv(807): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(811) " "Verilog HDL assignment warning at sineWaveGen.sv(811): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(815) " "Verilog HDL assignment warning at sineWaveGen.sv(815): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(819) " "Verilog HDL assignment warning at sineWaveGen.sv(819): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(823) " "Verilog HDL assignment warning at sineWaveGen.sv(823): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(827) " "Verilog HDL assignment warning at sineWaveGen.sv(827): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(831) " "Verilog HDL assignment warning at sineWaveGen.sv(831): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(835) " "Verilog HDL assignment warning at sineWaveGen.sv(835): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(839) " "Verilog HDL assignment warning at sineWaveGen.sv(839): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265553 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(843) " "Verilog HDL assignment warning at sineWaveGen.sv(843): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(847) " "Verilog HDL assignment warning at sineWaveGen.sv(847): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(851) " "Verilog HDL assignment warning at sineWaveGen.sv(851): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(855) " "Verilog HDL assignment warning at sineWaveGen.sv(855): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(859) " "Verilog HDL assignment warning at sineWaveGen.sv(859): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(863) " "Verilog HDL assignment warning at sineWaveGen.sv(863): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(867) " "Verilog HDL assignment warning at sineWaveGen.sv(867): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(871) " "Verilog HDL assignment warning at sineWaveGen.sv(871): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(875) " "Verilog HDL assignment warning at sineWaveGen.sv(875): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(879) " "Verilog HDL assignment warning at sineWaveGen.sv(879): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(883) " "Verilog HDL assignment warning at sineWaveGen.sv(883): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(887) " "Verilog HDL assignment warning at sineWaveGen.sv(887): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(891) " "Verilog HDL assignment warning at sineWaveGen.sv(891): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(895) " "Verilog HDL assignment warning at sineWaveGen.sv(895): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(899) " "Verilog HDL assignment warning at sineWaveGen.sv(899): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(903) " "Verilog HDL assignment warning at sineWaveGen.sv(903): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(907) " "Verilog HDL assignment warning at sineWaveGen.sv(907): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(911) " "Verilog HDL assignment warning at sineWaveGen.sv(911): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(915) " "Verilog HDL assignment warning at sineWaveGen.sv(915): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(919) " "Verilog HDL assignment warning at sineWaveGen.sv(919): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(923) " "Verilog HDL assignment warning at sineWaveGen.sv(923): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(927) " "Verilog HDL assignment warning at sineWaveGen.sv(927): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(931) " "Verilog HDL assignment warning at sineWaveGen.sv(931): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(935) " "Verilog HDL assignment warning at sineWaveGen.sv(935): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(939) " "Verilog HDL assignment warning at sineWaveGen.sv(939): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(943) " "Verilog HDL assignment warning at sineWaveGen.sv(943): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(947) " "Verilog HDL assignment warning at sineWaveGen.sv(947): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(951) " "Verilog HDL assignment warning at sineWaveGen.sv(951): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(955) " "Verilog HDL assignment warning at sineWaveGen.sv(955): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(959) " "Verilog HDL assignment warning at sineWaveGen.sv(959): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(963) " "Verilog HDL assignment warning at sineWaveGen.sv(963): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(967) " "Verilog HDL assignment warning at sineWaveGen.sv(967): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265554 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(971) " "Verilog HDL assignment warning at sineWaveGen.sv(971): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(975) " "Verilog HDL assignment warning at sineWaveGen.sv(975): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(979) " "Verilog HDL assignment warning at sineWaveGen.sv(979): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(983) " "Verilog HDL assignment warning at sineWaveGen.sv(983): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(987) " "Verilog HDL assignment warning at sineWaveGen.sv(987): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(991) " "Verilog HDL assignment warning at sineWaveGen.sv(991): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(995) " "Verilog HDL assignment warning at sineWaveGen.sv(995): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(999) " "Verilog HDL assignment warning at sineWaveGen.sv(999): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1972) " "Verilog HDL assignment warning at sineWaveGen.sv(1972): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1976) " "Verilog HDL assignment warning at sineWaveGen.sv(1976): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1980) " "Verilog HDL assignment warning at sineWaveGen.sv(1980): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1984) " "Verilog HDL assignment warning at sineWaveGen.sv(1984): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1988) " "Verilog HDL assignment warning at sineWaveGen.sv(1988): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1992) " "Verilog HDL assignment warning at sineWaveGen.sv(1992): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1996) " "Verilog HDL assignment warning at sineWaveGen.sv(1996): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2000) " "Verilog HDL assignment warning at sineWaveGen.sv(2000): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2004) " "Verilog HDL assignment warning at sineWaveGen.sv(2004): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2008) " "Verilog HDL assignment warning at sineWaveGen.sv(2008): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2012) " "Verilog HDL assignment warning at sineWaveGen.sv(2012): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2016) " "Verilog HDL assignment warning at sineWaveGen.sv(2016): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2020) " "Verilog HDL assignment warning at sineWaveGen.sv(2020): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2024) " "Verilog HDL assignment warning at sineWaveGen.sv(2024): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2028) " "Verilog HDL assignment warning at sineWaveGen.sv(2028): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2032) " "Verilog HDL assignment warning at sineWaveGen.sv(2032): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2036) " "Verilog HDL assignment warning at sineWaveGen.sv(2036): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2040) " "Verilog HDL assignment warning at sineWaveGen.sv(2040): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2044) " "Verilog HDL assignment warning at sineWaveGen.sv(2044): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2048) " "Verilog HDL assignment warning at sineWaveGen.sv(2048): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2052) " "Verilog HDL assignment warning at sineWaveGen.sv(2052): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2056) " "Verilog HDL assignment warning at sineWaveGen.sv(2056): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2060) " "Verilog HDL assignment warning at sineWaveGen.sv(2060): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2064) " "Verilog HDL assignment warning at sineWaveGen.sv(2064): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2068) " "Verilog HDL assignment warning at sineWaveGen.sv(2068): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265555 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2072) " "Verilog HDL assignment warning at sineWaveGen.sv(2072): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2076) " "Verilog HDL assignment warning at sineWaveGen.sv(2076): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2080) " "Verilog HDL assignment warning at sineWaveGen.sv(2080): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2084) " "Verilog HDL assignment warning at sineWaveGen.sv(2084): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2088) " "Verilog HDL assignment warning at sineWaveGen.sv(2088): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2092) " "Verilog HDL assignment warning at sineWaveGen.sv(2092): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2096) " "Verilog HDL assignment warning at sineWaveGen.sv(2096): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2100) " "Verilog HDL assignment warning at sineWaveGen.sv(2100): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2104) " "Verilog HDL assignment warning at sineWaveGen.sv(2104): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2108) " "Verilog HDL assignment warning at sineWaveGen.sv(2108): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2112) " "Verilog HDL assignment warning at sineWaveGen.sv(2112): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2116) " "Verilog HDL assignment warning at sineWaveGen.sv(2116): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2120) " "Verilog HDL assignment warning at sineWaveGen.sv(2120): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2124) " "Verilog HDL assignment warning at sineWaveGen.sv(2124): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2128) " "Verilog HDL assignment warning at sineWaveGen.sv(2128): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2132) " "Verilog HDL assignment warning at sineWaveGen.sv(2132): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2136) " "Verilog HDL assignment warning at sineWaveGen.sv(2136): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2140) " "Verilog HDL assignment warning at sineWaveGen.sv(2140): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2144) " "Verilog HDL assignment warning at sineWaveGen.sv(2144): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2148) " "Verilog HDL assignment warning at sineWaveGen.sv(2148): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2152) " "Verilog HDL assignment warning at sineWaveGen.sv(2152): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2156) " "Verilog HDL assignment warning at sineWaveGen.sv(2156): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2160) " "Verilog HDL assignment warning at sineWaveGen.sv(2160): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2164) " "Verilog HDL assignment warning at sineWaveGen.sv(2164): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2168) " "Verilog HDL assignment warning at sineWaveGen.sv(2168): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2172) " "Verilog HDL assignment warning at sineWaveGen.sv(2172): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2176) " "Verilog HDL assignment warning at sineWaveGen.sv(2176): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2180) " "Verilog HDL assignment warning at sineWaveGen.sv(2180): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2184) " "Verilog HDL assignment warning at sineWaveGen.sv(2184): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2188) " "Verilog HDL assignment warning at sineWaveGen.sv(2188): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2192) " "Verilog HDL assignment warning at sineWaveGen.sv(2192): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2196) " "Verilog HDL assignment warning at sineWaveGen.sv(2196): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265556 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2200) " "Verilog HDL assignment warning at sineWaveGen.sv(2200): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2204) " "Verilog HDL assignment warning at sineWaveGen.sv(2204): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2208) " "Verilog HDL assignment warning at sineWaveGen.sv(2208): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2212) " "Verilog HDL assignment warning at sineWaveGen.sv(2212): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2216) " "Verilog HDL assignment warning at sineWaveGen.sv(2216): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2220) " "Verilog HDL assignment warning at sineWaveGen.sv(2220): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2224) " "Verilog HDL assignment warning at sineWaveGen.sv(2224): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2228) " "Verilog HDL assignment warning at sineWaveGen.sv(2228): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2232) " "Verilog HDL assignment warning at sineWaveGen.sv(2232): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2236) " "Verilog HDL assignment warning at sineWaveGen.sv(2236): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2240) " "Verilog HDL assignment warning at sineWaveGen.sv(2240): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2244) " "Verilog HDL assignment warning at sineWaveGen.sv(2244): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2248) " "Verilog HDL assignment warning at sineWaveGen.sv(2248): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2252) " "Verilog HDL assignment warning at sineWaveGen.sv(2252): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2256) " "Verilog HDL assignment warning at sineWaveGen.sv(2256): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2260) " "Verilog HDL assignment warning at sineWaveGen.sv(2260): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2264) " "Verilog HDL assignment warning at sineWaveGen.sv(2264): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2268) " "Verilog HDL assignment warning at sineWaveGen.sv(2268): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2272) " "Verilog HDL assignment warning at sineWaveGen.sv(2272): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2276) " "Verilog HDL assignment warning at sineWaveGen.sv(2276): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2280) " "Verilog HDL assignment warning at sineWaveGen.sv(2280): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2284) " "Verilog HDL assignment warning at sineWaveGen.sv(2284): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2288) " "Verilog HDL assignment warning at sineWaveGen.sv(2288): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2292) " "Verilog HDL assignment warning at sineWaveGen.sv(2292): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2296) " "Verilog HDL assignment warning at sineWaveGen.sv(2296): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2300) " "Verilog HDL assignment warning at sineWaveGen.sv(2300): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2304) " "Verilog HDL assignment warning at sineWaveGen.sv(2304): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2308) " "Verilog HDL assignment warning at sineWaveGen.sv(2308): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2312) " "Verilog HDL assignment warning at sineWaveGen.sv(2312): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2316) " "Verilog HDL assignment warning at sineWaveGen.sv(2316): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2320) " "Verilog HDL assignment warning at sineWaveGen.sv(2320): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2324) " "Verilog HDL assignment warning at sineWaveGen.sv(2324): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265557 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2328) " "Verilog HDL assignment warning at sineWaveGen.sv(2328): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2332) " "Verilog HDL assignment warning at sineWaveGen.sv(2332): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2336) " "Verilog HDL assignment warning at sineWaveGen.sv(2336): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2340) " "Verilog HDL assignment warning at sineWaveGen.sv(2340): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2344) " "Verilog HDL assignment warning at sineWaveGen.sv(2344): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2348) " "Verilog HDL assignment warning at sineWaveGen.sv(2348): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2352) " "Verilog HDL assignment warning at sineWaveGen.sv(2352): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2356) " "Verilog HDL assignment warning at sineWaveGen.sv(2356): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2749) " "Verilog HDL assignment warning at sineWaveGen.sv(2749): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2753) " "Verilog HDL assignment warning at sineWaveGen.sv(2753): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2757) " "Verilog HDL assignment warning at sineWaveGen.sv(2757): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2761) " "Verilog HDL assignment warning at sineWaveGen.sv(2761): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2765) " "Verilog HDL assignment warning at sineWaveGen.sv(2765): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2769) " "Verilog HDL assignment warning at sineWaveGen.sv(2769): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2773) " "Verilog HDL assignment warning at sineWaveGen.sv(2773): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2777) " "Verilog HDL assignment warning at sineWaveGen.sv(2777): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2781) " "Verilog HDL assignment warning at sineWaveGen.sv(2781): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2785) " "Verilog HDL assignment warning at sineWaveGen.sv(2785): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2789) " "Verilog HDL assignment warning at sineWaveGen.sv(2789): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2793) " "Verilog HDL assignment warning at sineWaveGen.sv(2793): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2797) " "Verilog HDL assignment warning at sineWaveGen.sv(2797): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2801) " "Verilog HDL assignment warning at sineWaveGen.sv(2801): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2805) " "Verilog HDL assignment warning at sineWaveGen.sv(2805): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2809) " "Verilog HDL assignment warning at sineWaveGen.sv(2809): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2813) " "Verilog HDL assignment warning at sineWaveGen.sv(2813): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2817) " "Verilog HDL assignment warning at sineWaveGen.sv(2817): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2821) " "Verilog HDL assignment warning at sineWaveGen.sv(2821): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2825) " "Verilog HDL assignment warning at sineWaveGen.sv(2825): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2829) " "Verilog HDL assignment warning at sineWaveGen.sv(2829): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2833) " "Verilog HDL assignment warning at sineWaveGen.sv(2833): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265558 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2837) " "Verilog HDL assignment warning at sineWaveGen.sv(2837): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2841) " "Verilog HDL assignment warning at sineWaveGen.sv(2841): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2845) " "Verilog HDL assignment warning at sineWaveGen.sv(2845): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2849) " "Verilog HDL assignment warning at sineWaveGen.sv(2849): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2853) " "Verilog HDL assignment warning at sineWaveGen.sv(2853): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2857) " "Verilog HDL assignment warning at sineWaveGen.sv(2857): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2861) " "Verilog HDL assignment warning at sineWaveGen.sv(2861): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2865) " "Verilog HDL assignment warning at sineWaveGen.sv(2865): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2869) " "Verilog HDL assignment warning at sineWaveGen.sv(2869): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2873) " "Verilog HDL assignment warning at sineWaveGen.sv(2873): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2877) " "Verilog HDL assignment warning at sineWaveGen.sv(2877): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2881) " "Verilog HDL assignment warning at sineWaveGen.sv(2881): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2885) " "Verilog HDL assignment warning at sineWaveGen.sv(2885): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2889) " "Verilog HDL assignment warning at sineWaveGen.sv(2889): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2893) " "Verilog HDL assignment warning at sineWaveGen.sv(2893): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2897) " "Verilog HDL assignment warning at sineWaveGen.sv(2897): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2901) " "Verilog HDL assignment warning at sineWaveGen.sv(2901): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2905) " "Verilog HDL assignment warning at sineWaveGen.sv(2905): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2909) " "Verilog HDL assignment warning at sineWaveGen.sv(2909): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2913) " "Verilog HDL assignment warning at sineWaveGen.sv(2913): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2917) " "Verilog HDL assignment warning at sineWaveGen.sv(2917): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2921) " "Verilog HDL assignment warning at sineWaveGen.sv(2921): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2925) " "Verilog HDL assignment warning at sineWaveGen.sv(2925): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2929) " "Verilog HDL assignment warning at sineWaveGen.sv(2929): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2933) " "Verilog HDL assignment warning at sineWaveGen.sv(2933): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2937) " "Verilog HDL assignment warning at sineWaveGen.sv(2937): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3142) " "Verilog HDL assignment warning at sineWaveGen.sv(3142): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3146) " "Verilog HDL assignment warning at sineWaveGen.sv(3146): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3150) " "Verilog HDL assignment warning at sineWaveGen.sv(3150): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3154) " "Verilog HDL assignment warning at sineWaveGen.sv(3154): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3158) " "Verilog HDL assignment warning at sineWaveGen.sv(3158): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3162) " "Verilog HDL assignment warning at sineWaveGen.sv(3162): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3166) " "Verilog HDL assignment warning at sineWaveGen.sv(3166): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265559 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3170) " "Verilog HDL assignment warning at sineWaveGen.sv(3170): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3174) " "Verilog HDL assignment warning at sineWaveGen.sv(3174): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3178) " "Verilog HDL assignment warning at sineWaveGen.sv(3178): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3182) " "Verilog HDL assignment warning at sineWaveGen.sv(3182): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3186) " "Verilog HDL assignment warning at sineWaveGen.sv(3186): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3190) " "Verilog HDL assignment warning at sineWaveGen.sv(3190): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3194) " "Verilog HDL assignment warning at sineWaveGen.sv(3194): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3198) " "Verilog HDL assignment warning at sineWaveGen.sv(3198): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3202) " "Verilog HDL assignment warning at sineWaveGen.sv(3202): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3206) " "Verilog HDL assignment warning at sineWaveGen.sv(3206): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3210) " "Verilog HDL assignment warning at sineWaveGen.sv(3210): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3214) " "Verilog HDL assignment warning at sineWaveGen.sv(3214): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3218) " "Verilog HDL assignment warning at sineWaveGen.sv(3218): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3222) " "Verilog HDL assignment warning at sineWaveGen.sv(3222): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3226) " "Verilog HDL assignment warning at sineWaveGen.sv(3226): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3230) " "Verilog HDL assignment warning at sineWaveGen.sv(3230): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3234) " "Verilog HDL assignment warning at sineWaveGen.sv(3234): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3238) " "Verilog HDL assignment warning at sineWaveGen.sv(3238): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3343) " "Verilog HDL assignment warning at sineWaveGen.sv(3343): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3347) " "Verilog HDL assignment warning at sineWaveGen.sv(3347): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3351) " "Verilog HDL assignment warning at sineWaveGen.sv(3351): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3355) " "Verilog HDL assignment warning at sineWaveGen.sv(3355): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3359) " "Verilog HDL assignment warning at sineWaveGen.sv(3359): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3363) " "Verilog HDL assignment warning at sineWaveGen.sv(3363): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3367) " "Verilog HDL assignment warning at sineWaveGen.sv(3367): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3371) " "Verilog HDL assignment warning at sineWaveGen.sv(3371): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3375) " "Verilog HDL assignment warning at sineWaveGen.sv(3375): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3379) " "Verilog HDL assignment warning at sineWaveGen.sv(3379): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3428) " "Verilog HDL assignment warning at sineWaveGen.sv(3428): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3432) " "Verilog HDL assignment warning at sineWaveGen.sv(3432): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3436) " "Verilog HDL assignment warning at sineWaveGen.sv(3436): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265560 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3440) " "Verilog HDL assignment warning at sineWaveGen.sv(3440): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265561 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3444) " "Verilog HDL assignment warning at sineWaveGen.sv(3444): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265561 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3473) " "Verilog HDL assignment warning at sineWaveGen.sv(3473): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265561 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3477) " "Verilog HDL assignment warning at sineWaveGen.sv(3477): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265561 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3481) " "Verilog HDL assignment warning at sineWaveGen.sv(3481): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265561 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowpass lowpass:lowpass_0 " "Elaborating entity \"lowpass\" for hierarchy \"lowpass:lowpass_0\"" {  } { { "topLevel/channelStrip.sv" "lowpass_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 lowpass.sv(70) " "Verilog HDL assignment warning at lowpass.sv(70): truncated value with size 64 to match size of target (16)" {  } { { "filters/verilog-implementation/lowpass/lowpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265565 "|channelStrip|lowpass:lowpass_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highpass highpass:highpass_0 " "Elaborating entity \"highpass\" for hierarchy \"highpass:highpass_0\"" {  } { { "topLevel/channelStrip.sv" "highpass_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 highpass.sv(70) " "Verilog HDL assignment warning at highpass.sv(70): truncated value with size 64 to match size of target (16)" {  } { { "filters/verilog-implementation/highpass/highpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265569 "|channelStrip|highpass:highpass_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputLevel outputLevel:outputLevel_0 " "Elaborating entity \"outputLevel\" for hierarchy \"outputLevel:outputLevel_0\"" {  } { { "topLevel/channelStrip.sv" "outputLevel_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputLevel.sv(33) " "Verilog HDL assignment warning at outputLevel.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265575 "|channelStrip|outputLevel:outputLevel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputLevel.sv(44) " "Verilog HDL assignment warning at outputLevel.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265576 "|channelStrip|outputLevel:outputLevel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputLevel.sv(55) " "Verilog HDL assignment warning at outputLevel.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265576 "|channelStrip|outputLevel:outputLevel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputLevel.sv(66) " "Verilog HDL assignment warning at outputLevel.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265576 "|channelStrip|outputLevel:outputLevel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 outputLevel.sv(92) " "Verilog HDL assignment warning at outputLevel.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265576 "|channelStrip|outputLevel:outputLevel_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMux displayMux:displayMux_0 " "Elaborating entity \"displayMux\" for hierarchy \"displayMux:displayMux_0\"" {  } { { "topLevel/channelStrip.sv" "displayMux_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2 decode2:decode2_0 " "Elaborating entity \"decode2\" for hierarchy \"decode2:decode2_0\"" {  } { { "topLevel/channelStrip.sv" "decode2_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "topLevel/channelStrip.sv" "decode7_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decode7.sv(29) " "Verilog HDL assignment warning at decode7.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "peripherals/decode7/decode7.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586578265581 "|channelStrip|decode7:decode7_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colseq colseq:colseq_0 " "Elaborating entity \"colseq\" for hierarchy \"colseq:colseq_0\"" {  } { { "topLevel/channelStrip.sv" "colseq_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpdecode kpdecode:kpdecode_0 " "Elaborating entity \"kpdecode\" for hierarchy \"kpdecode:kpdecode_0\"" {  } { { "topLevel/channelStrip.sv" "kpdecode_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265584 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(20) " "Verilog HDL Case Statement warning at kpdecode.sv(20): incomplete case statement has no default case item" {  } { { "peripherals/kpdecode/kpdecode.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1586578265585 "|channelStrip|kpdecode:kpdecode_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(30) " "Verilog HDL Case Statement warning at kpdecode.sv(30): incomplete case statement has no default case item" {  } { { "peripherals/kpdecode/kpdecode.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1586578265585 "|channelStrip|kpdecode:kpdecode_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(40) " "Verilog HDL Case Statement warning at kpdecode.sv(40): incomplete case statement has no default case item" {  } { { "peripherals/kpdecode/kpdecode.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1586578265585 "|channelStrip|kpdecode:kpdecode_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(50) " "Verilog HDL Case Statement warning at kpdecode.sv(50): incomplete case statement has no default case item" {  } { { "peripherals/kpdecode/kpdecode.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1586578265585 "|channelStrip|kpdecode:kpdecode_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(16) " "Verilog HDL Case Statement warning at kpdecode.sv(16): incomplete case statement has no default case item" {  } { { "peripherals/kpdecode/kpdecode.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1586578265585 "|channelStrip|kpdecode:kpdecode_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeButton decodeButton:decodeButton_0 " "Elaborating entity \"decodeButton\" for hierarchy \"decodeButton:decodeButton_0\"" {  } { { "topLevel/channelStrip.sv" "decodeButton_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encodeButton encodeButton:encodeButton_0 " "Elaborating entity \"encodeButton\" for hierarchy \"encodeButton:encodeButton_0\"" {  } { { "topLevel/channelStrip.sv" "encodeButton_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265587 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freqSelect encodeButton.sv(6) " "Verilog HDL Always Construct warning at encodeButton.sv(6): inferring latch(es) for variable \"freqSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586578265588 "|channelStrip|encodeButton:encodeButton_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lowpassSelect encodeButton.sv(6) " "Verilog HDL Always Construct warning at encodeButton.sv(6): inferring latch(es) for variable \"lowpassSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586578265588 "|channelStrip|encodeButton:encodeButton_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "highpassSelect encodeButton.sv(6) " "Verilog HDL Always Construct warning at encodeButton.sv(6): inferring latch(es) for variable \"highpassSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586578265588 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highpassSelect\[0\] encodeButton.sv(6) " "Inferred latch for \"highpassSelect\[0\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highpassSelect\[1\] encodeButton.sv(6) " "Inferred latch for \"highpassSelect\[1\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highpassSelect\[2\] encodeButton.sv(6) " "Inferred latch for \"highpassSelect\[2\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lowpassSelect\[0\] encodeButton.sv(6) " "Inferred latch for \"lowpassSelect\[0\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lowpassSelect\[1\] encodeButton.sv(6) " "Inferred latch for \"lowpassSelect\[1\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lowpassSelect\[2\] encodeButton.sv(6) " "Inferred latch for \"lowpassSelect\[2\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqSelect\[0\] encodeButton.sv(6) " "Inferred latch for \"freqSelect\[0\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqSelect\[1\] encodeButton.sv(6) " "Inferred latch for \"freqSelect\[1\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freqSelect\[2\] encodeButton.sv(6) " "Inferred latch for \"freqSelect\[2\]\" at encodeButton.sv(6)" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265589 "|channelStrip|encodeButton:encodeButton_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_0\"" {  } { { "topLevel/channelStrip.sv" "pll_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\"" {  } { { "topLevel/channelStrip.sv" "altpll_component" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_0\|altpll:altpll_component\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1041 " "Parameter \"clk0_divide_by\" = \"1041\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lab1clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lab1clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586578265665 ""}  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586578265665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lab1clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lab1clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1clk_altpll " "Found entity 1: lab1clk_altpll" {  } { { "db/lab1clk_altpll.v" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/db/lab1clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586578265706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578265706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1clk_altpll pll:pll_0\|altpll:altpll_component\|lab1clk_altpll:auto_generated " "Elaborating entity \"lab1clk_altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578265708 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|wire_generic_pll1_outclk " "Synthesized away node \"pll:pll_0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|wire_generic_pll1_outclk\"" {  } { { "db/lab1clk_altpll.v" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/db/lab1clk_altpll.v" 60 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 133 0 0 } } { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586578265924 "|channelStrip|pll:pll_0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1586578265924 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1586578265924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "kpc\[0\] VCC " "Pin \"kpc\[0\]\" is stuck at VCC" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|kpc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "kpc\[1\] VCC " "Pin \"kpc\[1\]\" is stuck at VCC" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|kpc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "kpc\[2\] VCC " "Pin \"kpc\[2\]\" is stuck at VCC" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|kpc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "kpc\[3\] GND " "Pin \"kpc\[3\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|kpc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] VCC " "Pin \"leds\[6\]\" is stuck at VCC" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] VCC " "Pin \"leds\[7\]\" is stuck at VCC" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ct\[0\] VCC " "Pin \"ct\[0\]\" is stuck at VCC" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|ct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ct\[1\] GND " "Pin \"ct\[1\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|ct[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ct\[2\] GND " "Pin \"ct\[2\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|ct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ct\[3\] GND " "Pin \"ct\[3\]\" is stuck at GND" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586578266253 "|channelStrip|ct[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586578266253 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "335 " "335 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586578266262 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/output_files/channelStrip.map.smsg " "Generated suppressed messages file C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/output_files/channelStrip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578266321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586578266432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586578266432 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "kpr\[0\] " "No output dependent on input pin \"kpr\[0\]\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586578266498 "|channelStrip|kpr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "kpr\[1\] " "No output dependent on input pin \"kpr\[1\]\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586578266498 "|channelStrip|kpr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "kpr\[2\] " "No output dependent on input pin \"kpr\[2\]\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586578266498 "|channelStrip|kpr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "kpr\[3\] " "No output dependent on input pin \"kpr\[3\]\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586578266498 "|channelStrip|kpr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586578266498 "|channelStrip|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586578266498 "|channelStrip|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586578266498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586578266499 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586578266499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586578266499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 475 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 475 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586578266550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 21:11:06 2020 " "Processing ended: Fri Apr 10 21:11:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586578266550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586578266550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586578266550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586578266550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1586578267633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586578267638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 21:11:07 2020 " "Processing started: Fri Apr 10 21:11:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586578267638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586578267638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off channelStrip -c channelStrip " "Command: quartus_fit --read_settings_files=off --write_settings_files=off channelStrip -c channelStrip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586578267638 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1586578267752 ""}
{ "Info" "0" "" "Project  = channelStrip" {  } {  } 0 0 "Project  = channelStrip" 0 0 "Fitter" 0 0 1586578267752 ""}
{ "Info" "0" "" "Revision = channelStrip" {  } {  } 0 0 "Revision = channelStrip" 0 0 "Fitter" 0 0 1586578267752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1586578267884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1586578267885 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "channelStrip 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"channelStrip\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586578267890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586578267922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586578267922 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1586578268180 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1586578268200 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586578268471 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 22 " "No exact pin location assignment(s) for 1 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1586578268602 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1586578273509 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586578273549 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586578273550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586578273550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586578273550 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586578273550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586578273551 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586578273551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586578273551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1586578273551 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586578273551 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK1_50 " "Node \"FPGA_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "point " "Node \"point\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "point" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_clk " "Node \"rgb_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_cs " "Node \"rgb_cs\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_dc " "Node \"rgb_dc\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_dc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_din " "Node \"rgb_din\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_din" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb_res " "Node \"rgb_res\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb_res" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spkr " "Node \"spkr\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spkr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586578273571 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1586578273571 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586578273575 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "channelStrip.sdc " "Synopsys Design Constraints File file not found: 'channelStrip.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1586578275924 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1586578275924 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1586578275924 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1586578275925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1586578275925 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1586578275925 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1586578275925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586578275927 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1586578275973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586578277098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1586578278075 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1586578278220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586578278220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1586578278654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1586578280028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1586578280028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1586578280144 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1586578280144 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1586578280144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586578280147 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1586578280981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586578281002 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586578281251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586578281251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586578281484 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586578282842 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1586578282981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/output_files/channelStrip.fit.smsg " "Generated suppressed messages file C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/output_files/channelStrip.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1586578283036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 125 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6628 " "Peak virtual memory: 6628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586578283459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 21:11:23 2020 " "Processing ended: Fri Apr 10 21:11:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586578283459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586578283459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586578283459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586578283459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586578284423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586578284428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 21:11:24 2020 " "Processing started: Fri Apr 10 21:11:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586578284428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1586578284428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off channelStrip -c channelStrip " "Command: quartus_asm --read_settings_files=off --write_settings_files=off channelStrip -c channelStrip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1586578284428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1586578285056 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1586578287614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586578287891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 21:11:27 2020 " "Processing ended: Fri Apr 10 21:11:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586578287891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586578287891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586578287891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1586578287891 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1586578288534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1586578288989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586578288994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 21:11:28 2020 " "Processing started: Fri Apr 10 21:11:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586578288994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1586578288994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta channelStrip -c channelStrip " "Command: quartus_sta channelStrip -c channelStrip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1586578288994 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1586578289107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1586578289756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1586578289756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586578289789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586578289789 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "channelStrip.sdc " "Synopsys Design Constraints File file not found: 'channelStrip.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1586578290120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1586578290120 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1586578290120 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1586578290121 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1586578290121 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1586578290121 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1586578290121 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1586578290127 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586578290132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290170 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586578290176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586578290201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586578290646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1586578290684 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1586578290685 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1586578290685 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1586578290685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578290715 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586578290720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586578290850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586578291213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1586578291252 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1586578291252 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1586578291252 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1586578291252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291277 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586578291282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1586578291408 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1586578291408 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1586578291409 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1586578291409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586578291434 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586578292630 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586578292630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5094 " "Peak virtual memory: 5094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586578292687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 21:11:32 2020 " "Processing ended: Fri Apr 10 21:11:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586578292687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586578292687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586578292687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586578292687 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 607 s " "Quartus Prime Full Compilation was successful. 0 errors, 607 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586578293357 ""}
