<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file ta_driver_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 5
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Mon Apr 14 10:52:33 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o TA_Driver_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml TA_Driver_impl1.ncd TA_Driver_impl1.prf 
Design file:     ta_driver_impl1.ncd
Preference file: ta_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_25mhz_c" 164.312000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   1.275MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   2.291MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz (176 errors)</FONT></A></LI>
</FONT>            273 items scored, 176 timing errors detected.
Warning:  18.504MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_3' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz (394 errors)</FONT></A></LI>
</FONT>            576 items scored, 394 timing errors detected.
Warning:   2.295MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_4' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz (2 errors)</FONT></A></LI>
</FONT>            6 items scored, 2 timing errors detected.
Warning:  32.517MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_5' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:  30.133MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_6' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:  28.345MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_7' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz (2 errors)</FONT></A></LI>
</FONT>            6 items scored, 2 timing errors detected.
Warning:  33.040MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_8' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:  25.835MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_9' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:  24.645MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_10' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz (2 errors)</FONT></A></LI>
</FONT>            6 items scored, 2 timing errors detected.
Warning:  32.710MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_11' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz (3 errors)</FONT></A></LI>
</FONT>            6 items scored, 3 timing errors detected.
Warning:  26.322MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_12' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.
Warning:  34.090MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_13' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz (431 errors)</FONT></A></LI>
</FONT>            1202 items scored, 431 timing errors detected.
Warning:   0.906MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_14' Target='right'><FONT COLOR=red>FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz (3 errors)</FONT></A></LI>
</FONT>            5 items scored, 3 timing errors detected.
Warning: 209.293MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_15' Target='right'><FONT COLOR=red>FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz (183 errors)</FONT></A></LI>
</FONT>            332 items scored, 183 timing errors detected.
Warning: 155.448MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_16' Target='right'>FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz (0 errors)</A></LI>            36 items scored, 0 timing errors detected.
Report:  347.343MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 18.922ns (weighted slack = -778.103ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i7  (to clk_25mhz_c +)

   Delay:              12.050ns  (22.1% logic, 77.9% route), 6 logic levels.

 Constraint Details:

     12.050ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_308 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.248ns LSR_SET requirement (totaling -6.872ns) by 18.922ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.564     R10C13A.F1 to      R6C11D.A1 i2c_slave_top/registers/n9677
CTOF_DEL    ---     0.452      R6C11D.A1 to      R6C11D.F1 i2c_slave_top/registers/SLICE_487
ROUTE         8     1.003      R6C11D.F1 to     R5C12B.LSR i2c_slave_top/registers/n5138 (to clk_25mhz_c)
                  --------
                   12.050   (22.1% logic, 77.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R5C12B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.543ns (weighted slack = -762.518ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i0  (to clk_25mhz_c +)

   Delay:              11.671ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.671ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_301 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.248ns LSR_SET requirement (totaling -6.872ns) by 18.543ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.564     R10C13A.F1 to      R6C11D.A1 i2c_slave_top/registers/n9677
CTOF_DEL    ---     0.452      R6C11D.A1 to      R6C11D.F1 i2c_slave_top/registers/SLICE_487
ROUTE         8     0.624      R6C11D.F1 to     R4C11B.LSR i2c_slave_top/registers/n5138 (to clk_25mhz_c)
                  --------
                   11.671   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C11B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.543ns (weighted slack = -762.518ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i6  (to clk_25mhz_c +)

   Delay:              11.671ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.671ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_307 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.248ns LSR_SET requirement (totaling -6.872ns) by 18.543ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.564     R10C13A.F1 to      R6C11D.A1 i2c_slave_top/registers/n9677
CTOF_DEL    ---     0.452      R6C11D.A1 to      R6C11D.F1 i2c_slave_top/registers/SLICE_487
ROUTE         8     0.624      R6C11D.F1 to     R5C11B.LSR i2c_slave_top/registers/n5138 (to clk_25mhz_c)
                  --------
                   11.671   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R5C11B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.537ns (weighted slack = -762.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i3  (to clk_25mhz_c +)

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_304 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.248ns LSR_SET requirement (totaling -6.872ns) by 18.537ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.564     R10C13A.F1 to      R6C11D.A1 i2c_slave_top/registers/n9677
CTOF_DEL    ---     0.452      R6C11D.A1 to      R6C11D.F1 i2c_slave_top/registers/SLICE_487
ROUTE         8     0.618      R6C11D.F1 to     R6C12B.LSR i2c_slave_top/registers/n5138 (to clk_25mhz_c)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C12B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.537ns (weighted slack = -762.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i1  (to clk_25mhz_c +)

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_302 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.248ns LSR_SET requirement (totaling -6.872ns) by 18.537ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_302:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.564     R10C13A.F1 to      R6C11D.A1 i2c_slave_top/registers/n9677
CTOF_DEL    ---     0.452      R6C11D.A1 to      R6C11D.F1 i2c_slave_top/registers/SLICE_487
ROUTE         8     0.618      R6C11D.F1 to     R6C10B.LSR i2c_slave_top/registers/n5138 (to clk_25mhz_c)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_302:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C10B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.537ns (weighted slack = -762.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i4  (to clk_25mhz_c +)

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_305 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.248ns LSR_SET requirement (totaling -6.872ns) by 18.537ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.564     R10C13A.F1 to      R6C11D.A1 i2c_slave_top/registers/n9677
CTOF_DEL    ---     0.452      R6C11D.A1 to      R6C11D.F1 i2c_slave_top/registers/SLICE_487
ROUTE         8     0.618      R6C11D.F1 to      R6C9B.LSR i2c_slave_top/registers/n5138 (to clk_25mhz_c)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to      R6C9B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.537ns (weighted slack = -762.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i2  (to clk_25mhz_c +)

   Delay:              11.665ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.665ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_303 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.248ns LSR_SET requirement (totaling -6.872ns) by 18.537ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.564     R10C13A.F1 to      R6C11D.A1 i2c_slave_top/registers/n9677
CTOF_DEL    ---     0.452      R6C11D.A1 to      R6C11D.F1 i2c_slave_top/registers/SLICE_487
ROUTE         8     0.618      R6C11D.F1 to     R6C13B.LSR i2c_slave_top/registers/n5138 (to clk_25mhz_c)
                  --------
                   11.665   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C13B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.530ns (weighted slack = -761.984ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i5  (to clk_25mhz_c +)

   Delay:              11.658ns  (22.9% logic, 77.1% route), 6 logic levels.

 Constraint Details:

     11.658ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_306 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.248ns LSR_SET requirement (totaling -6.872ns) by 18.530ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_306:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.564     R10C13A.F1 to      R6C11D.A1 i2c_slave_top/registers/n9677
CTOF_DEL    ---     0.452      R6C11D.A1 to      R6C11D.F1 i2c_slave_top/registers/SLICE_487
ROUTE         8     0.611      R6C11D.F1 to     R7C11B.LSR i2c_slave_top/registers/n5138 (to clk_25mhz_c)
                  --------
                   11.658   (22.9% logic, 77.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_306:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C11B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.513ns (weighted slack = -761.285ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i6  (to clk_25mhz_c +)

   Delay:              11.739ns  (21.8% logic, 78.2% route), 6 logic levels.

 Constraint Details:

     11.739ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_307 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.150ns DIN_SET requirement (totaling -6.774ns) by 18.513ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     3.363     R10C13A.F1 to      R5C11B.M1 i2c_slave_top/registers/n9677
MTOOFX_DEL  ---     0.345      R5C11B.M1 to    R5C11B.OFX1 i2c_slave_top/registers/SLICE_307
ROUTE         1     0.000    R5C11B.OFX1 to     R5C11B.DI1 i2c_slave_top/registers/n1743 (to clk_25mhz_c)
                  --------
                   11.739   (21.8% logic, 78.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R5C11B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.


Error: The following path exceeds requirements by 18.134ns (weighted slack = -745.699ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i7  (to clk_25mhz_c +)

   Delay:              11.360ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

     11.360ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_308 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 6.086ns)
      0.148ns delay constraint less
      6.772ns skew and
      0.150ns DIN_SET requirement (totaling -6.774ns) by 18.134ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     3.880     R10C15B.F1 to     R10C13B.A0 i2c_slave_top/registers/n10101
CTOF_DEL    ---     0.452     R10C13B.A0 to     R10C13B.F0 i2c_slave_top/registers/SLICE_494
ROUTE         1     0.384     R10C13B.F0 to     R10C13A.C0 i2c_slave_top/registers/n10
CTOF_DEL    ---     0.452     R10C13A.C0 to     R10C13A.F0 i2c_slave_top/registers/SLICE_480
ROUTE         9     0.587     R10C13A.F0 to     R10C13A.A1 i2c_slave_top/registers/n1700
CTOF_DEL    ---     0.452     R10C13A.A1 to     R10C13A.F1 i2c_slave_top/registers/SLICE_480
ROUTE         9     2.984     R10C13A.F1 to      R5C12B.M1 i2c_slave_top/registers/n9677
MTOOFX_DEL  ---     0.345      R5C12B.M1 to    R5C12B.OFX1 i2c_slave_top/registers/SLICE_308
ROUTE         1     0.000    R5C12B.OFX1 to     R5C12B.DI1 i2c_slave_top/registers/n1742 (to clk_25mhz_c)
                  --------
                   11.360   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R5C12B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

Warning:   1.275MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.473ns (weighted slack = -418.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.854ns  (37.9% logic, 62.1% route), 13 logic levels.

 Constraint Details:

     12.854ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 8.473ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.505     R10C19D.Q0 to      R7C18D.B0 period_6
C0TOFCO_DE  ---     0.905      R7C18D.B0 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO driver_control/SLICE_95
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI driver_control/n8490
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO driver_control/SLICE_92
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI driver_control/n8491
FCITOFCO_D  ---     0.146     R7C19D.FCI to     R7C19D.FCO driver_control/SLICE_91
ROUTE         1     0.000     R7C19D.FCO to     R7C20A.FCI driver_control/n8492
FCITOFCO_D  ---     0.146     R7C20A.FCI to     R7C20A.FCO driver_control/SLICE_89
ROUTE         1     0.000     R7C20A.FCO to     R7C20B.FCI driver_control/n8493
FCITOFCO_D  ---     0.146     R7C20B.FCI to     R7C20B.FCO driver_control/SLICE_87
ROUTE         1     0.000     R7C20B.FCO to     R7C20C.FCI driver_control/n8494
FCITOFCO_D  ---     0.146     R7C20C.FCI to     R7C20C.FCO driver_control/SLICE_85
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI driver_control/n8495
FCITOF0_DE  ---     0.517     R7C20D.FCI to      R7C20D.F0 driver_control/SLICE_82
ROUTE         1     1.559      R7C20D.F0 to      R6C20D.B1 pulse_active_N_1287_22
C1TOFCO_DE  ---     0.786      R6C20D.B1 to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.854   (37.9% logic, 62.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 8.137ns (weighted slack = -401.843ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.518ns  (38.9% logic, 61.1% route), 13 logic levels.

 Constraint Details:

     12.518ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 8.137ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.505     R10C19D.Q0 to      R7C18D.B0 period_6
C0TOFCO_DE  ---     0.905      R7C18D.B0 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOF0_DE  ---     0.517     R7C19B.FCI to      R7C19B.F0 driver_control/SLICE_95
ROUTE         1     1.223      R7C19B.F0 to      R6C19B.A1 pulse_active_N_1287_10
C1TOFCO_DE  ---     0.786      R6C19B.A1 to     R6C19B.FCO SLICE_5
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI n8528
FCITOFCO_D  ---     0.146     R6C19C.FCI to     R6C19C.FCO SLICE_4
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI n8529
FCITOFCO_D  ---     0.146     R6C19D.FCI to     R6C19D.FCO SLICE_3
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI n8530
FCITOFCO_D  ---     0.146     R6C20A.FCI to     R6C20A.FCO SLICE_2
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI n8531
FCITOFCO_D  ---     0.146     R6C20B.FCI to     R6C20B.FCO SLICE_1
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI n8532
FCITOFCO_D  ---     0.146     R6C20C.FCI to     R6C20C.FCO SLICE_0
ROUTE         1     0.000     R6C20C.FCO to     R6C20D.FCI n8533
FCITOFCO_D  ---     0.146     R6C20D.FCI to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.518   (38.9% logic, 61.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 8.137ns (weighted slack = -401.843ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.518ns  (38.9% logic, 61.1% route), 13 logic levels.

 Constraint Details:

     12.518ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 8.137ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.505     R10C19D.Q0 to      R7C18D.B0 period_6
C0TOFCO_DE  ---     0.905      R7C18D.B0 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO driver_control/SLICE_95
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI driver_control/n8490
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO driver_control/SLICE_92
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI driver_control/n8491
FCITOFCO_D  ---     0.146     R7C19D.FCI to     R7C19D.FCO driver_control/SLICE_91
ROUTE         1     0.000     R7C19D.FCO to     R7C20A.FCI driver_control/n8492
FCITOF0_DE  ---     0.517     R7C20A.FCI to      R7C20A.F0 driver_control/SLICE_89
ROUTE         1     1.223      R7C20A.F0 to      R6C20A.A1 pulse_active_N_1287_16
C1TOFCO_DE  ---     0.786      R6C20A.A1 to     R6C20A.FCO SLICE_2
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI n8531
FCITOFCO_D  ---     0.146     R6C20B.FCI to     R6C20B.FCO SLICE_1
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI n8532
FCITOFCO_D  ---     0.146     R6C20C.FCI to     R6C20C.FCO SLICE_0
ROUTE         1     0.000     R6C20C.FCO to     R6C20D.FCI n8533
FCITOFCO_D  ---     0.146     R6C20D.FCI to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.518   (38.9% logic, 61.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 8.137ns (weighted slack = -401.843ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.518ns  (38.9% logic, 61.1% route), 13 logic levels.

 Constraint Details:

     12.518ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 8.137ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.505     R10C19D.Q0 to      R7C18D.B0 period_6
C0TOFCO_DE  ---     0.905      R7C18D.B0 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO driver_control/SLICE_95
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI driver_control/n8490
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO driver_control/SLICE_92
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI driver_control/n8491
FCITOFCO_D  ---     0.146     R7C19D.FCI to     R7C19D.FCO driver_control/SLICE_91
ROUTE         1     0.000     R7C19D.FCO to     R7C20A.FCI driver_control/n8492
FCITOFCO_D  ---     0.146     R7C20A.FCI to     R7C20A.FCO driver_control/SLICE_89
ROUTE         1     0.000     R7C20A.FCO to     R7C20B.FCI driver_control/n8493
FCITOFCO_D  ---     0.146     R7C20B.FCI to     R7C20B.FCO driver_control/SLICE_87
ROUTE         1     0.000     R7C20B.FCO to     R7C20C.FCI driver_control/n8494
FCITOF0_DE  ---     0.517     R7C20C.FCI to      R7C20C.F0 driver_control/SLICE_85
ROUTE         1     1.223      R7C20C.F0 to      R6C20C.A1 pulse_active_N_1287_20
C1TOFCO_DE  ---     0.786      R6C20C.A1 to     R6C20C.FCO SLICE_0
ROUTE         1     0.000     R6C20C.FCO to     R6C20D.FCI n8533
FCITOFCO_D  ---     0.146     R6C20D.FCI to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.518   (38.9% logic, 61.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 8.137ns (weighted slack = -401.843ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.518ns  (38.9% logic, 61.1% route), 13 logic levels.

 Constraint Details:

     12.518ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 8.137ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.505     R10C19D.Q0 to      R7C18D.B0 period_6
C0TOFCO_DE  ---     0.905      R7C18D.B0 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO driver_control/SLICE_95
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI driver_control/n8490
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO driver_control/SLICE_92
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI driver_control/n8491
FCITOFCO_D  ---     0.146     R7C19D.FCI to     R7C19D.FCO driver_control/SLICE_91
ROUTE         1     0.000     R7C19D.FCO to     R7C20A.FCI driver_control/n8492
FCITOFCO_D  ---     0.146     R7C20A.FCI to     R7C20A.FCO driver_control/SLICE_89
ROUTE         1     0.000     R7C20A.FCO to     R7C20B.FCI driver_control/n8493
FCITOF0_DE  ---     0.517     R7C20B.FCI to      R7C20B.F0 driver_control/SLICE_87
ROUTE         1     1.223      R7C20B.F0 to      R6C20B.A1 pulse_active_N_1287_18
C1TOFCO_DE  ---     0.786      R6C20B.A1 to     R6C20B.FCO SLICE_1
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI n8532
FCITOFCO_D  ---     0.146     R6C20C.FCI to     R6C20C.FCO SLICE_0
ROUTE         1     0.000     R6C20C.FCO to     R6C20D.FCI n8533
FCITOFCO_D  ---     0.146     R6C20D.FCI to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.518   (38.9% logic, 61.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 8.137ns (weighted slack = -401.843ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.518ns  (38.9% logic, 61.1% route), 13 logic levels.

 Constraint Details:

     12.518ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 8.137ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.505     R10C19D.Q0 to      R7C18D.B0 period_6
C0TOFCO_DE  ---     0.905      R7C18D.B0 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOF0_DE  ---     0.517     R7C19A.FCI to      R7C19A.F0 driver_control/SLICE_96
ROUTE         1     1.223      R7C19A.F0 to      R6C19A.A1 pulse_active_N_1287_8
C1TOFCO_DE  ---     0.786      R6C19A.A1 to     R6C19A.FCO SLICE_6
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI n8527
FCITOFCO_D  ---     0.146     R6C19B.FCI to     R6C19B.FCO SLICE_5
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI n8528
FCITOFCO_D  ---     0.146     R6C19C.FCI to     R6C19C.FCO SLICE_4
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI n8529
FCITOFCO_D  ---     0.146     R6C19D.FCI to     R6C19D.FCO SLICE_3
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI n8530
FCITOFCO_D  ---     0.146     R6C20A.FCI to     R6C20A.FCO SLICE_2
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI n8531
FCITOFCO_D  ---     0.146     R6C20B.FCI to     R6C20B.FCO SLICE_1
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI n8532
FCITOFCO_D  ---     0.146     R6C20C.FCI to     R6C20C.FCO SLICE_0
ROUTE         1     0.000     R6C20C.FCO to     R6C20D.FCI n8533
FCITOFCO_D  ---     0.146     R6C20D.FCI to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.518   (38.9% logic, 61.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 8.137ns (weighted slack = -401.843ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.518ns  (38.9% logic, 61.1% route), 13 logic levels.

 Constraint Details:

     12.518ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 8.137ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.505     R10C19D.Q0 to      R7C18D.B0 period_6
C0TOFCO_DE  ---     0.905      R7C18D.B0 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO driver_control/SLICE_95
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI driver_control/n8490
FCITOF0_DE  ---     0.517     R7C19C.FCI to      R7C19C.F0 driver_control/SLICE_92
ROUTE         1     1.223      R7C19C.F0 to      R6C19C.A1 pulse_active_N_1287_12
C1TOFCO_DE  ---     0.786      R6C19C.A1 to     R6C19C.FCO SLICE_4
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI n8529
FCITOFCO_D  ---     0.146     R6C19D.FCI to     R6C19D.FCO SLICE_3
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI n8530
FCITOFCO_D  ---     0.146     R6C20A.FCI to     R6C20A.FCO SLICE_2
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI n8531
FCITOFCO_D  ---     0.146     R6C20B.FCI to     R6C20B.FCO SLICE_1
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI n8532
FCITOFCO_D  ---     0.146     R6C20C.FCI to     R6C20C.FCO SLICE_0
ROUTE         1     0.000     R6C20C.FCO to     R6C20D.FCI n8533
FCITOFCO_D  ---     0.146     R6C20D.FCI to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.518   (38.9% logic, 61.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 8.119ns (weighted slack = -400.954ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.500ns  (39.2% logic, 60.8% route), 12 logic levels.

 Constraint Details:

     12.500ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 8.119ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.505     R10C19D.Q0 to      R7C18D.B0 period_6
C0TOFCO_DE  ---     0.905      R7C18D.B0 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO driver_control/SLICE_95
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI driver_control/n8490
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO driver_control/SLICE_92
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI driver_control/n8491
FCITOF1_DE  ---     0.569     R7C19D.FCI to      R7C19D.F1 driver_control/SLICE_91
ROUTE         1     1.180      R7C19D.F1 to      R6C20A.B0 pulse_active_N_1287_15
C0TOFCO_DE  ---     0.905      R6C20A.B0 to     R6C20A.FCO SLICE_2
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI n8531
FCITOFCO_D  ---     0.146     R6C20B.FCI to     R6C20B.FCO SLICE_1
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI n8532
FCITOFCO_D  ---     0.146     R6C20C.FCI to     R6C20C.FCO SLICE_0
ROUTE         1     0.000     R6C20C.FCO to     R6C20D.FCI n8533
FCITOFCO_D  ---     0.146     R6C20D.FCI to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.500   (39.2% logic, 60.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 7.946ns (weighted slack = -392.410ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i1  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.327ns  (42.1% logic, 57.9% route), 16 logic levels.

 Constraint Details:

     12.327ns physical path delay SLICE_23 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 7.946ns

 Physical Path Details:

      Data path SLICE_23 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C18A.CLK to     R10C18A.Q1 SLICE_23 (from clk_25mhz_c)
ROUTE         3     1.659     R10C18A.Q1 to      R7C18A.B1 period_1
C1TOFCO_DE  ---     0.786      R7C18A.B1 to     R7C18A.FCO driver_control/SLICE_107
ROUTE         1     0.000     R7C18A.FCO to     R7C18B.FCI driver_control/n8485
FCITOFCO_D  ---     0.146     R7C18B.FCI to     R7C18B.FCO driver_control/SLICE_104
ROUTE         1     0.000     R7C18B.FCO to     R7C18C.FCI driver_control/n8486
FCITOFCO_D  ---     0.146     R7C18C.FCI to     R7C18C.FCO driver_control/SLICE_100
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI driver_control/n8487
FCITOFCO_D  ---     0.146     R7C18D.FCI to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO driver_control/SLICE_95
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI driver_control/n8490
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO driver_control/SLICE_92
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI driver_control/n8491
FCITOFCO_D  ---     0.146     R7C19D.FCI to     R7C19D.FCO driver_control/SLICE_91
ROUTE         1     0.000     R7C19D.FCO to     R7C20A.FCI driver_control/n8492
FCITOFCO_D  ---     0.146     R7C20A.FCI to     R7C20A.FCO driver_control/SLICE_89
ROUTE         1     0.000     R7C20A.FCO to     R7C20B.FCI driver_control/n8493
FCITOFCO_D  ---     0.146     R7C20B.FCI to     R7C20B.FCO driver_control/SLICE_87
ROUTE         1     0.000     R7C20B.FCO to     R7C20C.FCI driver_control/n8494
FCITOFCO_D  ---     0.146     R7C20C.FCI to     R7C20C.FCO driver_control/SLICE_85
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI driver_control/n8495
FCITOF0_DE  ---     0.517     R7C20D.FCI to      R7C20D.F0 driver_control/SLICE_82
ROUTE         1     1.559      R7C20D.F0 to      R6C20D.B1 pulse_active_N_1287_22
C1TOFCO_DE  ---     0.786      R6C20D.B1 to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.327   (42.1% logic, 57.9% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C18A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.


Error: The following path exceeds requirements by 7.939ns (weighted slack = -392.064ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i7  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/pulse_state__i3  (to driver_control/clk_count[3] -)

   Delay:              12.320ns  (38.6% logic, 61.4% route), 13 logic levels.

 Constraint Details:

     12.320ns physical path delay SLICE_16 to driver_control/SLICE_427 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
      0.364ns delay constraint less
     -4.288ns skew and
      0.271ns CE_SET requirement (totaling 4.381ns) by 7.939ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C19D.CLK to     R10C19D.Q1 SLICE_16 (from clk_25mhz_c)
ROUTE         3     2.090     R10C19D.Q1 to      R7C18D.B1 period_7
C1TOFCO_DE  ---     0.786      R7C18D.B1 to     R7C18D.FCO driver_control/SLICE_97
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI driver_control/n8488
FCITOFCO_D  ---     0.146     R7C19A.FCI to     R7C19A.FCO driver_control/SLICE_96
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI driver_control/n8489
FCITOFCO_D  ---     0.146     R7C19B.FCI to     R7C19B.FCO driver_control/SLICE_95
ROUTE         1     0.000     R7C19B.FCO to     R7C19C.FCI driver_control/n8490
FCITOFCO_D  ---     0.146     R7C19C.FCI to     R7C19C.FCO driver_control/SLICE_92
ROUTE         1     0.000     R7C19C.FCO to     R7C19D.FCI driver_control/n8491
FCITOFCO_D  ---     0.146     R7C19D.FCI to     R7C19D.FCO driver_control/SLICE_91
ROUTE         1     0.000     R7C19D.FCO to     R7C20A.FCI driver_control/n8492
FCITOFCO_D  ---     0.146     R7C20A.FCI to     R7C20A.FCO driver_control/SLICE_89
ROUTE         1     0.000     R7C20A.FCO to     R7C20B.FCI driver_control/n8493
FCITOFCO_D  ---     0.146     R7C20B.FCI to     R7C20B.FCO driver_control/SLICE_87
ROUTE         1     0.000     R7C20B.FCO to     R7C20C.FCI driver_control/n8494
FCITOFCO_D  ---     0.146     R7C20C.FCI to     R7C20C.FCO driver_control/SLICE_85
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI driver_control/n8495
FCITOF0_DE  ---     0.517     R7C20D.FCI to      R7C20D.F0 driver_control/SLICE_82
ROUTE         1     1.559      R7C20D.F0 to      R6C20D.B1 pulse_active_N_1287_22
C1TOFCO_DE  ---     0.786      R6C20D.B1 to     R6C20D.FCO SLICE_117
ROUTE         1     0.000     R6C20D.FCO to     R6C21A.FCI n8534
FCITOF1_DE  ---     0.569     R6C21A.FCI to      R6C21A.F1 SLICE_116
ROUTE         2     2.043      R6C21A.F1 to     R13C24A.C0 n2729
CTOOFX_DEL  ---     0.661     R13C24A.C0 to   R13C24A.OFX0 driver_control/i24/SLICE_452
ROUTE         2     1.878   R13C24A.OFX0 to      R6C21C.CE driver_control/clk_count_3__N_891_enable_22 (to driver_control/clk_count[3])
                  --------
                   12.320   (38.6% logic, 61.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_427:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     3.879      R2C14C.Q0 to     R6C21C.CLK driver_control/clk_count[3]
                  --------
                    8.385   (21.2% logic, 78.8% route), 2 logic levels.

Warning:   2.291MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;
            273 items scored, 176 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/count_i0_i7  (to driver_control/sck_temp +)
                   FF                        driver_control/count_i0_i6

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_191 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to    R11C18B.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to    R11C18B.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i12  (to driver_control/sck_temp +)
                   FF                        driver_control/data_temp_i0_i11

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_206 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to    R12C13C.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to    R12C13C.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/state__i3  (to driver_control/sck_temp +)
                   FF                        driver_control/state__i1

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_280 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to    R12C13D.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_280:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to    R12C13D.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i20  (to driver_control/sck_temp +)
                   FF                        driver_control/data_temp_i0_i19

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_210 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to     R11C7B.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to     R11C7B.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/count_i0_i5  (to driver_control/sck_temp +)
                   FF                        driver_control/count_i0_i4

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_190 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to    R11C18C.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to    R11C18C.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i10  (to driver_control/sck_temp +)
                   FF                        driver_control/data_temp_i0_i9

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_205 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to     R11C7C.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to     R11C7C.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i14  (to driver_control/sck_temp +)
                   FF                        driver_control/data_temp_i0_i13

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_207 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to    R11C23A.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to    R11C23A.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i22  (to driver_control/sck_temp +)
                   FF                        driver_control/data_temp_i0_i21

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_211 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to     R3C15A.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to     R3C15A.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i8  (to driver_control/sck_temp +)
                   FF                        driver_control/data_temp_i0_i7

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_204 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to     R3C15B.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to     R3C15B.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.


Error: The following path exceeds requirements by 2.095ns (weighted slack = -51.001ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        driver_control/count_i0_i3  (to driver_control/sck_temp +)
                   FF                        driver_control/count_i0_i2

   Delay:               4.182ns  (20.6% logic, 79.4% route), 2 logic levels.

 Constraint Details:

      4.182ns physical path delay SLICE_444 to driver_control/SLICE_189 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 3.043ns)
      0.125ns delay constraint less
     -2.610ns skew and
      0.648ns LSR_SET requirement (totaling 2.087ns) by 2.095ns

 Physical Path Details:

      Data path SLICE_444 to driver_control/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.898     R13C15B.Q0 to     R11C15D.A1 reset_n
CTOF_DEL    ---     0.452     R11C15D.A1 to     R11C15D.F1 SLICE_414
ROUTE        16     2.423     R11C15D.F1 to    R11C18D.LSR state_3__N_879 (to driver_control/sck_temp)
                  --------
                    4.182   (20.6% logic, 79.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     4.258      R10C4D.Q0 to    R11C18D.CLK driver_control/sck_temp
                  --------
                    8.764   (20.3% logic, 79.7% route), 2 logic levels.

Warning:  18.504MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;
            576 items scored, 394 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 12.306ns (weighted slack = -430.022ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_2926_2927_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.285ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

      9.285ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_391 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      2.879ns skew and
      0.303ns M_SET requirement (totaling -3.021ns) by 12.306ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     2.469     R10C15B.F1 to     R12C11A.B1 i2c_slave_top/registers/n10101
C1TOFCO_DE  ---     0.786     R12C11A.B1 to    R12C11A.FCO i2c_slave_top/SLICE_115
ROUTE         1     0.000    R12C11A.FCO to    R12C11B.FCI i2c_slave_top/registers/n8437
FCITOFCO_D  ---     0.146    R12C11B.FCI to    R12C11B.FCO i2c_slave_top/SLICE_113
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146    R12C11C.FCI to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOF1_DE  ---     0.569    R12C11D.FCI to     R12C11D.F1 i2c_slave_top/registers/SLICE_112
ROUTE         1     1.788     R12C11D.F1 to      R9C16A.A1 i2c_slave_top/registers/addr_i_7_N_838_6
CTOOFX_DEL  ---     0.661      R9C16A.A1 to    R9C16A.OFX0 i2c_slave_top/registers/SLICE_390
ROUTE         2     0.896    R9C16A.OFX0 to     R10C16B.M0 i2c_slave_top/registers/n4884 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.285   (34.1% logic, 65.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to    R10C16B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 12.224ns (weighted slack = -427.157ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i5_2922_2923_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.203ns  (33.9% logic, 66.1% route), 7 logic levels.

 Constraint Details:

      9.203ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_388 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      2.879ns skew and
      0.303ns M_SET requirement (totaling -3.021ns) by 12.224ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     2.469     R10C15B.F1 to     R12C11A.B1 i2c_slave_top/registers/n10101
C1TOFCO_DE  ---     0.786     R12C11A.B1 to    R12C11A.FCO i2c_slave_top/SLICE_115
ROUTE         1     0.000    R12C11A.FCO to    R12C11B.FCI i2c_slave_top/registers/n8437
FCITOFCO_D  ---     0.146    R12C11B.FCI to    R12C11B.FCO i2c_slave_top/SLICE_113
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146    R12C11C.FCI to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOF0_DE  ---     0.517    R12C11D.FCI to     R12C11D.F0 i2c_slave_top/registers/SLICE_112
ROUTE         1     2.127     R12C11D.F0 to      R9C16C.B1 i2c_slave_top/registers/addr_i_7_N_838_5
CTOOFX_DEL  ---     0.661      R9C16C.B1 to    R9C16C.OFX0 i2c_slave_top/registers/SLICE_387
ROUTE         2     0.527    R9C16C.OFX0 to      R9C16B.M0 i2c_slave_top/registers/n4880 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.203   (33.9% logic, 66.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to     R9C16B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 12.043ns (weighted slack = -420.832ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i1_2906_2907_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.022ns  (31.3% logic, 68.7% route), 5 logic levels.

 Constraint Details:

      9.022ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_506 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      2.879ns skew and
      0.303ns M_SET requirement (totaling -3.021ns) by 12.043ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     2.469     R10C15B.F1 to     R12C11A.B1 i2c_slave_top/registers/n10101
C1TOFCO_DE  ---     0.786     R12C11A.B1 to    R12C11A.FCO i2c_slave_top/SLICE_115
ROUTE         1     0.000    R12C11A.FCO to    R12C11B.FCI i2c_slave_top/registers/n8437
FCITOF0_DE  ---     0.517    R12C11B.FCI to     R12C11B.F0 i2c_slave_top/SLICE_113
ROUTE         1     1.593     R12C11B.F0 to      R9C15A.C1 i2c_slave_top/registers/addr_i_7_N_838_1
CTOOFX_DEL  ---     0.661      R9C15A.C1 to    R9C15A.OFX0 i2c_slave_top/registers/SLICE_375
ROUTE         2     1.172    R9C15A.OFX0 to     R11C15A.M0 i2c_slave_top/registers/n4864 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.022   (31.3% logic, 68.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to    R11C15A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 12.008ns (weighted slack = -419.609ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               8.987ns  (36.3% logic, 63.7% route), 8 logic levels.

 Constraint Details:

      8.987ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      2.879ns skew and
      0.303ns M_SET requirement (totaling -3.021ns) by 12.008ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     2.469     R10C15B.F1 to     R12C11A.B1 i2c_slave_top/registers/n10101
C1TOFCO_DE  ---     0.786     R12C11A.B1 to    R12C11A.FCO i2c_slave_top/SLICE_115
ROUTE         1     0.000    R12C11A.FCO to    R12C11B.FCI i2c_slave_top/registers/n8437
FCITOFCO_D  ---     0.146    R12C11B.FCI to    R12C11B.FCO i2c_slave_top/SLICE_113
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146    R12C11C.FCI to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOFCO_D  ---     0.146    R12C11D.FCI to    R12C11D.FCO i2c_slave_top/registers/SLICE_112
ROUTE         1     0.000    R12C11D.FCO to    R12C12A.FCI i2c_slave_top/registers/n8440
FCITOF0_DE  ---     0.517    R12C12A.FCI to     R12C12A.F0 i2c_slave_top/registers/SLICE_111
ROUTE         1     1.396     R12C12A.F0 to     R11C16A.C1 i2c_slave_top/registers/addr_i_7_N_838_7
CTOOFX_DEL  ---     0.661     R11C16A.C1 to   R11C16A.OFX0 i2c_slave_top/registers/SLICE_393
ROUTE         2     0.896   R11C16A.OFX0 to     R10C16D.M0 i2c_slave_top/registers/n4888 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    8.987   (36.3% logic, 63.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to    R10C16D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 11.945ns (weighted slack = -417.407ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2909  (from i2c_slave_top/addr_i_7__N_593 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_2926_2927_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               8.831ns  (34.2% logic, 65.8% route), 6 logic levels.

 Constraint Details:

      8.831ns physical path delay i2c_slave_top/registers/SLICE_377 to i2c_slave_top/registers/SLICE_391 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      2.972ns skew and
      0.303ns M_SET requirement (totaling -3.114ns) by 11.945ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_377 to i2c_slave_top/registers/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R6C15C.CLK to      R6C15C.Q0 i2c_slave_top/registers/SLICE_377 (from i2c_slave_top/addr_i_7__N_593)
ROUTE         2     1.345      R6C15C.Q0 to     R10C15A.A0 i2c_slave_top/registers/n5114
CTOF_DEL    ---     0.452     R10C15A.A0 to     R10C15A.F0 i2c_slave_top/registers/SLICE_379
ROUTE        35     1.779     R10C15A.F0 to     R12C11B.B1 i2c_slave_top/registers/n10100
C1TOFCO_DE  ---     0.786     R12C11B.B1 to    R12C11B.FCO i2c_slave_top/SLICE_113
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146    R12C11C.FCI to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOF1_DE  ---     0.569    R12C11D.FCI to     R12C11D.F1 i2c_slave_top/registers/SLICE_112
ROUTE         1     1.788     R12C11D.F1 to      R9C16A.A1 i2c_slave_top/registers/addr_i_7_N_838_6
CTOOFX_DEL  ---     0.661      R9C16A.A1 to    R9C16A.OFX0 i2c_slave_top/registers/SLICE_390
ROUTE         2     0.896    R9C16A.OFX0 to     R10C16B.M0 i2c_slave_top/registers/n4884 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    8.831   (34.2% logic, 65.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.700     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.452      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                   10.962   (28.2% logic, 71.8% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to    R10C16B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 11.863ns (weighted slack = -414.542ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2909  (from i2c_slave_top/addr_i_7__N_593 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i5_2922_2923_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               8.749ns  (34.0% logic, 66.0% route), 6 logic levels.

 Constraint Details:

      8.749ns physical path delay i2c_slave_top/registers/SLICE_377 to i2c_slave_top/registers/SLICE_388 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      2.972ns skew and
      0.303ns M_SET requirement (totaling -3.114ns) by 11.863ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_377 to i2c_slave_top/registers/SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R6C15C.CLK to      R6C15C.Q0 i2c_slave_top/registers/SLICE_377 (from i2c_slave_top/addr_i_7__N_593)
ROUTE         2     1.345      R6C15C.Q0 to     R10C15A.A0 i2c_slave_top/registers/n5114
CTOF_DEL    ---     0.452     R10C15A.A0 to     R10C15A.F0 i2c_slave_top/registers/SLICE_379
ROUTE        35     1.779     R10C15A.F0 to     R12C11B.B1 i2c_slave_top/registers/n10100
C1TOFCO_DE  ---     0.786     R12C11B.B1 to    R12C11B.FCO i2c_slave_top/SLICE_113
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146    R12C11C.FCI to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOF0_DE  ---     0.517    R12C11D.FCI to     R12C11D.F0 i2c_slave_top/registers/SLICE_112
ROUTE         1     2.127     R12C11D.F0 to      R9C16C.B1 i2c_slave_top/registers/addr_i_7_N_838_5
CTOOFX_DEL  ---     0.661      R9C16C.B1 to    R9C16C.OFX0 i2c_slave_top/registers/SLICE_387
ROUTE         2     0.527    R9C16C.OFX0 to      R9C16B.M0 i2c_slave_top/registers/n4880 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    8.749   (34.0% logic, 66.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.700     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.452      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                   10.962   (28.2% logic, 71.8% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to     R9C16B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 11.647ns (weighted slack = -406.994ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2909  (from i2c_slave_top/addr_i_7__N_593 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               8.533ns  (36.5% logic, 63.5% route), 7 logic levels.

 Constraint Details:

      8.533ns physical path delay i2c_slave_top/registers/SLICE_377 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      2.972ns skew and
      0.303ns M_SET requirement (totaling -3.114ns) by 11.647ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_377 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R6C15C.CLK to      R6C15C.Q0 i2c_slave_top/registers/SLICE_377 (from i2c_slave_top/addr_i_7__N_593)
ROUTE         2     1.345      R6C15C.Q0 to     R10C15A.A0 i2c_slave_top/registers/n5114
CTOF_DEL    ---     0.452     R10C15A.A0 to     R10C15A.F0 i2c_slave_top/registers/SLICE_379
ROUTE        35     1.779     R10C15A.F0 to     R12C11B.B1 i2c_slave_top/registers/n10100
C1TOFCO_DE  ---     0.786     R12C11B.B1 to    R12C11B.FCO i2c_slave_top/SLICE_113
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146    R12C11C.FCI to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOFCO_D  ---     0.146    R12C11D.FCI to    R12C11D.FCO i2c_slave_top/registers/SLICE_112
ROUTE         1     0.000    R12C11D.FCO to    R12C12A.FCI i2c_slave_top/registers/n8440
FCITOF0_DE  ---     0.517    R12C12A.FCI to     R12C12A.F0 i2c_slave_top/registers/SLICE_111
ROUTE         1     1.396     R12C12A.F0 to     R11C16A.C1 i2c_slave_top/registers/addr_i_7_N_838_7
CTOOFX_DEL  ---     0.661     R11C16A.C1 to   R11C16A.OFX0 i2c_slave_top/registers/SLICE_393
ROUTE         2     0.896   R11C16A.OFX0 to     R10C16D.M0 i2c_slave_top/registers/n4888 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    8.533   (36.5% logic, 63.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.700     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.452      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                   10.962   (28.2% logic, 71.8% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to    R10C16D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 11.568ns (weighted slack = -404.233ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2901  (from i2c_slave_top/addr_i_7__N_595 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i5_2922_2923_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               8.700ns  (35.8% logic, 64.2% route), 7 logic levels.

 Constraint Details:

      8.700ns physical path delay i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_387 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      2.879ns skew and
      0.150ns DIN_SET requirement (totaling -2.868ns) by 11.568ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_371 to i2c_slave_top/registers/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C14D.CLK to      R9C14D.Q0 i2c_slave_top/registers/SLICE_371 (from i2c_slave_top/addr_i_7__N_595)
ROUTE         4     0.963      R9C14D.Q0 to     R10C15B.D1 i2c_slave_top/registers/n5106
CTOF_DEL    ---     0.452     R10C15B.D1 to     R10C15B.F1 i2c_slave_top/registers/SLICE_488
ROUTE        55     2.469     R10C15B.F1 to     R12C11A.B1 i2c_slave_top/registers/n10101
C1TOFCO_DE  ---     0.786     R12C11A.B1 to    R12C11A.FCO i2c_slave_top/SLICE_115
ROUTE         1     0.000    R12C11A.FCO to    R12C11B.FCI i2c_slave_top/registers/n8437
FCITOFCO_D  ---     0.146    R12C11B.FCI to    R12C11B.FCO i2c_slave_top/SLICE_113
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146    R12C11C.FCI to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOF0_DE  ---     0.517    R12C11D.FCI to     R12C11D.F0 i2c_slave_top/registers/SLICE_112
ROUTE         1     2.127     R12C11D.F0 to      R9C16C.B1 i2c_slave_top/registers/addr_i_7_N_838_5
CTOOFX_DEL  ---     0.661      R9C16C.B1 to    R9C16C.OFX0 i2c_slave_top/registers/SLICE_387
ROUTE         2     0.024    R9C16C.OFX0 to     R9C16C.DI0 i2c_slave_top/registers/n4880 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    8.700   (35.8% logic, 64.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.223     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.452      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                   10.869   (28.5% logic, 71.5% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to     R9C16C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 11.529ns (weighted slack = -402.871ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2905  (from i2c_slave_top/addr_i_7__N_594 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_2926_2927_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               8.273ns  (38.0% logic, 62.0% route), 6 logic levels.

 Constraint Details:

      8.273ns physical path delay i2c_slave_top/registers/SLICE_374 to i2c_slave_top/registers/SLICE_391 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      3.114ns skew and
      0.303ns M_SET requirement (totaling -3.256ns) by 11.529ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_374 to i2c_slave_top/registers/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15D.CLK to     R12C15D.Q0 i2c_slave_top/registers/SLICE_374 (from i2c_slave_top/addr_i_7__N_594)
ROUTE         1     0.678     R12C15D.Q0 to     R10C15D.C1 i2c_slave_top/registers/n5110
CTOF_DEL    ---     0.452     R10C15D.C1 to     R10C15D.F1 i2c_slave_top/registers/SLICE_491
ROUTE        64     1.769     R10C15D.F1 to     R12C11B.A0 i2c_slave_top/registers/addr_i_1
C0TOFCO_DE  ---     0.905     R12C11B.A0 to    R12C11B.FCO i2c_slave_top/SLICE_113
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI i2c_slave_top/registers/n8438
FCITOFCO_D  ---     0.146    R12C11C.FCI to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOF1_DE  ---     0.569    R12C11D.FCI to     R12C11D.F1 i2c_slave_top/registers/SLICE_112
ROUTE         1     1.788     R12C11D.F1 to      R9C16A.A1 i2c_slave_top/registers/addr_i_7_N_838_6
CTOOFX_DEL  ---     0.661      R9C16A.A1 to    R9C16A.OFX0 i2c_slave_top/registers/SLICE_390
ROUTE         2     0.896    R9C16A.OFX0 to     R10C16B.M0 i2c_slave_top/registers/n4884 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    8.273   (38.0% logic, 62.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.727     R13C15A.F1 to      R7C15B.B0 n10095
CTOF_DEL    ---     0.452      R7C15B.B0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     1.031      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                   11.104   (27.9% logic, 72.1% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to    R10C16B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 11.501ns (weighted slack = -401.892ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i2913  (from i2c_slave_top/addr_i_7__N_592 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_2926_2927_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               8.061ns  (37.2% logic, 62.8% route), 5 logic levels.

 Constraint Details:

      8.061ns physical path delay i2c_slave_top/registers/SLICE_380 to i2c_slave_top/registers/SLICE_391 exceeds
      (delay constraint based on source clock period of 2.969ns and destination clock period of 5.626ns)
      0.161ns delay constraint less
      3.298ns skew and
      0.303ns M_SET requirement (totaling -3.440ns) by 11.501ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_380 to i2c_slave_top/registers/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C14C.CLK to     R12C14C.Q0 i2c_slave_top/registers/SLICE_380 (from i2c_slave_top/addr_i_7__N_592)
ROUTE         1     0.678     R12C14C.Q0 to     R10C14C.C0 i2c_slave_top/registers/n5118
CTOF_DEL    ---     0.452     R10C14C.C0 to     R10C14C.F0 i2c_slave_top/registers/SLICE_382
ROUTE        20     1.703     R10C14C.F0 to     R12C11C.A0 i2c_slave_top/registers/addr_i_3
C0TOFCO_DE  ---     0.905     R12C11C.A0 to    R12C11C.FCO i2c_slave_top/registers/SLICE_114
ROUTE         1     0.000    R12C11C.FCO to    R12C11D.FCI i2c_slave_top/registers/n8439
FCITOF1_DE  ---     0.569    R12C11D.FCI to     R12C11D.F1 i2c_slave_top/registers/SLICE_112
ROUTE         1     1.788     R12C11D.F1 to      R9C16A.A1 i2c_slave_top/registers/addr_i_7_N_838_6
CTOOFX_DEL  ---     0.661      R9C16A.A1 to    R9C16A.OFX0 i2c_slave_top/registers/SLICE_390
ROUTE         2     0.896    R9C16A.OFX0 to     R10C16B.M0 i2c_slave_top/registers/n4884 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    8.061   (37.2% logic, 62.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C17C.C0 n10095
CTOF_DEL    ---     0.452      R7C17C.C0 to      R7C17C.F0 SLICE_543
ROUTE         2     1.677      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                   11.288   (27.4% logic, 72.6% route), 5 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.409    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     3.484     R10C17C.Q0 to    R10C16B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    7.990   (22.3% logic, 77.7% route), 2 logic levels.

Warning:   2.295MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.996ns (weighted slack = -27.785ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               4.191ns  (31.3% logic, 68.7% route), 3 logic levels.

 Constraint Details:

      4.191ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_374 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
     -0.416ns skew and
      0.648ns LSRREC_SET requirement (totaling 0.195ns) by 3.996ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.674     R13C15A.F1 to     R13C15A.B0 n10095
CTOF_DEL    ---     0.452     R13C15A.B0 to     R13C15A.F0 SLICE_516
ROUTE         2     1.325     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    4.191   (31.3% logic, 68.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.581      R7C15C.Q0 to      R7C15B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C15B.D0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     1.031      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    6.570   (34.0% logic, 66.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.755ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               3.881ns  (33.8% logic, 66.2% route), 3 logic levels.

 Constraint Details:

      3.881ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_374 exceeds
      2.969ns delay constraint less
     -0.805ns skew and
      0.648ns LSRREC_SET requirement (totaling 3.126ns) by 0.755ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.569     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.452     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.674     R13C15A.F1 to     R13C15A.B0 n10095
CTOF_DEL    ---     0.452     R13C15A.B0 to     R13C15A.F0 SLICE_516
ROUTE         2     1.325     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    3.881   (33.8% logic, 66.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.581      R7C15C.Q0 to      R7C15B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C15B.D0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     1.031      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    6.570   (34.0% logic, 66.0% route), 3 logic levels.


Passed: The following path meets requirements by 0.198ns (weighted slack = 0.247ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               4.004ns  (32.8% logic, 67.2% route), 3 logic levels.

 Constraint Details:

      4.004ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_374 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.473ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.202ns) by 0.198ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.692     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.452     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.674     R13C15A.F1 to     R13C15A.B0 n10095
CTOF_DEL    ---     0.452     R13C15A.B0 to     R13C15A.F0 SLICE_516
ROUTE         2     1.325     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    4.004   (32.8% logic, 67.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.581      R7C15C.Q0 to      R7C15B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C15B.D0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     1.031      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    6.570   (34.0% logic, 66.0% route), 3 logic levels.


Passed: The following path meets requirements by 0.374ns (weighted slack = 0.467ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               3.828ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      3.828ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.473ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.202ns) by 0.374ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     1.642      R7C15C.Q0 to     R13C15A.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452     R13C15A.A0 to     R13C15A.F0 SLICE_516
ROUTE         2     1.325     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    3.828   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.581      R7C15C.Q0 to      R7C15B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C15B.D0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     1.031      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    6.570   (34.0% logic, 66.0% route), 3 logic levels.


Passed: The following path meets requirements by 0.481ns (weighted slack = 0.620ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i1  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               3.647ns  (23.6% logic, 76.4% route), 2 logic levels.

 Constraint Details:

      3.647ns physical path delay i2c_slave_top/SLICE_290 to i2c_slave_top/registers/SLICE_374 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.303ns delay constraint less
     -2.473ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.128ns) by 0.481ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_290 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15B.CLK to      R7C15B.Q1 i2c_slave_top/SLICE_290 (from clk_25mhz_c)
ROUTE         3     1.461      R7C15B.Q1 to     R13C15A.D0 i2c_slave_top/addr_start_1
CTOF_DEL    ---     0.452     R13C15A.D0 to     R13C15A.F0 SLICE_516
ROUTE         2     1.325     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    3.647   (23.6% logic, 76.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.581      R7C15C.Q0 to      R7C15B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C15B.D0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     1.031      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    6.570   (34.0% logic, 66.0% route), 3 logic levels.


Passed: The following path meets requirements by 0.567ns (weighted slack = 0.708ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               3.635ns  (23.7% logic, 76.3% route), 2 logic levels.

 Constraint Details:

      3.635ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.473ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.202ns) by 0.567ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     1.449      R7C15C.Q1 to     R13C15A.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452     R13C15A.C0 to     R13C15A.F0 SLICE_516
ROUTE         2     1.325     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    3.635   (23.7% logic, 76.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.581      R7C15C.Q0 to      R7C15B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C15B.D0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     1.031      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    6.570   (34.0% logic, 66.0% route), 3 logic levels.

Warning:  32.517MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.346ns (weighted slack = -30.218ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_386 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
     -0.278ns skew and
      0.648ns LSRREC_SET requirement (totaling 0.057ns) by 4.346ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C17B.C0 n10095
CTOF_DEL    ---     0.452      R7C17B.C0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.946      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292
ROUTE         3     0.557      R7C16C.Q1 to      R7C16C.D0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.452      R7C16C.D0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.917      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    6.432   (34.7% logic, 65.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               4.093ns  (32.1% logic, 67.9% route), 3 logic levels.

 Constraint Details:

      4.093ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_386 exceeds
      2.969ns delay constraint less
     -0.667ns skew and
      0.648ns LSRREC_SET requirement (totaling 2.988ns) by 1.105ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.569     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.452     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C17B.C0 n10095
CTOF_DEL    ---     0.452      R7C17B.C0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.946      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    4.093   (32.1% logic, 67.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292
ROUTE         3     0.557      R7C16C.Q1 to      R7C16C.D0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.452      R7C16C.D0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.917      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    6.432   (34.7% logic, 65.3% route), 3 logic levels.


Error: The following path exceeds requirements by 0.152ns (weighted slack = -0.190ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               4.216ns  (31.1% logic, 68.9% route), 3 logic levels.

 Constraint Details:

      4.216ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_386 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.335ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.064ns) by 0.152ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.692     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.452     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C17B.C0 n10095
CTOF_DEL    ---     0.452      R7C17B.C0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.946      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    4.216   (31.1% logic, 68.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292
ROUTE         3     0.557      R7C16C.Q1 to      R7C16C.D0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.452      R7C16C.D0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.917      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    6.432   (34.7% logic, 65.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.916ns (weighted slack = 1.181ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i5  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               3.074ns  (28.0% logic, 72.0% route), 2 logic levels.

 Constraint Details:

      3.074ns physical path delay i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_386 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.303ns delay constraint less
     -2.335ns skew and
      0.648ns LSRREC_SET requirement (totaling 3.990ns) by 0.916ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292 (from clk_25mhz_c)
ROUTE         3     1.267      R7C16C.Q1 to      R7C17B.B0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.452      R7C17B.B0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.946      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    3.074   (28.0% logic, 72.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_292:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292
ROUTE         3     0.557      R7C16C.Q1 to      R7C16C.D0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.452      R7C16C.D0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.917      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    6.432   (34.7% logic, 65.3% route), 3 logic levels.


Passed: The following path meets requirements by 1.289ns (weighted slack = 1.610ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               2.775ns  (31.0% logic, 69.0% route), 2 logic levels.

 Constraint Details:

      2.775ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.335ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.064ns) by 1.289ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.968      R7C15C.Q0 to      R7C17B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C17B.D0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.946      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    2.775   (31.0% logic, 69.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292
ROUTE         3     0.557      R7C16C.Q1 to      R7C16C.D0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.452      R7C16C.D0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.917      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    6.432   (34.7% logic, 65.3% route), 3 logic levels.


Passed: The following path meets requirements by 1.310ns (weighted slack = 1.636ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               2.754ns  (31.3% logic, 68.7% route), 2 logic levels.

 Constraint Details:

      2.754ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.335ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.064ns) by 1.310ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.947      R7C15C.Q1 to      R7C17B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C17B.A0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.946      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    2.754   (31.3% logic, 68.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292
ROUTE         3     0.557      R7C16C.Q1 to      R7C16C.D0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.452      R7C16C.D0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.917      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    6.432   (34.7% logic, 65.3% route), 3 logic levels.

Warning:  30.133MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.647ns (weighted slack = -32.311ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               5.370ns  (24.5% logic, 75.5% route), 3 logic levels.

 Constraint Details:

      5.370ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_383 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
     -0.944ns skew and
      0.648ns LSRREC_SET requirement (totaling 0.723ns) by 4.647ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C16B.C0 n10095
CTOF_DEL    ---     0.452      R7C16B.C0 to      R7C16B.F0 SLICE_535
ROUTE         2     1.913      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    5.370   (24.5% logic, 75.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16B.D1 to      R7C16B.F1 SLICE_535
ROUTE         2     1.483      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    7.098   (31.5% logic, 68.5% route), 3 logic levels.


Error: The following path exceeds requirements by 1.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               5.060ns  (25.9% logic, 74.1% route), 3 logic levels.

 Constraint Details:

      5.060ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_383 exceeds
      2.969ns delay constraint less
     -1.333ns skew and
      0.648ns LSRREC_SET requirement (totaling 3.654ns) by 1.406ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.569     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.452     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C16B.C0 n10095
CTOF_DEL    ---     0.452      R7C16B.C0 to      R7C16B.F0 SLICE_535
ROUTE         2     1.913      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    5.060   (25.9% logic, 74.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16B.D1 to      R7C16B.F1 SLICE_535
ROUTE         2     1.483      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    7.098   (31.5% logic, 68.5% route), 3 logic levels.


Error: The following path exceeds requirements by 0.453ns (weighted slack = -0.566ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               5.183ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      5.183ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_383 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -3.001ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.730ns) by 0.453ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.692     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.452     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C16B.C0 n10095
CTOF_DEL    ---     0.452      R7C16B.C0 to      R7C16B.F0 SLICE_535
ROUTE         2     1.913      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    5.183   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16B.D1 to      R7C16B.F1 SLICE_535
ROUTE         2     1.483      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    7.098   (31.5% logic, 68.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.976ns (weighted slack = 1.258ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i4  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               3.680ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      3.680ns physical path delay i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_383 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.303ns delay constraint less
     -3.001ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.656ns) by 0.976ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C16C.CLK to      R7C16C.Q0 i2c_slave_top/SLICE_292 (from clk_25mhz_c)
ROUTE         3     0.906      R7C16C.Q0 to      R7C16B.B0 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.452      R7C16B.B0 to      R7C16B.F0 SLICE_535
ROUTE         2     1.913      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    3.680   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_292:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16B.D1 to      R7C16B.F1 SLICE_535
ROUTE         2     1.483      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    7.098   (31.5% logic, 68.5% route), 3 logic levels.


Passed: The following path meets requirements by 1.009ns (weighted slack = 1.260ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               3.721ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      3.721ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -3.001ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.730ns) by 1.009ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.947      R7C15C.Q1 to      R7C16B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C16B.A0 to      R7C16B.F0 SLICE_535
ROUTE         2     1.913      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    3.721   (23.1% logic, 76.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16B.D1 to      R7C16B.F1 SLICE_535
ROUTE         2     1.483      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    7.098   (31.5% logic, 68.5% route), 3 logic levels.


Passed: The following path meets requirements by 1.299ns (weighted slack = 1.623ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               3.431ns  (25.1% logic, 74.9% route), 2 logic levels.

 Constraint Details:

      3.431ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -3.001ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.730ns) by 1.299ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.657      R7C15C.Q0 to      R7C16B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16B.D0 to      R7C16B.F0 SLICE_535
ROUTE         2     1.913      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    3.431   (25.1% logic, 74.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16B.D1 to      R7C16B.F1 SLICE_535
ROUTE         2     1.483      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    7.098   (31.5% logic, 68.5% route), 3 logic levels.

Warning:  28.345MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.926ns (weighted slack = -27.298ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               5.133ns  (25.6% logic, 74.4% route), 3 logic levels.

 Constraint Details:

      5.133ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_380 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
     -1.428ns skew and
      0.648ns LSRREC_SET requirement (totaling 1.207ns) by 3.926ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.880     R13C15A.F1 to      R7C14D.C0 n10095
CTOF_DEL    ---     0.452      R7C14D.C0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     1.061      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    5.133   (25.6% logic, 74.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        18     0.947      R7C15C.Q1 to      R7C17C.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C17C.A0 to      R7C17C.F0 SLICE_543
ROUTE         2     1.677      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    7.582   (29.5% logic, 70.5% route), 3 logic levels.


Error: The following path exceeds requirements by 0.685ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               4.823ns  (27.2% logic, 72.8% route), 3 logic levels.

 Constraint Details:

      4.823ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_380 exceeds
      2.969ns delay constraint less
     -1.817ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.138ns) by 0.685ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.569     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.452     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.880     R13C15A.F1 to      R7C14D.C0 n10095
CTOF_DEL    ---     0.452      R7C14D.C0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     1.061      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    4.823   (27.2% logic, 72.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        18     0.947      R7C15C.Q1 to      R7C17C.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C17C.A0 to      R7C17C.F0 SLICE_543
ROUTE         2     1.677      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    7.582   (29.5% logic, 70.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.268ns (weighted slack = 0.335ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               4.946ns  (26.5% logic, 73.5% route), 3 logic levels.

 Constraint Details:

      4.946ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_380 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -3.485ns skew and
      0.648ns LSRREC_SET requirement (totaling 5.214ns) by 0.268ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.692     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.452     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.880     R13C15A.F1 to      R7C14D.C0 n10095
CTOF_DEL    ---     0.452      R7C14D.C0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     1.061      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    4.946   (26.5% logic, 73.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        18     0.947      R7C15C.Q1 to      R7C17C.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C17C.A0 to      R7C17C.F0 SLICE_543
ROUTE         2     1.677      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    7.582   (29.5% logic, 70.5% route), 3 logic levels.


Passed: The following path meets requirements by 2.320ns (weighted slack = 2.991ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i3  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               2.820ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      2.820ns physical path delay i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_380 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.303ns delay constraint less
     -3.485ns skew and
      0.648ns LSRREC_SET requirement (totaling 5.140ns) by 2.320ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C14D.CLK to      R7C14D.Q1 i2c_slave_top/SLICE_291 (from clk_25mhz_c)
ROUTE         3     0.898      R7C14D.Q1 to      R7C14D.B0 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.452      R7C14D.B0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     1.061      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    2.820   (30.5% logic, 69.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C14D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        18     0.947      R7C15C.Q1 to      R7C17C.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C17C.A0 to      R7C17C.F0 SLICE_543
ROUTE         2     1.677      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    7.582   (29.5% logic, 70.5% route), 3 logic levels.


Passed: The following path meets requirements by 2.402ns (weighted slack = 3.000ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               2.812ns  (30.6% logic, 69.4% route), 2 logic levels.

 Constraint Details:

      2.812ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_380 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -3.485ns skew and
      0.648ns LSRREC_SET requirement (totaling 5.214ns) by 2.402ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.890      R7C15C.Q1 to      R7C14D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C14D.A0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     1.061      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    2.812   (30.6% logic, 69.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        18     0.947      R7C15C.Q1 to      R7C17C.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C17C.A0 to      R7C17C.F0 SLICE_543
ROUTE         2     1.677      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    7.582   (29.5% logic, 70.5% route), 3 logic levels.


Passed: The following path meets requirements by 2.714ns (weighted slack = 3.390ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               2.500ns  (34.4% logic, 65.6% route), 2 logic levels.

 Constraint Details:

      2.500ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_380 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -3.485ns skew and
      0.648ns LSRREC_SET requirement (totaling 5.214ns) by 2.714ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.578      R7C15C.Q0 to      R7C14D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C14D.D0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     1.061      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    2.500   (34.4% logic, 65.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        18     0.947      R7C15C.Q1 to      R7C17C.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C17C.A0 to      R7C17C.F0 SLICE_543
ROUTE         2     1.677      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    7.582   (29.5% logic, 70.5% route), 3 logic levels.

Warning:  33.040MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.140ns (weighted slack = -35.739ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               5.216ns  (25.2% logic, 74.8% route), 3 logic levels.

 Constraint Details:

      5.216ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_377 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
     -0.297ns skew and
      0.648ns LSRREC_SET requirement (totaling 0.076ns) by 5.140ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     2.077     R13C15A.F1 to      R7C15D.B0 n10095
CTOF_DEL    ---     0.452      R7C15D.B0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.947      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    5.216   (25.2% logic, 74.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C14D.CLK to      R7C14D.Q0 i2c_slave_top/SLICE_291
ROUTE         3     0.577      R7C14D.Q0 to      R7C15D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.452      R7C15D.D1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    6.451   (34.6% logic, 65.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.899ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               4.906ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      4.906ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_377 exceeds
      2.969ns delay constraint less
     -0.686ns skew and
      0.648ns LSRREC_SET requirement (totaling 3.007ns) by 1.899ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.569     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.452     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     2.077     R13C15A.F1 to      R7C15D.B0 n10095
CTOF_DEL    ---     0.452      R7C15D.B0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.947      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    4.906   (26.8% logic, 73.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C14D.CLK to      R7C14D.Q0 i2c_slave_top/SLICE_291
ROUTE         3     0.577      R7C14D.Q0 to      R7C15D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.452      R7C15D.D1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    6.451   (34.6% logic, 65.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.946ns (weighted slack = -1.182ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               5.029ns  (26.1% logic, 73.9% route), 3 logic levels.

 Constraint Details:

      5.029ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_377 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.354ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.083ns) by 0.946ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.692     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.452     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     2.077     R13C15A.F1 to      R7C15D.B0 n10095
CTOF_DEL    ---     0.452      R7C15D.B0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.947      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    5.029   (26.1% logic, 73.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C14D.CLK to      R7C14D.Q0 i2c_slave_top/SLICE_291
ROUTE         3     0.577      R7C14D.Q0 to      R7C15D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.452      R7C15D.D1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    6.451   (34.6% logic, 65.4% route), 3 logic levels.


Passed: The following path meets requirements by 1.356ns (weighted slack = 1.694ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               2.727ns  (31.6% logic, 68.4% route), 2 logic levels.

 Constraint Details:

      2.727ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.354ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.083ns) by 1.356ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.919      R7C15C.Q1 to      R7C15D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C15D.A0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.947      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    2.727   (31.6% logic, 68.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C14D.CLK to      R7C14D.Q0 i2c_slave_top/SLICE_291
ROUTE         3     0.577      R7C14D.Q0 to      R7C15D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.452      R7C15D.D1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    6.451   (34.6% logic, 65.4% route), 3 logic levels.


Passed: The following path meets requirements by 1.565ns (weighted slack = 1.955ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               2.518ns  (34.2% logic, 65.8% route), 2 logic levels.

 Constraint Details:

      2.518ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.354ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.083ns) by 1.565ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.710      R7C15C.Q0 to      R7C15D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C15D.C0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.947      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    2.518   (34.2% logic, 65.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C14D.CLK to      R7C14D.Q0 i2c_slave_top/SLICE_291
ROUTE         3     0.577      R7C14D.Q0 to      R7C15D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.452      R7C15D.D1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    6.451   (34.6% logic, 65.4% route), 3 logic levels.


Passed: The following path meets requirements by 1.624ns (weighted slack = 2.094ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i2  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               2.385ns  (36.1% logic, 63.9% route), 2 logic levels.

 Constraint Details:

      2.385ns physical path delay i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_377 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.303ns delay constraint less
     -2.354ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.009ns) by 1.624ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C14D.CLK to      R7C14D.Q0 i2c_slave_top/SLICE_291 (from clk_25mhz_c)
ROUTE         3     0.577      R7C14D.Q0 to      R7C15D.D0 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.452      R7C15D.D0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.947      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    2.385   (36.1% logic, 63.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C14D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C14D.CLK to      R7C14D.Q0 i2c_slave_top/SLICE_291
ROUTE         3     0.577      R7C14D.Q0 to      R7C15D.D1 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.452      R7C15D.D1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.916      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    6.451   (34.6% logic, 65.4% route), 3 logic levels.

Warning:  25.835MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.409ns (weighted slack = -37.610ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               5.449ns  (24.1% logic, 75.9% route), 3 logic levels.

 Constraint Details:

      5.449ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_389 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
     -0.261ns skew and
      0.648ns LSRREC_SET requirement (totaling 0.040ns) by 5.409ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C17C.C1 n10095
CTOF_DEL    ---     0.452      R7C17C.C1 to      R7C17C.F1 SLICE_543
ROUTE         2     1.992      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    5.449   (24.1% logic, 75.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16A.CLK to      R7C16A.Q0 i2c_slave_top/SLICE_293
ROUTE         3     0.551      R7C16A.Q0 to      R7C16A.D0 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.452      R7C16A.D0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.906      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    6.415   (34.8% logic, 65.2% route), 3 logic levels.


Error: The following path exceeds requirements by 2.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               5.139ns  (25.5% logic, 74.5% route), 3 logic levels.

 Constraint Details:

      5.139ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_389 exceeds
      2.969ns delay constraint less
     -0.650ns skew and
      0.648ns LSRREC_SET requirement (totaling 2.971ns) by 2.168ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.569     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.452     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C17C.C1 n10095
CTOF_DEL    ---     0.452      R7C17C.C1 to      R7C17C.F1 SLICE_543
ROUTE         2     1.992      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    5.139   (25.5% logic, 74.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16A.CLK to      R7C16A.Q0 i2c_slave_top/SLICE_293
ROUTE         3     0.551      R7C16A.Q0 to      R7C16A.D0 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.452      R7C16A.D0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.906      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    6.415   (34.8% logic, 65.2% route), 3 logic levels.


Error: The following path exceeds requirements by 1.215ns (weighted slack = -1.518ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               5.262ns  (25.0% logic, 75.0% route), 3 logic levels.

 Constraint Details:

      5.262ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_389 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.318ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.047ns) by 1.215ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.692     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.452     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C17C.C1 n10095
CTOF_DEL    ---     0.452      R7C17C.C1 to      R7C17C.F1 SLICE_543
ROUTE         2     1.992      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    5.262   (25.0% logic, 75.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16A.CLK to      R7C16A.Q0 i2c_slave_top/SLICE_293
ROUTE         3     0.551      R7C16A.Q0 to      R7C16A.D0 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.452      R7C16A.D0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.906      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    6.415   (34.8% logic, 65.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.217ns (weighted slack = 0.280ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i6  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               3.756ns  (22.9% logic, 77.1% route), 2 logic levels.

 Constraint Details:

      3.756ns physical path delay i2c_slave_top/SLICE_293 to i2c_slave_top/registers/SLICE_389 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.303ns delay constraint less
     -2.318ns skew and
      0.648ns LSRREC_SET requirement (totaling 3.973ns) by 0.217ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_293 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C16A.CLK to      R7C16A.Q0 i2c_slave_top/SLICE_293 (from clk_25mhz_c)
ROUTE         3     0.903      R7C16A.Q0 to      R7C17C.B1 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.452      R7C17C.B1 to      R7C17C.F1 SLICE_543
ROUTE         2     1.992      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    3.756   (22.9% logic, 77.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16A.CLK to      R7C16A.Q0 i2c_slave_top/SLICE_293
ROUTE         3     0.551      R7C16A.Q0 to      R7C16A.D0 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.452      R7C16A.D0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.906      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    6.415   (34.8% logic, 65.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.226ns (weighted slack = 0.282ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               3.821ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      3.821ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.318ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.047ns) by 0.226ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.968      R7C15C.Q0 to      R7C17C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C17C.D1 to      R7C17C.F1 SLICE_543
ROUTE         2     1.992      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    3.821   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16A.CLK to      R7C16A.Q0 i2c_slave_top/SLICE_293
ROUTE         3     0.551      R7C16A.Q0 to      R7C16A.D0 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.452      R7C16A.D0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.906      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    6.415   (34.8% logic, 65.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.247ns (weighted slack = 0.309ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               3.800ns  (22.7% logic, 77.3% route), 2 logic levels.

 Constraint Details:

      3.800ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.318ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.047ns) by 0.247ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.947      R7C15C.Q1 to      R7C17C.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C17C.A1 to      R7C17C.F1 SLICE_543
ROUTE         2     1.992      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    3.800   (22.7% logic, 77.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C16A.CLK to      R7C16A.Q0 i2c_slave_top/SLICE_293
ROUTE         3     0.551      R7C16A.Q0 to      R7C16A.D0 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.452      R7C16A.D0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.906      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    6.415   (34.8% logic, 65.2% route), 3 logic levels.

Warning:  24.645MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.970ns (weighted slack = -27.604ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               4.496ns  (29.2% logic, 70.8% route), 3 logic levels.

 Constraint Details:

      4.496ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_392 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
     -0.747ns skew and
      0.648ns LSRREC_SET requirement (totaling 0.526ns) by 3.970ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C16D.C1 n10095
CTOF_DEL    ---     0.452      R7C16D.C1 to      R7C16D.F1 SLICE_537
ROUTE         2     1.039      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    4.496   (29.2% logic, 70.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16D.D0 to      R7C16D.F0 SLICE_537
ROUTE         2     1.286      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    6.901   (32.4% logic, 67.6% route), 3 logic levels.


Error: The following path exceeds requirements by 0.729ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               4.186ns  (31.4% logic, 68.6% route), 3 logic levels.

 Constraint Details:

      4.186ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_392 exceeds
      2.969ns delay constraint less
     -1.136ns skew and
      0.648ns LSRREC_SET requirement (totaling 3.457ns) by 0.729ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.569     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.452     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C16D.C1 n10095
CTOF_DEL    ---     0.452      R7C16D.C1 to      R7C16D.F1 SLICE_537
ROUTE         2     1.039      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    4.186   (31.4% logic, 68.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16D.D0 to      R7C16D.F0 SLICE_537
ROUTE         2     1.286      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    6.901   (32.4% logic, 67.6% route), 3 logic levels.


Passed: The following path meets requirements by 0.224ns (weighted slack = 0.280ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               4.309ns  (30.5% logic, 69.5% route), 3 logic levels.

 Constraint Details:

      4.309ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_392 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.804ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.533ns) by 0.224ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.692     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.452     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.265     R13C15A.F1 to      R7C16D.C1 n10095
CTOF_DEL    ---     0.452      R7C16D.C1 to      R7C16D.F1 SLICE_537
ROUTE         2     1.039      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    4.309   (30.5% logic, 69.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16D.D0 to      R7C16D.F0 SLICE_537
ROUTE         2     1.286      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    6.901   (32.4% logic, 67.6% route), 3 logic levels.


Passed: The following path meets requirements by 1.686ns (weighted slack = 2.106ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               2.847ns  (30.2% logic, 69.8% route), 2 logic levels.

 Constraint Details:

      2.847ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.804ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.533ns) by 1.686ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.947      R7C15C.Q1 to      R7C16D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R7C16D.A1 to      R7C16D.F1 SLICE_537
ROUTE         2     1.039      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    2.847   (30.2% logic, 69.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16D.D0 to      R7C16D.F0 SLICE_537
ROUTE         2     1.286      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    6.901   (32.4% logic, 67.6% route), 3 logic levels.


Passed: The following path meets requirements by 1.653ns (weighted slack = 2.131ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               2.806ns  (30.7% logic, 69.3% route), 2 logic levels.

 Constraint Details:

      2.806ns physical path delay i2c_slave_top/SLICE_293 to i2c_slave_top/registers/SLICE_392 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.303ns delay constraint less
     -2.804ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.459ns) by 1.653ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_293 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C16A.CLK to      R7C16A.Q1 i2c_slave_top/SLICE_293 (from clk_25mhz_c)
ROUTE         3     0.906      R7C16A.Q1 to      R7C16D.B1 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.452      R7C16D.B1 to      R7C16D.F1 SLICE_537
ROUTE         2     1.039      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    2.806   (30.7% logic, 69.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C16A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16D.D0 to      R7C16D.F0 SLICE_537
ROUTE         2     1.286      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    6.901   (32.4% logic, 67.6% route), 3 logic levels.


Passed: The following path meets requirements by 1.976ns (weighted slack = 2.468ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               2.557ns  (33.7% logic, 66.3% route), 2 logic levels.

 Constraint Details:

      2.557ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.804ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.533ns) by 1.976ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.657      R7C15C.Q0 to      R7C16D.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16D.D1 to      R7C16D.F1 SLICE_537
ROUTE         2     1.039      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    2.557   (33.7% logic, 66.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336
ROUTE        17     0.657      R7C15C.Q0 to      R7C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R7C16D.D0 to      R7C16D.F0 SLICE_537
ROUTE         2     1.286      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    6.901   (32.4% logic, 67.6% route), 3 logic levels.

Warning:  32.710MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.037ns (weighted slack = -35.023ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               5.497ns  (23.9% logic, 76.1% route), 3 logic levels.

 Constraint Details:

      5.497ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_371 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
     -0.681ns skew and
      0.648ns LSRREC_SET requirement (totaling 0.460ns) by 5.037ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.587     R13C15A.F1 to      R5C15A.C0 n10095
CTOF_DEL    ---     0.452      R5C15A.C0 to      R5C15A.F0 SLICE_538
ROUTE         2     1.718      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    5.497   (23.9% logic, 76.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15B.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15B.CLK to      R7C15B.Q0 i2c_slave_top/SLICE_290
ROUTE         3     0.577      R7C15B.Q0 to      R5C15A.D1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.452      R5C15A.D1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    6.835   (32.7% logic, 67.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.796ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               5.187ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      5.187ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_371 exceeds
      2.969ns delay constraint less
     -1.070ns skew and
      0.648ns LSRREC_SET requirement (totaling 3.391ns) by 1.796ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.569     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.452     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.587     R13C15A.F1 to      R5C15A.C0 n10095
CTOF_DEL    ---     0.452      R5C15A.C0 to      R5C15A.F0 SLICE_538
ROUTE         2     1.718      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    5.187   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15B.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15B.CLK to      R7C15B.Q0 i2c_slave_top/SLICE_290
ROUTE         3     0.577      R7C15B.Q0 to      R5C15A.D1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.452      R5C15A.D1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    6.835   (32.7% logic, 67.3% route), 3 logic levels.


Error: The following path exceeds requirements by 0.843ns (weighted slack = -1.053ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               5.310ns  (24.7% logic, 75.3% route), 3 logic levels.

 Constraint Details:

      5.310ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_371 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.738ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.467ns) by 0.843ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.692     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.452     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     1.587     R13C15A.F1 to      R5C15A.C0 n10095
CTOF_DEL    ---     0.452      R5C15A.C0 to      R5C15A.F0 SLICE_538
ROUTE         2     1.718      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    5.310   (24.7% logic, 75.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15B.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15B.CLK to      R7C15B.Q0 i2c_slave_top/SLICE_290
ROUTE         3     0.577      R7C15B.Q0 to      R5C15A.D1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.452      R5C15A.D1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    6.835   (32.7% logic, 67.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.676ns (weighted slack = 0.844ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               3.791ns  (22.7% logic, 77.3% route), 2 logic levels.

 Constraint Details:

      3.791ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.738ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.467ns) by 0.676ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     1.212      R7C15C.Q1 to      R5C15A.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.452      R5C15A.B0 to      R5C15A.F0 SLICE_538
ROUTE         2     1.718      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    3.791   (22.7% logic, 77.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15B.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15B.CLK to      R7C15B.Q0 i2c_slave_top/SLICE_290
ROUTE         3     0.577      R7C15B.Q0 to      R5C15A.D1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.452      R5C15A.D1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    6.835   (32.7% logic, 67.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.971ns (weighted slack = 1.213ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               3.496ns  (24.6% logic, 75.4% route), 2 logic levels.

 Constraint Details:

      3.496ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -2.738ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.467ns) by 0.971ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.917      R7C15C.Q0 to      R5C15A.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.452      R5C15A.A0 to      R5C15A.F0 SLICE_538
ROUTE         2     1.718      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    3.496   (24.6% logic, 75.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15B.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15B.CLK to      R7C15B.Q0 i2c_slave_top/SLICE_290
ROUTE         3     0.577      R7C15B.Q0 to      R5C15A.D1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.452      R5C15A.D1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    6.835   (32.7% logic, 67.3% route), 3 logic levels.


Passed: The following path meets requirements by 1.237ns (weighted slack = 1.595ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i0  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               3.156ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.156ns physical path delay i2c_slave_top/SLICE_290 to i2c_slave_top/registers/SLICE_371 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.303ns delay constraint less
     -2.738ns skew and
      0.648ns LSRREC_SET requirement (totaling 4.393ns) by 1.237ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_290 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C15B.CLK to      R7C15B.Q0 i2c_slave_top/SLICE_290 (from clk_25mhz_c)
ROUTE         3     0.577      R7C15B.Q0 to      R5C15A.D0 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.452      R5C15A.D0 to      R5C15A.F0 SLICE_538
ROUTE         2     1.718      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    3.156   (27.3% logic, 72.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15B.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R7C15B.CLK clk_25mhz_c
REG_DEL     ---     0.409     R7C15B.CLK to      R7C15B.Q0 i2c_slave_top/SLICE_290
ROUTE         3     0.577      R7C15B.Q0 to      R5C15A.D1 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.452      R5C15A.D1 to      R5C15A.F1 SLICE_538
ROUTE         2     1.300      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    6.835   (32.7% logic, 67.3% route), 3 logic levels.

Warning:  26.322MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.598ns (weighted slack = -26.392ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               4.726ns  (18.2% logic, 81.8% route), 2 logic levels.

 Constraint Details:

      4.726ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 to i2c_slave_top/i2cslave_controller_top/SLICE_326 exceeds
      (delay constraint based on source clock period of 10.762ns and destination clock period of 2.969ns)
      0.743ns delay constraint less
      1.967ns skew and
      0.648ns LSRREC_SET requirement (totaling -1.872ns) by 6.598ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C21D.CLK to     R13C21D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     2.132     R13C21D.Q0 to     R13C13B.D1 reset_bus_i
CTOF_DEL    ---     0.452     R13C13B.D1 to     R13C13B.F1 SLICE_557
ROUTE         2     1.733     R13C13B.F1 to    R13C17B.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    4.726   (18.2% logic, 81.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to    R13C21D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.392     R12C17A.Q0 to    R13C17B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.898   (30.2% logic, 69.8% route), 2 logic levels.


Error: The following path exceeds requirements by 3.971ns (weighted slack = -24.821ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               3.542ns  (24.3% logic, 75.7% route), 2 logic levels.

 Constraint Details:

      3.542ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/SLICE_326 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.475ns delay constraint less
      0.256ns skew and
      0.648ns LSRREC_SET requirement (totaling -0.429ns) by 3.971ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.948     R13C15B.Q0 to     R13C13B.B1 reset_n
CTOF_DEL    ---     0.452     R13C13B.B1 to     R13C13B.F1 SLICE_557
ROUTE         2     1.733     R13C13B.F1 to    R13C17B.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    3.542   (24.3% logic, 75.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.392     R12C17A.Q0 to    R13C17B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.898   (30.2% logic, 69.8% route), 2 logic levels.


Error: The following path exceeds requirements by 3.365ns (weighted slack = -23.397ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               2.755ns  (31.3% logic, 68.7% route), 2 logic levels.

 Constraint Details:

      2.755ns physical path delay SLICE_444 to SLICE_447 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.427ns delay constraint less
      0.389ns skew and
      0.648ns LSRREC_SET requirement (totaling -0.610ns) by 3.365ns

 Physical Path Details:

      Data path SLICE_444 to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.948     R13C15B.Q0 to     R13C13B.B1 reset_n
CTOF_DEL    ---     0.452     R13C13B.B1 to     R13C13B.F1 SLICE_557
ROUTE         2     0.946     R13C13B.F1 to    R13C15C.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    2.755   (31.3% logic, 68.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.


Error: The following path exceeds requirements by 5.573ns (weighted slack = -14.853ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               3.939ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      3.939ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 to SLICE_447 exceeds
      (delay constraint based on source clock period of 10.762ns and destination clock period of 2.969ns)
      1.114ns delay constraint less
      2.100ns skew and
      0.648ns LSRREC_SET requirement (totaling -1.634ns) by 5.573ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C21D.CLK to     R13C21D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     2.132     R13C21D.Q0 to     R13C13B.D1 reset_bus_i
CTOF_DEL    ---     0.452     R13C13B.D1 to     R13C13B.F1 SLICE_557
ROUTE         2     0.946     R13C13B.F1 to    R13C15C.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    3.939   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to    R13C21D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.

      Destination Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.254ns (weighted slack = -7.502ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               4.797ns  (17.9% logic, 82.1% route), 2 logic levels.

 Constraint Details:

      4.797ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 to i2c_slave_top/i2cslave_controller_top/SLICE_326 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.892ns delay constraint less
     -1.801ns skew and
      0.150ns DIN_SET requirement (totaling 2.543ns) by 2.254ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 (from clk_25mhz_c)
ROUTE        26     3.928      R6C14D.Q0 to     R13C17B.A0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.452     R13C17B.A0 to     R13C17B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_326
ROUTE         2     0.008     R13C17B.F0 to    R13C17B.DI0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    4.797   (17.9% logic, 82.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.392     R12C17A.Q0 to    R13C17B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.898   (30.2% logic, 69.8% route), 2 logic levels.


Error: The following path exceeds requirements by 1.927ns (weighted slack = -2.407ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               5.669ns  (15.2% logic, 84.8% route), 2 logic levels.

 Constraint Details:

      5.669ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 to SLICE_447 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      2.377ns delay constraint less
     -1.668ns skew and
      0.303ns M_SET requirement (totaling 3.742ns) by 1.927ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 (from clk_25mhz_c)
ROUTE        26     3.928      R6C14D.Q0 to     R13C17B.A0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.452     R13C17B.A0 to     R13C17B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_326
ROUTE         2     0.880     R13C17B.F0 to     R13C15C.M0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    5.669   (15.2% logic, 84.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
                  --------
                    4.097   (33.5% logic, 66.5% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     1.259     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    5.765   (30.9% logic, 69.1% route), 2 logic levels.

Warning:  34.090MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;
            1202 items scored, 431 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.603ns (weighted slack = -1093.254ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               8.130ns  (38.4% logic, 61.6% route), 7 logic levels.

 Constraint Details:

      8.130ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 6.603ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.720     R13C15A.F1 to     R12C15B.C1 n10095
CTOF_DEL    ---     0.452     R12C15B.C1 to     R12C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_309
ROUTE         3     0.555     R12C15B.F1 to     R12C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3052
CTOF_DEL    ---     0.452     R12C16D.D0 to     R12C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_331
ROUTE         7     0.585     R12C16D.F0 to     R12C15A.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n4347
CTOF_DEL    ---     0.452     R12C15A.D1 to     R12C15A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_523
ROUTE         1     0.678     R12C15A.F1 to     R12C17C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9540
CTOF_DEL    ---     0.452     R12C17C.C0 to     R12C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     1.022     R12C17C.F0 to      R12C9C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9536
CTOF_DEL    ---     0.452      R12C9C.D0 to      R12C9C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_517
ROUTE         1     0.570      R12C9C.F0 to      R12C9D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_1 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    8.130   (38.4% logic, 61.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to     R12C9D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 6.086ns (weighted slack = -1007.654ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               7.613ns  (35.1% logic, 64.9% route), 6 logic levels.

 Constraint Details:

      7.613ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 6.086ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.720     R13C15A.F1 to     R12C15B.C1 n10095
CTOF_DEL    ---     0.452     R12C15B.C1 to     R12C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_309
ROUTE         3     0.860     R12C15B.F1 to     R12C17C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3052
CTOF_DEL    ---     0.452     R12C17C.D1 to     R12C17C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     0.893     R12C17C.F1 to     R12C17C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10047
CTOF_DEL    ---     0.452     R12C17C.B0 to     R12C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     1.022     R12C17C.F0 to      R12C9C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9536
CTOF_DEL    ---     0.452      R12C9C.D0 to      R12C9C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_517
ROUTE         1     0.570      R12C9C.F0 to      R12C9D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_1 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    7.613   (35.1% logic, 64.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to     R12C9D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 5.858ns (weighted slack = -969.905ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i3  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               7.385ns  (42.3% logic, 57.7% route), 7 logic levels.

 Constraint Details:

      7.385ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 5.858ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.720     R13C15A.F1 to     R12C15B.C1 n10095
CTOF_DEL    ---     0.452     R12C15B.C1 to     R12C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_309
ROUTE         3     0.555     R12C15B.F1 to     R12C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3052
CTOF_DEL    ---     0.452     R12C16D.D0 to     R12C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_331
ROUTE         7     0.585     R12C16D.F0 to     R12C15A.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n4347
CTOF_DEL    ---     0.452     R12C15A.D1 to     R12C15A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_523
ROUTE         1     0.678     R12C15A.F1 to     R12C17C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9540
CTOF_DEL    ---     0.452     R12C17C.C0 to     R12C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     0.277     R12C17C.F0 to     R12C17A.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9536
CTOF_DEL    ---     0.452     R12C17A.D1 to     R12C17A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE         1     0.570     R12C17A.F1 to     R12C17D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_2 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    7.385   (42.3% logic, 57.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to    R12C17D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 5.637ns (weighted slack = -933.314ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               7.164ns  (37.3% logic, 62.7% route), 6 logic levels.

 Constraint Details:

      7.164ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 5.637ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.755     R13C15A.F1 to     R13C17C.C1 n10095
CTOF_DEL    ---     0.452     R13C17C.C1 to     R13C17C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_320
ROUTE         1     0.678     R13C17C.F1 to     R11C17C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9564
CTOF_DEL    ---     0.452     R11C17C.C0 to     R11C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_513
ROUTE         7     0.591     R11C17C.F0 to     R12C17C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n1007
CTOF_DEL    ---     0.452     R12C17C.D0 to     R12C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     1.022     R12C17C.F0 to      R12C9C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9536
CTOF_DEL    ---     0.452      R12C9C.D0 to      R12C9C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_517
ROUTE         1     0.570      R12C9C.F0 to      R12C9D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_1 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    7.164   (37.3% logic, 62.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to     R12C9D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 5.341ns (weighted slack = -884.305ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i3  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               6.868ns  (38.9% logic, 61.1% route), 6 logic levels.

 Constraint Details:

      6.868ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 5.341ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.720     R13C15A.F1 to     R12C15B.C1 n10095
CTOF_DEL    ---     0.452     R12C15B.C1 to     R12C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_309
ROUTE         3     0.860     R12C15B.F1 to     R12C17C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3052
CTOF_DEL    ---     0.452     R12C17C.D1 to     R12C17C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     0.893     R12C17C.F1 to     R12C17C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10047
CTOF_DEL    ---     0.452     R12C17C.B0 to     R12C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     0.277     R12C17C.F0 to     R12C17A.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9536
CTOF_DEL    ---     0.452     R12C17A.D1 to     R12C17A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE         1     0.570     R12C17A.F1 to     R12C17D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_2 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    6.868   (38.9% logic, 61.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to    R12C17D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 5.334ns (weighted slack = -883.146ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               6.861ns  (38.9% logic, 61.1% route), 6 logic levels.

 Constraint Details:

      6.861ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 5.334ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.681     R13C15B.Q0 to     R13C16A.C1 reset_n
CTOF_DEL    ---     0.452     R13C16A.C1 to     R13C16A.F1 SLICE_522
ROUTE         1     0.656     R13C16A.F1 to     R12C16D.C0 n10075
CTOF_DEL    ---     0.452     R12C16D.C0 to     R12C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_331
ROUTE         7     0.585     R12C16D.F0 to     R12C15A.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n4347
CTOF_DEL    ---     0.452     R12C15A.D1 to     R12C15A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_523
ROUTE         1     0.678     R12C15A.F1 to     R12C17C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9540
CTOF_DEL    ---     0.452     R12C17C.C0 to     R12C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     1.022     R12C17C.F0 to      R12C9C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9536
CTOF_DEL    ---     0.452      R12C9C.D0 to      R12C9C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_517
ROUTE         1     0.570      R12C9C.F0 to      R12C9D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_1 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    6.861   (38.9% logic, 61.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to     R12C9D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 4.984ns (weighted slack = -825.197ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               6.511ns  (34.1% logic, 65.9% route), 5 logic levels.

 Constraint Details:

      6.511ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 4.984ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.755     R13C15A.F1 to     R13C17D.C1 n10095
CTOF_DEL    ---     0.452     R13C17D.C1 to     R13C17D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_177
ROUTE         3     0.897     R13C17D.F1 to     R12C17B.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9340
CTOF_DEL    ---     0.452     R12C17B.B1 to     R12C17B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_481
ROUTE        15     1.193     R12C17B.F1 to      R12C9C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10011
CTOF_DEL    ---     0.452      R12C9C.C0 to      R12C9C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_517
ROUTE         1     0.570      R12C9C.F0 to      R12C9D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_1 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    6.511   (34.1% logic, 65.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to     R12C9D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 4.932ns (weighted slack = -816.587ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i4  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               6.459ns  (34.3% logic, 65.7% route), 5 logic levels.

 Constraint Details:

      6.459ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_296 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 4.932ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.755     R13C15A.F1 to     R13C17C.C1 n10095
CTOF_DEL    ---     0.452     R13C17C.C1 to     R13C17C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_320
ROUTE         1     0.678     R13C17C.F1 to     R11C17C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9564
CTOF_DEL    ---     0.452     R11C17C.C0 to     R11C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_513
ROUTE         7     1.360     R11C17C.F0 to     R12C20B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n1007
CTOF_DEL    ---     0.452     R12C20B.A0 to     R12C20B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_507
ROUTE         1     0.570     R12C20B.F0 to     R12C20C.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_3 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    6.459   (34.3% logic, 65.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to    R12C20C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 4.912ns (weighted slack = -813.276ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               6.439ns  (34.4% logic, 65.6% route), 5 logic levels.

 Constraint Details:

      6.439ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 4.912ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.720     R13C15A.F1 to     R12C15B.C1 n10095
CTOF_DEL    ---     0.452     R12C15B.C1 to     R12C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_309
ROUTE         3     0.860     R12C15B.F1 to     R12C17B.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3052
CTOF_DEL    ---     0.452     R12C17B.D1 to     R12C17B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_481
ROUTE        15     1.193     R12C17B.F1 to      R12C9C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10011
CTOF_DEL    ---     0.452      R12C9C.C0 to      R12C9C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_517
ROUTE         1     0.570      R12C9C.F0 to      R12C9D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_1 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    6.439   (34.4% logic, 65.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to     R12C9D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.


Error: The following path exceeds requirements by 4.892ns (weighted slack = -809.965ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i3  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               6.419ns  (41.6% logic, 58.4% route), 6 logic levels.

 Constraint Details:

      6.419ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 10.762ns)
      0.065ns delay constraint less
     -1.711ns skew and
      0.249ns CE_SET requirement (totaling 1.527ns) by 4.892ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.879     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.452     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.755     R13C15A.F1 to     R13C17C.C1 n10095
CTOF_DEL    ---     0.452     R13C17C.C1 to     R13C17C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_320
ROUTE         1     0.678     R13C17C.F1 to     R11C17C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9564
CTOF_DEL    ---     0.452     R11C17C.C0 to     R11C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_513
ROUTE         7     0.591     R11C17C.F0 to     R12C17C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n1007
CTOF_DEL    ---     0.452     R12C17C.D0 to     R12C17C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_512
ROUTE         2     0.277     R12C17C.F0 to     R12C17A.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9536
CTOF_DEL    ---     0.452     R12C17A.D1 to     R12C17A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE         1     0.570     R12C17A.F1 to     R12C17D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_2 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    6.419   (41.6% logic, 58.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.409     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    6.154   (28.9% logic, 71.1% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     2.725        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.409     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     3.359      R6C14D.Q0 to    R12C17D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    7.865   (22.6% logic, 77.4% route), 2 logic levels.

Warning:   0.906MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz ;
            5 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_32  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_34  (to reset_generator/clk_d2 +)

   Delay:               3.224ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      3.224ns physical path delay SLICE_442 to SLICE_444 exceeds
      2.251ns delay constraint less
      1.305ns skew and
      0.249ns CE_SET requirement (totaling 0.697ns) by 2.527ns

 Physical Path Details:

      Data path SLICE_442 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C12B.CLK to      R7C12B.Q1 SLICE_442 (from reset_generator/clk_d2)
ROUTE         2     1.323      R7C12B.Q1 to     R11C12B.A0 reset_generator/in_d2
CTOF_DEL    ---     0.452     R11C12B.A0 to     R11C12B.F0 SLICE_443
ROUTE         1     1.040     R11C12B.F0 to     R13C15B.CE reset_generator/reset_n_N_3 (to reset_generator/clk_d2)
                  --------
                    3.224   (26.7% logic, 73.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.953      R4C15A.Q0 to     R7C12B.CLK reset_generator/clk_d2
                  --------
                    2.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    1.648   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.793ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_33  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_34  (to reset_generator/clk_d2 +)

   Delay:               2.567ns  (33.5% logic, 66.5% route), 2 logic levels.

 Constraint Details:

      2.567ns physical path delay SLICE_443 to SLICE_444 exceeds
      2.251ns delay constraint less
      1.228ns skew and
      0.249ns CE_SET requirement (totaling 0.774ns) by 1.793ns

 Physical Path Details:

      Data path SLICE_443 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C12B.CLK to     R11C12B.Q0 SLICE_443 (from reset_generator/clk_d2)
ROUTE         2     0.666     R11C12B.Q0 to     R11C12B.C0 reset_generator/in_d3
CTOF_DEL    ---     0.452     R11C12B.C0 to     R11C12B.F0 SLICE_443
ROUTE         1     1.040     R11C12B.F0 to     R13C15B.CE reset_generator/reset_n_N_3 (to reset_generator/clk_d2)
                  --------
                    2.567   (33.5% logic, 66.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.876      R4C15A.Q0 to    R11C12B.CLK reset_generator/clk_d2
                  --------
                    2.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    1.648   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.461ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_33  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_34  (to reset_generator/clk_d2 +)

   Delay:               2.181ns  (18.8% logic, 81.2% route), 1 logic levels.

 Constraint Details:

      2.181ns physical path delay SLICE_443 to SLICE_444 exceeds
      2.251ns delay constraint less
      1.228ns skew and
      0.303ns M_SET requirement (totaling 0.720ns) by 1.461ns

 Physical Path Details:

      Data path SLICE_443 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C12B.CLK to     R11C12B.Q0 SLICE_443 (from reset_generator/clk_d2)
ROUTE         2     1.772     R11C12B.Q0 to     R13C15B.M0 reset_generator/in_d3 (to reset_generator/clk_d2)
                  --------
                    2.181   (18.8% logic, 81.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.876      R4C15A.Q0 to    R11C12B.CLK reset_generator/clk_d2
                  --------
                    2.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.648      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    1.648   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_32  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d3_33  (to reset_generator/clk_d2 +)

   Delay:               1.731ns  (23.6% logic, 76.4% route), 1 logic levels.

 Constraint Details:

      1.731ns physical path delay SLICE_442 to SLICE_443 meets
      2.251ns delay constraint less
      0.077ns skew and
      0.303ns M_SET requirement (totaling 1.871ns) by 0.140ns

 Physical Path Details:

      Data path SLICE_442 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C12B.CLK to      R7C12B.Q1 SLICE_442 (from reset_generator/clk_d2)
ROUTE         2     1.322      R7C12B.Q1 to     R11C12B.M0 reset_generator/in_d2 (to reset_generator/clk_d2)
                  --------
                    1.731   (23.6% logic, 76.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.953      R4C15A.Q0 to     R7C12B.CLK reset_generator/clk_d2
                  --------
                    2.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.876      R4C15A.Q0 to    R11C12B.CLK reset_generator/clk_d2
                  --------
                    2.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.036ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d1_31  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d2_32  (to reset_generator/clk_d2 +)

   Delay:               0.912ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.912ns physical path delay SLICE_442 to SLICE_442 meets
      2.251ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 1.948ns) by 1.036ns

 Physical Path Details:

      Data path SLICE_442 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C12B.CLK to      R7C12B.Q0 SLICE_442 (from reset_generator/clk_d2)
ROUTE         1     0.503      R7C12B.Q0 to      R7C12B.M1 reset_generator/in_d1 (to reset_generator/clk_d2)
                  --------
                    0.912   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.953      R4C15A.Q0 to     R7C12B.CLK reset_generator/clk_d2
                  --------
                    2.953   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.953      R4C15A.Q0 to     R7C12B.CLK reset_generator/clk_d2
                  --------
                    2.953   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 209.293MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;
            332 items scored, 183 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.611ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/capture_state_i1  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i0

   Delay:               6.184ns  (28.5% logic, 71.5% route), 4 logic levels.

 Constraint Details:

      6.184ns physical path delay adc_control/SLICE_148 to adc_control/SLICE_147 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 2.611ns

 Physical Path Details:

      Data path adc_control/SLICE_148 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C9B.CLK to      R12C9B.Q1 adc_control/SLICE_148 (from adc_control/adc_sck_temp)
ROUTE         8     1.882      R12C9B.Q1 to       R7C9C.C0 adc_control/capture_state_3
CTOF_DEL    ---     0.452       R7C9C.C0 to       R7C9C.F0 adc_control/SLICE_529
ROUTE         4     1.021       R7C9C.F0 to      R10C9D.D0 adc_control/n10063
CTOF_DEL    ---     0.452      R10C9D.D0 to      R10C9D.F0 adc_control/SLICE_532
ROUTE         6     0.919      R10C9D.F0 to      R12C9A.B1 adc_control/n6459
CTOF_DEL    ---     0.452      R12C9A.B1 to      R12C9A.F1 adc_control/SLICE_530
ROUTE         2     0.597      R12C9A.F1 to      R10C9B.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    6.184   (28.5% logic, 71.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R10C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/capture_state_i3  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i2

   Delay:               6.165ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.165ns physical path delay adc_control/SLICE_148 to adc_control/SLICE_148 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 2.592ns

 Physical Path Details:

      Data path adc_control/SLICE_148 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C9B.CLK to      R12C9B.Q1 adc_control/SLICE_148 (from adc_control/adc_sck_temp)
ROUTE         8     1.882      R12C9B.Q1 to       R7C9C.C0 adc_control/capture_state_3
CTOF_DEL    ---     0.452       R7C9C.C0 to       R7C9C.F0 adc_control/SLICE_529
ROUTE         4     1.021       R7C9C.F0 to      R10C9D.D0 adc_control/n10063
CTOF_DEL    ---     0.452      R10C9D.D0 to      R10C9D.F0 adc_control/SLICE_532
ROUTE         6     0.919      R10C9D.F0 to      R12C9A.B1 adc_control/n6459
CTOF_DEL    ---     0.452      R12C9A.B1 to      R12C9A.F1 adc_control/SLICE_530
ROUTE         2     0.578      R12C9A.F1 to      R12C9B.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    6.165   (28.6% logic, 71.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.521ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i3  (to adc_control/adc_sck_temp +)

   Delay:               6.094ns  (21.5% logic, 78.5% route), 3 logic levels.

 Constraint Details:

      6.094ns physical path delay adc_control/SLICE_148 to adc_control/SLICE_158 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 2.521ns

 Physical Path Details:

      Data path adc_control/SLICE_148 to adc_control/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C9B.CLK to      R12C9B.Q1 adc_control/SLICE_148 (from adc_control/adc_sck_temp)
ROUTE         8     1.882      R12C9B.Q1 to       R7C9C.C0 adc_control/capture_state_3
CTOF_DEL    ---     0.452       R7C9C.C0 to       R7C9C.F0 adc_control/SLICE_529
ROUTE         4     1.581       R7C9C.F0 to      R6C11C.B0 adc_control/n10063
CTOF_DEL    ---     0.452      R6C11C.B0 to      R6C11C.F0 adc_control/SLICE_540
ROUTE         1     1.318      R6C11C.F0 to      R7C10B.CE adc_control/adc_sck_temp_enable_20 (to adc_control/adc_sck_temp)
                  --------
                    6.094   (21.5% logic, 78.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R7C10B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.432ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i8  (to adc_control/adc_sck_temp +)

   Delay:               6.005ns  (21.9% logic, 78.1% route), 3 logic levels.

 Constraint Details:

      6.005ns physical path delay adc_control/SLICE_148 to adc_control/SLICE_161 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 2.432ns

 Physical Path Details:

      Data path adc_control/SLICE_148 to adc_control/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C9B.CLK to      R12C9B.Q1 adc_control/SLICE_148 (from adc_control/adc_sck_temp)
ROUTE         8     1.882      R12C9B.Q1 to       R7C9C.C0 adc_control/capture_state_3
CTOF_DEL    ---     0.452       R7C9C.C0 to       R7C9C.F0 adc_control/SLICE_529
ROUTE         4     1.581       R7C9C.F0 to      R6C11C.B1 adc_control/n10063
CTOF_DEL    ---     0.452      R6C11C.B1 to      R6C11C.F1 adc_control/SLICE_540
ROUTE         2     1.229      R6C11C.F1 to      R7C10D.CE adc_control/adc_sck_temp_enable_27 (to adc_control/adc_sck_temp)
                  --------
                    6.005   (21.9% logic, 78.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R7C10D.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.432ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i11  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/voltage_data_i10

   Delay:               6.005ns  (21.9% logic, 78.1% route), 3 logic levels.

 Constraint Details:

      6.005ns physical path delay adc_control/SLICE_148 to adc_control/SLICE_163 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 2.432ns

 Physical Path Details:

      Data path adc_control/SLICE_148 to adc_control/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C9B.CLK to      R12C9B.Q1 adc_control/SLICE_148 (from adc_control/adc_sck_temp)
ROUTE         8     1.882      R12C9B.Q1 to       R7C9C.C0 adc_control/capture_state_3
CTOF_DEL    ---     0.452       R7C9C.C0 to       R7C9C.F0 adc_control/SLICE_529
ROUTE         4     1.581       R7C9C.F0 to      R6C11C.B1 adc_control/n10063
CTOF_DEL    ---     0.452      R6C11C.B1 to      R6C11C.F1 adc_control/SLICE_540
ROUTE         2     1.229      R6C11C.F1 to      R5C10D.CE adc_control/adc_sck_temp_enable_27 (to adc_control/adc_sck_temp)
                  --------
                    6.005   (21.9% logic, 78.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R5C10D.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/capture_state_i1  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i0

   Delay:               5.648ns  (39.3% logic, 60.7% route), 5 logic levels.

 Constraint Details:

      5.648ns physical path delay adc_control/SLICE_120 to adc_control/SLICE_147 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 2.075ns

 Physical Path Details:

      Data path adc_control/SLICE_120 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C8C.CLK to      R10C8C.Q0 adc_control/SLICE_120 (from adc_control/adc_sck_temp)
ROUTE        10     0.921      R10C8C.Q0 to      R10C9C.B1 adc_control/count_3
CTOF_DEL    ---     0.452      R10C9C.B1 to      R10C9C.F1 adc_control/SLICE_533
ROUTE         1     0.384      R10C9C.F1 to      R10C9C.C0 adc_control/n7
CTOF_DEL    ---     0.452      R10C9C.C0 to      R10C9C.F0 adc_control/SLICE_533
ROUTE         1     0.610      R10C9C.F0 to      R10C9D.B0 adc_control/n9420
CTOF_DEL    ---     0.452      R10C9D.B0 to      R10C9D.F0 adc_control/SLICE_532
ROUTE         6     0.919      R10C9D.F0 to      R12C9A.B1 adc_control/n6459
CTOF_DEL    ---     0.452      R12C9A.B1 to      R12C9A.F1 adc_control/SLICE_530
ROUTE         2     0.597      R12C9A.F1 to      R10C9B.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    5.648   (39.3% logic, 60.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R10C8C.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R10C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/count_i3  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/capture_state_i3  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i2

   Delay:               5.629ns  (39.4% logic, 60.6% route), 5 logic levels.

 Constraint Details:

      5.629ns physical path delay adc_control/SLICE_120 to adc_control/SLICE_148 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 2.056ns

 Physical Path Details:

      Data path adc_control/SLICE_120 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C8C.CLK to      R10C8C.Q0 adc_control/SLICE_120 (from adc_control/adc_sck_temp)
ROUTE        10     0.921      R10C8C.Q0 to      R10C9C.B1 adc_control/count_3
CTOF_DEL    ---     0.452      R10C9C.B1 to      R10C9C.F1 adc_control/SLICE_533
ROUTE         1     0.384      R10C9C.F1 to      R10C9C.C0 adc_control/n7
CTOF_DEL    ---     0.452      R10C9C.C0 to      R10C9C.F0 adc_control/SLICE_533
ROUTE         1     0.610      R10C9C.F0 to      R10C9D.B0 adc_control/n9420
CTOF_DEL    ---     0.452      R10C9D.B0 to      R10C9D.F0 adc_control/SLICE_532
ROUTE         6     0.919      R10C9D.F0 to      R12C9A.B1 adc_control/n6459
CTOF_DEL    ---     0.452      R12C9A.B1 to      R12C9A.F1 adc_control/SLICE_530
ROUTE         2     0.578      R12C9A.F1 to      R12C9B.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    5.629   (39.4% logic, 60.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R10C8C.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.993ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i1  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/capture_state_i1  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i0

   Delay:               5.566ns  (31.7% logic, 68.3% route), 4 logic levels.

 Constraint Details:

      5.566ns physical path delay adc_control/SLICE_147 to adc_control/SLICE_147 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 1.993ns

 Physical Path Details:

      Data path adc_control/SLICE_147 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C9B.CLK to      R10C9B.Q1 adc_control/SLICE_147 (from adc_control/adc_sck_temp)
ROUTE         6     1.264      R10C9B.Q1 to       R7C9C.B0 adc_control/capture_state_1
CTOF_DEL    ---     0.452       R7C9C.B0 to       R7C9C.F0 adc_control/SLICE_529
ROUTE         4     1.021       R7C9C.F0 to      R10C9D.D0 adc_control/n10063
CTOF_DEL    ---     0.452      R10C9D.D0 to      R10C9D.F0 adc_control/SLICE_532
ROUTE         6     0.919      R10C9D.F0 to      R12C9A.B1 adc_control/n6459
CTOF_DEL    ---     0.452      R12C9A.B1 to      R12C9A.F1 adc_control/SLICE_530
ROUTE         2     0.597      R12C9A.F1 to      R10C9B.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    5.566   (31.7% logic, 68.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R10C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R10C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.974ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i1  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/capture_state_i3  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i2

   Delay:               5.547ns  (31.8% logic, 68.2% route), 4 logic levels.

 Constraint Details:

      5.547ns physical path delay adc_control/SLICE_147 to adc_control/SLICE_148 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 1.974ns

 Physical Path Details:

      Data path adc_control/SLICE_147 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C9B.CLK to      R10C9B.Q1 adc_control/SLICE_147 (from adc_control/adc_sck_temp)
ROUTE         6     1.264      R10C9B.Q1 to       R7C9C.B0 adc_control/capture_state_1
CTOF_DEL    ---     0.452       R7C9C.B0 to       R7C9C.F0 adc_control/SLICE_529
ROUTE         4     1.021       R7C9C.F0 to      R10C9D.D0 adc_control/n10063
CTOF_DEL    ---     0.452      R10C9D.D0 to      R10C9D.F0 adc_control/SLICE_532
ROUTE         6     0.919      R10C9D.F0 to      R12C9A.B1 adc_control/n6459
CTOF_DEL    ---     0.452      R12C9A.B1 to      R12C9A.F1 adc_control/SLICE_530
ROUTE         2     0.578      R12C9A.F1 to      R12C9B.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    5.547   (31.8% logic, 68.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R10C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/capture_state_i2  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i0  (to adc_control/adc_sck_temp +)

   Delay:               5.515ns  (23.8% logic, 76.2% route), 3 logic levels.

 Constraint Details:

      5.515ns physical path delay adc_control/SLICE_148 to SLICE_448 exceeds
      3.822ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 3.573ns) by 1.942ns

 Physical Path Details:

      Data path adc_control/SLICE_148 to SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C9B.CLK to      R12C9B.Q0 adc_control/SLICE_148 (from adc_control/adc_sck_temp)
ROUTE        10     1.561      R12C9B.Q0 to      R10C9D.D1 adc_control/capture_state_2
CTOF_DEL    ---     0.452      R10C9D.D1 to      R10C9D.F1 adc_control/SLICE_532
ROUTE         3     1.362      R10C9D.F1 to       R7C9A.B1 adc_control/n91
CTOF_DEL    ---     0.452       R7C9A.B1 to       R7C9A.F1 adc_control/SLICE_528
ROUTE         1     1.279       R7C9A.F1 to       R9C9A.CE adc_control/adc_sck_temp_enable_40 (to adc_control/adc_sck_temp)
                  --------
                    5.515   (23.8% logic, 76.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     2.978       R9C2C.Q0 to      R9C9A.CLK adc_control/adc_sck_temp
                  --------
                    2.978   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 155.448MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i7  (to heart_beat/prescale[15] +)

   Delay:               2.702ns  (78.6% logic, 21.4% route), 5 logic levels.

 Constraint Details:

      2.702ns physical path delay heart_beat/SLICE_139 to heart_beat/SLICE_132 meets
      3.707ns delay constraint less
      0.027ns skew and
      0.150ns DIN_SET requirement (totaling 3.530ns) by 0.828ns

 Physical Path Details:

      Data path heart_beat/SLICE_139 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24B.CLK to     R12C24B.Q0 heart_beat/SLICE_139 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24B.Q0 to     R12C24B.A0 heart_beat/n7_adj_1506
C0TOFCO_DE  ---     0.905     R12C24B.A0 to    R12C24B.FCO heart_beat/SLICE_139
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO heart_beat/SLICE_141
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI heart_beat/n8436
FCITOF0_DE  ---     0.517    R12C25A.FCI to     R12C25A.F0 heart_beat/SLICE_132
ROUTE         1     0.000     R12C25A.F0 to    R12C25A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.702   (78.6% logic, 21.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.527      R6C25A.Q0 to    R12C25A.CLK heart_beat/prescale[15]
                  --------
                    3.527   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i7  (to heart_beat/prescale[15] +)

   Delay:               2.729ns  (78.8% logic, 21.2% route), 6 logic levels.

 Constraint Details:

      2.729ns physical path delay heart_beat/SLICE_140 to heart_beat/SLICE_132 meets
      3.707ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.557ns) by 0.828ns

 Physical Path Details:

      Data path heart_beat/SLICE_140 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24A.CLK to     R12C24A.Q1 heart_beat/SLICE_140 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24A.Q1 to     R12C24A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.786     R12C24A.A1 to    R12C24A.FCO heart_beat/SLICE_140
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI heart_beat/n8433
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO heart_beat/SLICE_139
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO heart_beat/SLICE_141
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI heart_beat/n8436
FCITOF0_DE  ---     0.517    R12C25A.FCI to     R12C25A.F0 heart_beat/SLICE_132
ROUTE         1     0.000     R12C25A.F0 to    R12C25A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.729   (78.8% logic, 21.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.527      R6C25A.Q0 to    R12C24A.CLK heart_beat/prescale[15]
                  --------
                    3.527   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.527      R6C25A.Q0 to    R12C25A.CLK heart_beat/prescale[15]
                  --------
                    3.527   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i7  (to heart_beat/prescale[15] +)

   Delay:               2.583ns  (77.6% logic, 22.4% route), 5 logic levels.

 Constraint Details:

      2.583ns physical path delay heart_beat/SLICE_139 to heart_beat/SLICE_132 meets
      3.707ns delay constraint less
      0.027ns skew and
      0.150ns DIN_SET requirement (totaling 3.530ns) by 0.947ns

 Physical Path Details:

      Data path heart_beat/SLICE_139 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24B.CLK to     R12C24B.Q1 heart_beat/SLICE_139 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24B.Q1 to     R12C24B.A1 heart_beat/n6_adj_1505
C1TOFCO_DE  ---     0.786     R12C24B.A1 to    R12C24B.FCO heart_beat/SLICE_139
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO heart_beat/SLICE_141
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI heart_beat/n8436
FCITOF0_DE  ---     0.517    R12C25A.FCI to     R12C25A.F0 heart_beat/SLICE_132
ROUTE         1     0.000     R12C25A.F0 to    R12C25A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.583   (77.6% logic, 22.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.527      R6C25A.Q0 to    R12C25A.CLK heart_beat/prescale[15]
                  --------
                    3.527   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.949ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i6  (to heart_beat/prescale[15] +)

   Delay:               2.635ns  (78.0% logic, 22.0% route), 5 logic levels.

 Constraint Details:

      2.635ns physical path delay heart_beat/SLICE_140 to heart_beat/SLICE_141 meets
      3.707ns delay constraint less
     -0.027ns skew and
      0.150ns DIN_SET requirement (totaling 3.584ns) by 0.949ns

 Physical Path Details:

      Data path heart_beat/SLICE_140 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24A.CLK to     R12C24A.Q1 heart_beat/SLICE_140 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24A.Q1 to     R12C24A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.786     R12C24A.A1 to    R12C24A.FCO heart_beat/SLICE_140
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI heart_beat/n8433
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO heart_beat/SLICE_139
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOF1_DE  ---     0.569    R12C24D.FCI to     R12C24D.F1 heart_beat/SLICE_141
ROUTE         1     0.000     R12C24D.F1 to    R12C24D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.635   (78.0% logic, 22.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.527      R6C25A.Q0 to    R12C24A.CLK heart_beat/prescale[15]
                  --------
                    3.527   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.949ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i6  (to heart_beat/prescale[15] +)

   Delay:               2.608ns  (77.8% logic, 22.2% route), 4 logic levels.

 Constraint Details:

      2.608ns physical path delay heart_beat/SLICE_139 to heart_beat/SLICE_141 meets
      3.707ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.557ns) by 0.949ns

 Physical Path Details:

      Data path heart_beat/SLICE_139 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24B.CLK to     R12C24B.Q0 heart_beat/SLICE_139 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24B.Q0 to     R12C24B.A0 heart_beat/n7_adj_1506
C0TOFCO_DE  ---     0.905     R12C24B.A0 to    R12C24B.FCO heart_beat/SLICE_139
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOF1_DE  ---     0.569    R12C24D.FCI to     R12C24D.F1 heart_beat/SLICE_141
ROUTE         1     0.000     R12C24D.F1 to    R12C24D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.608   (77.8% logic, 22.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.974ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i7  (to heart_beat/prescale[15] +)

   Delay:               2.556ns  (77.3% logic, 22.7% route), 4 logic levels.

 Constraint Details:

      2.556ns physical path delay heart_beat/SLICE_137 to heart_beat/SLICE_132 meets
      3.707ns delay constraint less
      0.027ns skew and
      0.150ns DIN_SET requirement (totaling 3.530ns) by 0.974ns

 Physical Path Details:

      Data path heart_beat/SLICE_137 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24C.CLK to     R12C24C.Q0 heart_beat/SLICE_137 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24C.Q0 to     R12C24C.A0 heart_beat/n5_adj_1504
C0TOFCO_DE  ---     0.905     R12C24C.A0 to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO heart_beat/SLICE_141
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI heart_beat/n8436
FCITOF0_DE  ---     0.517    R12C25A.FCI to     R12C25A.F0 heart_beat/SLICE_132
ROUTE         1     0.000     R12C25A.F0 to    R12C25A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.556   (77.3% logic, 22.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24C.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.527      R6C25A.Q0 to    R12C25A.CLK heart_beat/prescale[15]
                  --------
                    3.527   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.001ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i5  (to heart_beat/prescale[15] +)

   Delay:               2.556ns  (77.3% logic, 22.7% route), 4 logic levels.

 Constraint Details:

      2.556ns physical path delay heart_beat/SLICE_139 to heart_beat/SLICE_141 meets
      3.707ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.557ns) by 1.001ns

 Physical Path Details:

      Data path heart_beat/SLICE_139 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24B.CLK to     R12C24B.Q0 heart_beat/SLICE_139 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24B.Q0 to     R12C24B.A0 heart_beat/n7_adj_1506
C0TOFCO_DE  ---     0.905     R12C24B.A0 to    R12C24B.FCO heart_beat/SLICE_139
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOF0_DE  ---     0.517    R12C24D.FCI to     R12C24D.F0 heart_beat/SLICE_141
ROUTE         1     0.000     R12C24D.F0 to    R12C24D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    2.556   (77.3% logic, 22.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.001ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i5  (to heart_beat/prescale[15] +)

   Delay:               2.583ns  (77.6% logic, 22.4% route), 5 logic levels.

 Constraint Details:

      2.583ns physical path delay heart_beat/SLICE_140 to heart_beat/SLICE_141 meets
      3.707ns delay constraint less
     -0.027ns skew and
      0.150ns DIN_SET requirement (totaling 3.584ns) by 1.001ns

 Physical Path Details:

      Data path heart_beat/SLICE_140 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24A.CLK to     R12C24A.Q1 heart_beat/SLICE_140 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24A.Q1 to     R12C24A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.786     R12C24A.A1 to    R12C24A.FCO heart_beat/SLICE_140
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI heart_beat/n8433
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO heart_beat/SLICE_139
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOF0_DE  ---     0.517    R12C24D.FCI to     R12C24D.F0 heart_beat/SLICE_141
ROUTE         1     0.000     R12C24D.F0 to    R12C24D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    2.583   (77.6% logic, 22.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.527      R6C25A.Q0 to    R12C24A.CLK heart_beat/prescale[15]
                  --------
                    3.527   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.068ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i6  (to heart_beat/prescale[15] +)

   Delay:               2.489ns  (76.7% logic, 23.3% route), 4 logic levels.

 Constraint Details:

      2.489ns physical path delay heart_beat/SLICE_139 to heart_beat/SLICE_141 meets
      3.707ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 3.557ns) by 1.068ns

 Physical Path Details:

      Data path heart_beat/SLICE_139 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24B.CLK to     R12C24B.Q1 heart_beat/SLICE_139 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24B.Q1 to     R12C24B.A1 heart_beat/n6_adj_1505
C1TOFCO_DE  ---     0.786     R12C24B.A1 to    R12C24B.FCO heart_beat/SLICE_139
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI heart_beat/n8434
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOF1_DE  ---     0.569    R12C24D.FCI to     R12C24D.F1 heart_beat/SLICE_141
ROUTE         1     0.000     R12C24D.F1 to    R12C24D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.489   (76.7% logic, 23.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.093ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i4  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i7  (to heart_beat/prescale[15] +)

   Delay:               2.437ns  (76.2% logic, 23.8% route), 4 logic levels.

 Constraint Details:

      2.437ns physical path delay heart_beat/SLICE_137 to heart_beat/SLICE_132 meets
      3.707ns delay constraint less
      0.027ns skew and
      0.150ns DIN_SET requirement (totaling 3.530ns) by 1.093ns

 Physical Path Details:

      Data path heart_beat/SLICE_137 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C24C.CLK to     R12C24C.Q1 heart_beat/SLICE_137 (from heart_beat/prescale[15])
ROUTE         1     0.579     R12C24C.Q1 to     R12C24C.A1 heart_beat/n4_adj_1503
C1TOFCO_DE  ---     0.786     R12C24C.A1 to    R12C24C.FCO heart_beat/SLICE_137
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI heart_beat/n8435
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO heart_beat/SLICE_141
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI heart_beat/n8436
FCITOF0_DE  ---     0.517    R12C25A.FCI to     R12C25A.F0 heart_beat/SLICE_132
ROUTE         1     0.000     R12C25A.F0 to    R12C25A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.437   (76.2% logic, 23.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.554      R6C25A.Q0 to    R12C24C.CLK heart_beat/prescale[15]
                  --------
                    3.554   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.527      R6C25A.Q0 to    R12C25A.CLK heart_beat/prescale[15]
                  --------
                    3.527   (0.0% logic, 100.0% route), 0 logic levels.

Report:  347.343MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 164.312000  |             |             |
MHz ;                                   |  164.312 MHz|    1.275 MHz|   6 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"driver_control/clk_count[3]" 55.630000 |             |             |
MHz ;                                   |   55.630 MHz|    2.291 MHz|  13 *
                                        |             |             |
FREQUENCY NET "driver_control/sck_temp" |             |             |
328.623000 MHz ;                        |  328.623 MHz|   18.504 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/registers/data_vld_dly"  |             |             |
177.746000 MHz ;                        |  177.746 MHz|    2.295 MHz|   7 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_594"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   32.517 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_590"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   30.133 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_591"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   28.345 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_592"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   33.040 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_593"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   25.835 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_589"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   24.645 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_586"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   32.710 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_595"         |             |             |
336.814000 MHz ;                        |  336.814 MHz|   26.322 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg"          |             |             |
336.814000 MHz ;                        |  336.814 MHz|   34.090 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/f|             |             |
ilter_scl_inst/out_n" 92.920000 MHz ;   |   92.920 MHz|    0.906 MHz|   7 *
                                        |             |             |
FREQUENCY NET "reset_generator/clk_d2"  |             |             |
444.247000 MHz ;                        |  444.247 MHz|  209.293 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"adc_control/adc_sck_temp" 261.643000   |             |             |
MHz ;                                   |  261.643 MHz|  155.448 MHz|   4 *
                                        |             |             |
FREQUENCY NET "heart_beat/prescale[15]" |             |             |
269.760000 MHz ;                        |  269.760 MHz|  347.343 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


16 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2729">n2729</a>                                   |       2|    3558|     37.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8534">n8534</a>                                   |       1|    3345|     35.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n5228">driver_control/n5228</a>                    |      13|    3097|     32.93%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8533">n8533</a>                                   |       1|    2812|     29.90%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8532">n8532</a>                                   |       1|    2349|     24.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n8490">driver_control/n8490</a>                    |       1|    1964|     20.88%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n8491">driver_control/n8491</a>                    |       1|    1927|     20.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8531">n8531</a>                                   |       1|    1889|     20.08%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n8489">driver_control/n8489</a>                    |       1|    1879|     19.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n8492">driver_control/n8492</a>                    |       1|    1767|     18.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n8488">driver_control/n8488</a>                    |       1|    1683|     17.89%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8530">n8530</a>                                   |       1|    1451|     15.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n8493">driver_control/n8493</a>                    |       1|    1387|     14.75%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n8487">driver_control/n8487</a>                    |       1|    1351|     14.36%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8529">n8529</a>                                   |       1|    1096|     11.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=driver_control/n8494">driver_control/n8494</a>                    |       1|     960|     10.21%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 17 clocks:

Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0   Loads: 4
   Covered under: FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz ;

Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_354.Q0   Loads: 20
   Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 9

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 13

Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0   Loads: 26
   Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 2

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 11

Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 4

Clock Domain: heart_beat/prescale[15]   Source: SLICE_128.Q0   Loads: 6
   Covered under: FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz ;

Clock Domain: driver_control/sck_temp   Source: driver_control/SLICE_278.Q0   Loads: 18
   Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;   Transfers: 19

Clock Domain: driver_control/clk_count[3]   Source: driver_control/SLICE_41.Q0   Loads: 56
   Covered under: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;

   Data transfers from:
   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;   Transfers: 98

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 196
   Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;

   Data transfers from:
   Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 18

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 28

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: driver_control/sck_temp   Source: driver_control/SLICE_278.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: driver_control/clk_count[3]   Source: driver_control/SLICE_41.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 26

   Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_146.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 16

Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_146.Q0   Loads: 29
   Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;

   Data transfers from:
   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;   Transfers: 1


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 9406  Score: 2597789448
Cumulative negative slack: 2597761430

Constraints cover 18417 paths, 36 nets, and 3618 connections (98.77% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Mon Apr 14 10:52:33 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o TA_Driver_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/TA_Driver/Rev_3/promote.xml TA_Driver_impl1.ncd TA_Driver_impl1.prf 
Design file:     ta_driver_impl1.ncd
Preference file: ta_driver_impl1.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_25mhz_c" 164.312000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_1' Target='right'><FONT COLOR=red>FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz (62 errors)</FONT></A></LI>
</FONT>            4096 items scored, 62 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz (47 errors)</FONT></A></LI>
</FONT>            273 items scored, 47 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_3' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz (126 errors)</FONT></A></LI>
</FONT>            576 items scored, 126 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_4' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_5' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_6' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_7' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_8' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_9' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_10' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_11' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz (6 errors)</FONT></A></LI>
</FONT>            6 items scored, 6 timing errors detected.

<LI><A href='#par_twr_pref_1_12' Target='right'>FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz (0 errors)</A></LI>            6 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_13' Target='right'><FONT COLOR=red>FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz (116 errors)</FONT></A></LI>
</FONT>            1202 items scored, 116 timing errors detected.

<LI><A href='#par_twr_pref_1_14' Target='right'>FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz (0 errors)</A></LI>            5 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_15' Target='right'><FONT COLOR=red>FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz (2 errors)</FONT></A></LI>
</FONT>            332 items scored, 2 timing errors detected.

<LI><A href='#par_twr_pref_1_16' Target='right'>FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz (0 errors)</A></LI>            36 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d1_13  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d2_14  (to clk_25mhz_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C22D.CLK to      R6C22D.Q0 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313 (from clk_25mhz_c)
ROUTE         1     0.152      R6C22D.Q0 to      R6C22D.M1 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d1 (to clk_25mhz_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R6C22D.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R6C22D.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/state_i3  (from clk_25mhz_c +)
   Destination:    FF         Data in        adc_control/state_i3  (to clk_25mhz_c +)

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay adc_control/SLICE_155 to adc_control/SLICE_155 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.304ns

 Physical Path Details:

      Data path adc_control/SLICE_155 to adc_control/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C10C.CLK to      R4C10C.Q0 adc_control/SLICE_155 (from clk_25mhz_c)
ROUTE        10     0.147      R4C10C.Q0 to      R4C10C.CE adc_control/state_3 (to clk_25mhz_c)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to adc_control/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R4C10C.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to adc_control/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R4C10C.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d1_13  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d2_14  (to clk_25mhz_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22C.CLK to     R11C22C.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310 (from clk_25mhz_c)
ROUTE         1     0.152     R11C22C.Q0 to     R11C22C.M1 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d1 (to clk_25mhz_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to    R11C22C.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to    R11C22C.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_reg1_i_789  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_reg2_i_790  (to clk_25mhz_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay i2c_slave_top/SLICE_113 to i2c_slave_top/SLICE_113 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_113 to i2c_slave_top/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C11B.CLK to     R12C11B.Q0 i2c_slave_top/SLICE_113 (from clk_25mhz_c)
ROUTE         2     0.154     R12C11B.Q0 to     R12C11B.M1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_reg1_i (to clk_25mhz_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to    R12C11B.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to    R12C11B.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d2_14  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d3_15  (to clk_25mhz_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313 to SLICE_314 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313 to SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C22D.CLK to      R6C22D.Q1 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313 (from clk_25mhz_c)
ROUTE         2     0.154      R6C22D.Q1 to      R6C22A.M0 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d2 (to clk_25mhz_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R6C22D.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R6C22A.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/state_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        adc_control/state_i2  (to clk_25mhz_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay adc_control/SLICE_154 to adc_control/SLICE_154 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.309ns

 Physical Path Details:

      Data path adc_control/SLICE_154 to adc_control/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C9A.CLK to       R5C9A.Q0 adc_control/SLICE_154 (from clk_25mhz_c)
ROUTE        10     0.152       R5C9A.Q0 to       R5C9A.CE adc_control/state_2 (to clk_25mhz_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to adc_control/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to      R5C9A.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to adc_control/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to      R5C9A.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/all_trigger_183  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/all_trigger_d_184  (to clk_25mhz_c +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay driver_control/SLICE_187 to driver_control/SLICE_187 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path driver_control/SLICE_187 to driver_control/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C22A.CLK to     R10C22A.Q1 driver_control/SLICE_187 (from clk_25mhz_c)
ROUTE         2     0.157     R10C22A.Q1 to     R10C22A.M0 driver_control/all_trigger (to clk_25mhz_c)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to    R10C22A.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to    R10C22A.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack2_i_766  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack3_i_767  (to clk_25mhz_c +)

   Delay:               0.293ns  (45.4% logic, 54.6% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.312ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16C.CLK to     R11C16C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 (from clk_25mhz_c)
ROUTE        19     0.160     R11C16C.Q1 to     R11C16C.M0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack2_i (to clk_25mhz_c)
                  --------
                    0.293   (45.4% logic, 54.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to    R11C16C.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to    R11C16C.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (to clk_25mhz_c +)

   Delay:               0.304ns  (43.8% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.304ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.323ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.171      R7C15C.Q1 to      R7C15C.M0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i (to clk_25mhz_c)
                  --------
                    0.304   (43.8% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/prescale_1175__i0  (from clk_25mhz_c +)
   Destination:    FF         Data in        heart_beat/prescale_1175__i0  (to clk_25mhz_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_138 to SLICE_138 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_138 to SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C23A.CLK to      R6C23A.Q1 SLICE_138 (from clk_25mhz_c)
ROUTE         1     0.130      R6C23A.Q1 to      R6C23A.A1 heart_beat/n16
CTOF_DEL    ---     0.101      R6C23A.A1 to      R6C23A.F1 SLICE_138
ROUTE         1     0.000      R6C23A.F1 to     R6C23A.DI1 heart_beat/n85 (to clk_25mhz_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R6C23A.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       196     1.079        1.PADDI to     R6C23A.CLK clk_25mhz_c
                  --------
                    1.079   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;
            4096 items scored, 62 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i4  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i4  (to driver_control/clk_count[3] +)

   Delay:               0.410ns  (32.4% logic, 67.6% route), 1 logic levels.

 Constraint Details:

      0.410ns physical path delay SLICE_17 to driver_control/SLICE_80 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.228ns

 Physical Path Details:

      Data path SLICE_17 to driver_control/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19C.CLK to     R10C19C.Q0 SLICE_17 (from clk_25mhz_c)
ROUTE         3     0.277     R10C19C.Q0 to      R9C18A.M0 period_4 (to driver_control/clk_count[3])
                  --------
                    0.410   (32.4% logic, 67.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C19C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C18A.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i7  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i7  (to driver_control/clk_count[3] +)

   Delay:               0.438ns  (30.4% logic, 69.6% route), 1 logic levels.

 Constraint Details:

      0.438ns physical path delay SLICE_16 to driver_control/SLICE_64 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.200ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19D.CLK to     R10C19D.Q1 SLICE_16 (from clk_25mhz_c)
ROUTE         3     0.305     R10C19D.Q1 to      R9C19B.M1 period_7 (to driver_control/clk_count[3])
                  --------
                    0.438   (30.4% logic, 69.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C19B.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.199ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i8  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i8  (to driver_control/clk_count[3] +)

   Delay:               0.439ns  (30.3% logic, 69.7% route), 1 logic levels.

 Constraint Details:

      0.439ns physical path delay i2c_slave_top/registers/SLICE_419 to driver_control/SLICE_63 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.199ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_419 to driver_control/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C19C.CLK to      R5C19C.Q0 i2c_slave_top/registers/SLICE_419 (from clk_25mhz_c)
ROUTE         3     0.306      R5C19C.Q0 to      R9C19C.M0 period_8 (to driver_control/clk_count[3])
                  --------
                    0.439   (30.3% logic, 69.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R5C19C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C19C.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/static_control_i7  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/force_trigger_179  (to driver_control/clk_count[3] +)

   Delay:               0.428ns  (31.1% logic, 68.9% route), 1 logic levels.

 Constraint Details:

      0.428ns physical path delay SLICE_446 to driver_control/SLICE_68 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.600ns) by 1.172ns

 Physical Path Details:

      Data path SLICE_446 to driver_control/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C25C.CLK to      R7C25C.Q0 SLICE_446 (from clk_25mhz_c)
ROUTE         3     0.295      R7C25C.Q0 to     R9C25A.LSR static_control_7 (to driver_control/clk_count[3])
                  --------
                    0.428   (31.1% logic, 68.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C25C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C25A.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i16  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i16  (to driver_control/clk_count[3] +)

   Delay:               0.468ns  (28.4% logic, 71.6% route), 1 logic levels.

 Constraint Details:

      0.468ns physical path delay i2c_slave_top/registers/SLICE_423 to driver_control/SLICE_72 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.170ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_423 to driver_control/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C21C.CLK to      R7C21C.Q0 i2c_slave_top/registers/SLICE_423 (from clk_25mhz_c)
ROUTE         3     0.335      R7C21C.Q0 to      R9C24D.M0 period_16 (to driver_control/clk_count[3])
                  --------
                    0.468   (28.4% logic, 71.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C21C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C24D.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i3  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i3  (to driver_control/clk_count[3] +)

   Delay:               0.477ns  (27.9% logic, 72.1% route), 1 logic levels.

 Constraint Details:

      0.477ns physical path delay SLICE_18 to driver_control/SLICE_94 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.161ns

 Physical Path Details:

      Data path SLICE_18 to driver_control/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19B.CLK to     R10C19B.Q1 SLICE_18 (from clk_25mhz_c)
ROUTE         3     0.344     R10C19B.Q1 to      R9C23A.M1 period_3 (to driver_control/clk_count[3])
                  --------
                    0.477   (27.9% logic, 72.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C19B.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C23A.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.151ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i5  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i5  (to driver_control/clk_count[3] +)

   Delay:               0.487ns  (27.3% logic, 72.7% route), 1 logic levels.

 Constraint Details:

      0.487ns physical path delay SLICE_17 to driver_control/SLICE_80 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.151ns

 Physical Path Details:

      Data path SLICE_17 to driver_control/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19C.CLK to     R10C19C.Q1 SLICE_17 (from clk_25mhz_c)
ROUTE         3     0.354     R10C19C.Q1 to      R9C18A.M1 period_5 (to driver_control/clk_count[3])
                  --------
                    0.487   (27.3% logic, 72.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C19C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C18A.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i2  (to driver_control/clk_count[3] +)

   Delay:               0.507ns  (26.2% logic, 73.8% route), 1 logic levels.

 Constraint Details:

      0.507ns physical path delay SLICE_18 to driver_control/SLICE_105 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.131ns

 Physical Path Details:

      Data path SLICE_18 to driver_control/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19B.CLK to     R10C19B.Q0 SLICE_18 (from clk_25mhz_c)
ROUTE         3     0.374     R10C19B.Q0 to      R9C22C.M0 period_2 (to driver_control/clk_count[3])
                  --------
                    0.507   (26.2% logic, 73.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C19B.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C22C.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i6  (to driver_control/clk_count[3] +)

   Delay:               0.515ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      0.515ns physical path delay SLICE_16 to driver_control/SLICE_64 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.123ns

 Physical Path Details:

      Data path SLICE_16 to driver_control/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19D.CLK to     R10C19D.Q0 SLICE_16 (from clk_25mhz_c)
ROUTE         3     0.382     R10C19D.Q0 to      R9C19B.M0 period_6 (to driver_control/clk_count[3])
                  --------
                    0.515   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C19D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C19B.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.095ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/period_i9  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/period_d_i9  (to driver_control/clk_count[3] +)

   Delay:               0.543ns  (24.5% logic, 75.5% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay i2c_slave_top/registers/SLICE_419 to driver_control/SLICE_63 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 17.976ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.657ns skew requirement (totaling 1.638ns) by 1.095ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_419 to driver_control/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C19C.CLK to      R5C19C.Q1 i2c_slave_top/registers/SLICE_419 (from clk_25mhz_c)
ROUTE         3     0.410      R5C19C.Q1 to      R9C19C.M1 period_9 (to driver_control/clk_count[3])
                  --------
                    0.543   (24.5% logic, 75.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R5C19C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R2C14C.CLK clk_25mhz_c
REG_DEL     ---     0.154     R2C14C.CLK to      R2C14C.Q0 driver_control/SLICE_41
ROUTE        56     1.503      R2C14C.Q0 to     R9C19C.CLK driver_control/clk_count[3]
                  --------
                    3.218   (19.8% logic, 80.2% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;
            273 items scored, 47 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/ss_temp_198  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/state__i1  (to driver_control/sck_temp +)

   Delay:               0.375ns  (62.4% logic, 37.6% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay driver_control/SLICE_279 to driver_control/SLICE_280 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 1.456ns

 Physical Path Details:

      Data path driver_control/SLICE_279 to driver_control/SLICE_280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C12D.CLK to     R12C12D.Q0 driver_control/SLICE_279 (from clk_25mhz_c)
ROUTE         7     0.141     R12C12D.Q0 to     R12C13D.D0 driver_control/ss_temp
CTOF_DEL    ---     0.101     R12C13D.D0 to     R12C13D.F0 driver_control/SLICE_280
ROUTE         1     0.000     R12C13D.F0 to    R12C13D.DI0 driver_control/n8559 (to driver_control/sck_temp)
                  --------
                    0.375   (62.4% logic, 37.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C12D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_280:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to    R12C13D.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_i0_i19  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i20  (to driver_control/sck_temp +)

   Delay:               0.445ns  (52.6% logic, 47.4% route), 2 logic levels.

 Constraint Details:

      0.445ns physical path delay driver_control/SLICE_486 to driver_control/SLICE_210 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 1.386ns

 Physical Path Details:

      Data path driver_control/SLICE_486 to driver_control/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C6D.CLK to      R11C6D.Q1 driver_control/SLICE_486 (from clk_25mhz_c)
ROUTE         1     0.211      R11C6D.Q1 to      R11C7B.A1 driver_control/data_19
CTOF_DEL    ---     0.101      R11C7B.A1 to      R11C7B.F1 driver_control/SLICE_210
ROUTE         1     0.000      R11C7B.F1 to     R11C7B.DI1 driver_control/n2475 (to driver_control/sck_temp)
                  --------
                    0.445   (52.6% logic, 47.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_486:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R11C6D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to     R11C7B.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_i0_i21  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i21  (to driver_control/sck_temp +)

   Delay:               0.449ns  (52.1% logic, 47.9% route), 2 logic levels.

 Constraint Details:

      0.449ns physical path delay driver_control/SLICE_202 to driver_control/SLICE_211 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 1.382ns

 Physical Path Details:

      Data path driver_control/SLICE_202 to driver_control/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C15C.CLK to      R5C15C.Q0 driver_control/SLICE_202 (from clk_25mhz_c)
ROUTE         2     0.215      R5C15C.Q0 to      R3C15A.A0 driver_control/data_21
CTOF_DEL    ---     0.101      R3C15A.A0 to      R3C15A.F0 driver_control/SLICE_211
ROUTE         1     0.000      R3C15A.F0 to     R3C15A.DI0 driver_control/n2474 (to driver_control/sck_temp)
                  --------
                    0.449   (52.1% logic, 47.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R5C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to     R3C15A.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_i0_i21  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i22  (to driver_control/sck_temp +)

   Delay:               0.449ns  (52.1% logic, 47.9% route), 2 logic levels.

 Constraint Details:

      0.449ns physical path delay driver_control/SLICE_202 to driver_control/SLICE_211 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 1.382ns

 Physical Path Details:

      Data path driver_control/SLICE_202 to driver_control/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C15C.CLK to      R5C15C.Q0 driver_control/SLICE_202 (from clk_25mhz_c)
ROUTE         2     0.215      R5C15C.Q0 to      R3C15A.A1 driver_control/data_21
CTOF_DEL    ---     0.101      R3C15A.A1 to      R3C15A.F1 driver_control/SLICE_211
ROUTE         1     0.000      R3C15A.F1 to     R3C15A.DI1 driver_control/n2473 (to driver_control/sck_temp)
                  --------
                    0.449   (52.1% logic, 47.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R5C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to     R3C15A.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_i0_i5  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i6  (to driver_control/sck_temp +)

   Delay:               0.474ns  (49.4% logic, 50.6% route), 2 logic levels.

 Constraint Details:

      0.474ns physical path delay driver_control/SLICE_541 to driver_control/SLICE_203 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 1.357ns

 Physical Path Details:

      Data path driver_control/SLICE_541 to driver_control/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12D.CLK to     R13C12D.Q1 driver_control/SLICE_541 (from clk_25mhz_c)
ROUTE         1     0.240     R13C12D.Q1 to     R11C13D.D1 driver_control/data_5
CTOF_DEL    ---     0.101     R11C13D.D1 to     R11C13D.F1 driver_control/SLICE_203
ROUTE         1     0.000     R11C13D.F1 to    R11C13D.DI1 driver_control/n2489 (to driver_control/sck_temp)
                  --------
                    0.474   (49.4% logic, 50.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C12D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to    R11C13D.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_i0_i4  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i5  (to driver_control/sck_temp +)

   Delay:               0.474ns  (49.4% logic, 50.6% route), 2 logic levels.

 Constraint Details:

      0.474ns physical path delay driver_control/SLICE_541 to driver_control/SLICE_203 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 1.357ns

 Physical Path Details:

      Data path driver_control/SLICE_541 to driver_control/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12D.CLK to     R13C12D.Q0 driver_control/SLICE_541 (from clk_25mhz_c)
ROUTE         1     0.240     R13C12D.Q0 to     R11C13D.D0 driver_control/data_4
CTOF_DEL    ---     0.101     R11C13D.D0 to     R11C13D.F0 driver_control/SLICE_203
ROUTE         1     0.000     R11C13D.F0 to    R11C13D.DI0 driver_control/n8561 (to driver_control/sck_temp)
                  --------
                    0.474   (49.4% logic, 50.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C12D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to    R11C13D.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_i0_i18  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i19  (to driver_control/sck_temp +)

   Delay:               0.590ns  (39.7% logic, 60.3% route), 2 logic levels.

 Constraint Details:

      0.590ns physical path delay driver_control/SLICE_486 to driver_control/SLICE_210 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 1.241ns

 Physical Path Details:

      Data path driver_control/SLICE_486 to driver_control/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C6D.CLK to      R11C6D.Q0 driver_control/SLICE_486 (from clk_25mhz_c)
ROUTE         1     0.356      R11C6D.Q0 to      R11C7B.C0 driver_control/data_18
CTOF_DEL    ---     0.101      R11C7B.C0 to      R11C7B.F0 driver_control/SLICE_210
ROUTE         1     0.000      R11C7B.F0 to     R11C7B.DI0 driver_control/n2476 (to driver_control/sck_temp)
                  --------
                    0.590   (39.7% logic, 60.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_486:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R11C6D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to     R11C7B.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.102ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/ss_temp_198  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/state__i3  (to driver_control/sck_temp +)
                   FF                        driver_control/state__i1

   Delay:               0.718ns  (32.6% logic, 67.4% route), 2 logic levels.

 Constraint Details:

      0.718ns physical path delay driver_control/SLICE_279 to driver_control/SLICE_280 exceeds
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.820ns) by 1.102ns

 Physical Path Details:

      Data path driver_control/SLICE_279 to driver_control/SLICE_280:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C12D.CLK to     R12C12D.Q0 driver_control/SLICE_279 (from clk_25mhz_c)
ROUTE         7     0.227     R12C12D.Q0 to     R12C12D.B1 driver_control/ss_temp
CTOF_DEL    ---     0.101     R12C12D.B1 to     R12C12D.F1 driver_control/SLICE_279
ROUTE         1     0.257     R12C12D.F1 to     R12C13D.CE driver_control/sck_temp_enable_29 (to driver_control/sck_temp)
                  --------
                    0.718   (32.6% logic, 67.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C12D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_280:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to    R12C13D.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 1.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_i0_i16  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i17  (to driver_control/sck_temp +)

   Delay:               0.816ns  (28.7% logic, 71.3% route), 2 logic levels.

 Constraint Details:

      0.816ns physical path delay driver_control/SLICE_560 to driver_control/SLICE_209 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 1.015ns

 Physical Path Details:

      Data path driver_control/SLICE_560 to driver_control/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C8D.CLK to      R11C8D.Q0 driver_control/SLICE_560 (from clk_25mhz_c)
ROUTE         1     0.582      R11C8D.Q0 to     R11C23C.B0 driver_control/data_16
CTOF_DEL    ---     0.101     R11C23C.B0 to     R11C23C.F0 driver_control/SLICE_209
ROUTE         1     0.000     R11C23C.F0 to    R11C23C.DI0 driver_control/n2478 (to driver_control/sck_temp)
                  --------
                    0.816   (28.7% logic, 71.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R11C8D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to    R11C23C.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


Error: The following path exceeds requirements by 0.952ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              driver_control/data_i0_i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        driver_control/data_temp_i0_i7  (to driver_control/sck_temp +)

   Delay:               0.879ns  (26.6% logic, 73.4% route), 2 logic levels.

 Constraint Details:

      0.879ns physical path delay driver_control/SLICE_485 to driver_control/SLICE_204 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.831ns) by 0.952ns

 Physical Path Details:

      Data path driver_control/SLICE_485 to driver_control/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18A.CLK to     R13C18A.Q0 driver_control/SLICE_485 (from clk_25mhz_c)
ROUTE         1     0.645     R13C18A.Q0 to      R3C15B.B0 driver_control/data_6
CTOF_DEL    ---     0.101      R3C15B.B0 to      R3C15B.F0 driver_control/SLICE_204
ROUTE         1     0.000      R3C15B.F0 to     R3C15B.DI0 driver_control/n2488 (to driver_control/sck_temp)
                  --------
                    0.879   (26.6% logic, 73.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to driver_control/SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C18A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to driver_control/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R10C4D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R10C4D.CLK to      R10C4D.Q0 driver_control/SLICE_278
ROUTE        18     1.690      R10C4D.Q0 to     R3C15B.CLK driver_control/sck_temp
                  --------
                    3.405   (18.7% logic, 81.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;
            576 items scored, 126 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/state_i0  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.603ns  (38.8% logic, 61.2% route), 2 logic levels.

 Constraint Details:

      0.603ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_403 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.544ns) by 0.941ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.138     R13C13A.Q0 to     R13C13A.C0 d_ff
CTOF_DEL    ---     0.101     R13C13A.C0 to     R13C13A.F0 SLICE_176
ROUTE         4     0.231     R13C13A.F0 to    R13C13D.LSR n10061 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.603   (38.8% logic, 61.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R13C13D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.884ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i5  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i5_2922_2923_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.470ns  (61.5% logic, 38.5% route), 2 logic levels.

 Constraint Details:

      0.470ns physical path delay i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_387 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
     -0.013ns DIN_HLD and
     -0.177ns delay constraint less
     -1.544ns skew requirement (totaling 1.354ns) by 0.884ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292 (from clk_25mhz_c)
ROUTE         3     0.177      R7C16C.Q1 to      R9C16C.C0 i2c_slave_top/addr_start_5
CTOOFX_DEL  ---     0.156      R9C16C.C0 to    R9C16C.OFX0 i2c_slave_top/registers/SLICE_387
ROUTE         2     0.004    R9C16C.OFX0 to     R9C16C.DI0 i2c_slave_top/registers/n4880 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.470   (61.5% logic, 38.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_292:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C16C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to     R9C16C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.874ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.670ns  (34.9% logic, 65.1% route), 2 logic levels.

 Constraint Details:

      0.670ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_393 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.544ns) by 0.874ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.148      R7C15C.Q0 to      R7C16D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C16D.D0 to      R7C16D.F0 SLICE_537
ROUTE         2     0.288      R7C16D.F0 to    R11C16A.LSR i2c_slave_top/addr_i_7__N_586 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.670   (34.9% logic, 65.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R11C16A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.671ns  (34.9% logic, 65.1% route), 2 logic levels.

 Constraint Details:

      0.671ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.544ns) by 0.873ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.148      R7C15C.Q0 to      R7C16D.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C16D.D1 to      R7C16D.F1 SLICE_537
ROUTE         2     0.289      R7C16D.F1 to    R10C16D.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.671   (34.9% logic, 65.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R10C16D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.868ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack3_i_767  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.663ns  (58.8% logic, 41.2% route), 3 logic levels.

 Constraint Details:

      0.663ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 to i2c_slave_top/registers/SLICE_393 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.531ns) by 0.868ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 to i2c_slave_top/registers/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16C.CLK to     R11C16C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 (from clk_25mhz_c)
ROUTE        18     0.133     R11C16C.Q0 to     R11C16C.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack3_i
CTOF_DEL    ---     0.101     R11C16C.A0 to     R11C16C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330
ROUTE        32     0.136     R11C16C.F0 to     R11C16A.D0 i2c_slave_top/n10081
CTOOFX_DEL  ---     0.156     R11C16A.D0 to   R11C16A.OFX0 i2c_slave_top/registers/SLICE_393
ROUTE         2     0.004   R11C16A.OFX0 to    R11C16A.DI0 i2c_slave_top/registers/n4888 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.663   (58.8% logic, 41.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R11C16C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R11C16A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack2_i_766  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.674ns  (57.9% logic, 42.1% route), 3 logic levels.

 Constraint Details:

      0.674ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 to i2c_slave_top/registers/SLICE_393 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.531ns) by 0.857ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 to i2c_slave_top/registers/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16C.CLK to     R11C16C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330 (from clk_25mhz_c)
ROUTE        19     0.144     R11C16C.Q1 to     R11C16C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/read_ack2_i
CTOF_DEL    ---     0.101     R11C16C.C0 to     R11C16C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330
ROUTE        32     0.136     R11C16C.F0 to     R11C16A.D0 i2c_slave_top/n10081
CTOOFX_DEL  ---     0.156     R11C16A.D0 to   R11C16A.OFX0 i2c_slave_top/registers/SLICE_393
ROUTE         2     0.004   R11C16A.OFX0 to    R11C16A.DI0 i2c_slave_top/registers/n4888 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.674   (57.9% logic, 42.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R11C16C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R11C16A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.825ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/byte_cnt_i1  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.719ns  (32.5% logic, 67.5% route), 2 logic levels.

 Constraint Details:

      0.719ns physical path delay SLICE_176 to SLICE_342 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.544ns) by 0.825ns

 Physical Path Details:

      Data path SLICE_176 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.138     R13C13A.Q0 to     R13C13A.C0 d_ff
CTOF_DEL    ---     0.101     R13C13A.C0 to     R13C13A.F0 SLICE_176
ROUTE         4     0.347     R13C13A.F0 to    R11C12D.LSR n10061 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.719   (32.5% logic, 67.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R11C12D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.825ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/byte_cnt_i0  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.719ns  (32.5% logic, 67.5% route), 2 logic levels.

 Constraint Details:

      0.719ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_341 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.544ns) by 0.825ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.138     R13C13A.Q0 to     R13C13A.C0 d_ff
CTOF_DEL    ---     0.101     R13C13A.C0 to     R13C13A.F0 SLICE_176
ROUTE         4     0.347     R13C13A.F0 to    R11C12A.LSR n10061 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.719   (32.5% logic, 67.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R11C12A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.788ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.756ns  (31.0% logic, 69.0% route), 2 logic levels.

 Constraint Details:

      0.756ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_393 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.544ns) by 0.788ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.234      R7C15C.Q1 to      R7C16D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C16D.A0 to      R7C16D.F0 SLICE_537
ROUTE         2     0.288      R7C16D.F0 to    R11C16A.LSR i2c_slave_top/addr_i_7__N_586 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.756   (31.0% logic, 69.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R11C16A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


Error: The following path exceeds requirements by 0.787ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_2930_2931_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.757ns  (30.9% logic, 69.1% route), 2 logic levels.

 Constraint Details:

      0.757ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_394 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 5.626ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.544ns skew requirement (totaling 1.544ns) by 0.787ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.234      R7C15C.Q1 to      R7C16D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C16D.A1 to      R7C16D.F1 SLICE_537
ROUTE         2     0.289      R7C16D.F1 to    R10C16D.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.757   (30.9% logic, 69.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R10C17C.CLK clk_25mhz_c
REG_DEL     ---     0.154    R10C17C.CLK to     R10C17C.Q0 i2c_slave_top/SLICE_354
ROUTE        20     1.390     R10C17C.Q0 to    R10C16D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.105   (20.5% logic, 79.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.689ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               0.966ns  (24.2% logic, 75.8% route), 2 logic levels.

 Constraint Details:

      0.966ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.655ns skew requirement (totaling 2.655ns) by 1.689ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.367      R7C15C.Q1 to     R13C15A.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R13C15A.C0 to     R13C15A.F0 SLICE_516
ROUTE         2     0.365     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    0.966   (24.2% logic, 75.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.673     R13C15A.F1 to      R7C15B.B0 n10095
CTOF_DEL    ---     0.177      R7C15B.B0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     0.369      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.216   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 1.660ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               0.995ns  (33.7% logic, 66.3% route), 3 logic levels.

 Constraint Details:

      0.995ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_374 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.655ns skew requirement (totaling 2.655ns) by 1.660ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.152     R13C15A.F1 to     R13C15A.B0 n10095
CTOF_DEL    ---     0.101     R13C15A.B0 to     R13C15A.F0 SLICE_516
ROUTE         2     0.365     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    0.995   (33.7% logic, 66.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.673     R13C15A.F1 to      R7C15B.B0 n10095
CTOF_DEL    ---     0.177      R7C15B.B0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     0.369      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.216   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 1.616ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.039ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      1.039ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.655ns skew requirement (totaling 2.655ns) by 1.616ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.440      R7C15C.Q0 to     R13C15A.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R13C15A.A0 to     R13C15A.F0 SLICE_516
ROUTE         2     0.365     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.039   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.673     R13C15A.F1 to      R7C15B.B0 n10095
CTOF_DEL    ---     0.177      R7C15B.B0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     0.369      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.216   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 1.569ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i1  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.012ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      1.012ns physical path delay i2c_slave_top/SLICE_290 to i2c_slave_top/registers/SLICE_374 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint less
     -2.655ns skew requirement (totaling 2.581ns) by 1.569ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_290 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15B.CLK to      R7C15B.Q1 i2c_slave_top/SLICE_290 (from clk_25mhz_c)
ROUTE         3     0.413      R7C15B.Q1 to     R13C15A.D0 i2c_slave_top/addr_start_1
CTOF_DEL    ---     0.101     R13C15A.D0 to     R13C15A.F0 SLICE_516
ROUTE         2     0.365     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.012   (23.1% logic, 76.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15B.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.673     R13C15A.F1 to      R7C15B.B0 n10095
CTOF_DEL    ---     0.177      R7C15B.B0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     0.369      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.216   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 1.036ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               0.990ns  (33.8% logic, 66.2% route), 3 logic levels.

 Constraint Details:

      0.990ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_374 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.026ns skew requirement (totaling 2.026ns) by 1.036ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.138     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.101     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.152     R13C15A.F1 to     R13C15A.B0 n10095
CTOF_DEL    ---     0.101     R13C15A.B0 to     R13C15A.F0 SLICE_516
ROUTE         2     0.365     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    0.990   (33.8% logic, 66.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.673     R13C15A.F1 to      R7C15B.B0 n10095
CTOF_DEL    ---     0.177      R7C15B.B0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     0.369      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.216   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 0.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2905  (to i2c_slave_top/addr_i_7__N_594 +)

   Delay:               1.067ns  (31.4% logic, 68.6% route), 3 logic levels.

 Constraint Details:

      1.067ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_374 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.882ns skew requirement (totaling 1.882ns) by 0.815ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.215     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.101     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.152     R13C15A.F1 to     R13C15A.B0 n10095
CTOF_DEL    ---     0.101     R13C15A.B0 to     R13C15A.F0 SLICE_516
ROUTE         2     0.365     R13C15A.F0 to    R12C15D.LSR i2c_slave_top/addr_i_7__N_624 (to i2c_slave_top/addr_i_7__N_594)
                  --------
                    1.067   (31.4% logic, 68.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.673     R13C15A.F1 to      R7C15B.B0 n10095
CTOF_DEL    ---     0.177      R7C15B.B0 to      R7C15B.F0 i2c_slave_top/SLICE_290
ROUTE         2     0.369      R7C15B.F0 to    R12C15D.CLK i2c_slave_top/addr_i_7__N_594
                  --------
                    4.216   (27.1% logic, 72.9% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               0.728ns  (32.1% logic, 67.9% route), 2 logic levels.

 Constraint Details:

      0.728ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.493ns skew requirement (totaling 2.493ns) by 1.765ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.234      R7C15C.Q1 to      R7C17B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C17B.A0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.260      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    0.728   (32.1% logic, 67.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16C.C0 n10095
CTOF_DEL    ---     0.177      R7C16C.C0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.358      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.054   (28.2% logic, 71.8% route), 5 logic levels.


Error: The following path exceeds requirements by 1.762ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               0.731ns  (32.0% logic, 68.0% route), 2 logic levels.

 Constraint Details:

      0.731ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.493ns skew requirement (totaling 2.493ns) by 1.762ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.237      R7C15C.Q0 to      R7C17B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C17B.D0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.260      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    0.731   (32.0% logic, 68.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16C.C0 n10095
CTOF_DEL    ---     0.177      R7C16C.C0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.358      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.054   (28.2% logic, 71.8% route), 5 logic levels.


Error: The following path exceeds requirements by 1.587ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i5  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               0.832ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      0.832ns physical path delay i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_386 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint less
     -2.493ns skew requirement (totaling 2.419ns) by 1.587ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C16C.CLK to      R7C16C.Q1 i2c_slave_top/SLICE_292 (from clk_25mhz_c)
ROUTE         3     0.338      R7C16C.Q1 to      R7C17B.B0 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.101      R7C17B.B0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.260      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    0.832   (28.1% logic, 71.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_292:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C16C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16C.C0 n10095
CTOF_DEL    ---     0.177      R7C16C.C0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.358      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.054   (28.2% logic, 71.8% route), 5 logic levels.


Error: The following path exceeds requirements by 1.445ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.048ns  (32.0% logic, 68.0% route), 3 logic levels.

 Constraint Details:

      1.048ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_386 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.493ns skew requirement (totaling 2.493ns) by 1.445ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C17B.C0 n10095
CTOF_DEL    ---     0.101      R7C17B.C0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.260      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.048   (32.0% logic, 68.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16C.C0 n10095
CTOF_DEL    ---     0.177      R7C16C.C0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.358      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.054   (28.2% logic, 71.8% route), 5 logic levels.


Error: The following path exceeds requirements by 0.821ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.043ns  (32.1% logic, 67.9% route), 3 logic levels.

 Constraint Details:

      1.043ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_386 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.864ns skew requirement (totaling 1.864ns) by 0.821ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.138     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.101     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C17B.C0 n10095
CTOF_DEL    ---     0.101      R7C17B.C0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.260      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.043   (32.1% logic, 67.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16C.C0 n10095
CTOF_DEL    ---     0.177      R7C16C.C0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.358      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.054   (28.2% logic, 71.8% route), 5 logic levels.


Error: The following path exceeds requirements by 0.600ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2921  (to i2c_slave_top/addr_i_7__N_590 +)

   Delay:               1.120ns  (29.9% logic, 70.1% route), 3 logic levels.

 Constraint Details:

      1.120ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_386 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.720ns skew requirement (totaling 1.720ns) by 0.600ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.215     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.101     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C17B.C0 n10095
CTOF_DEL    ---     0.101      R7C17B.C0 to      R7C17B.F0 SLICE_563
ROUTE         2     0.260      R7C17B.F0 to     R7C15A.LSR i2c_slave_top/addr_i_7__N_612 (to i2c_slave_top/addr_i_7__N_590)
                  --------
                    1.120   (29.9% logic, 70.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16C.C0 n10095
CTOF_DEL    ---     0.177      R7C16C.C0 to      R7C16C.F0 i2c_slave_top/SLICE_292
ROUTE         2     0.358      R7C16C.F0 to     R7C15A.CLK i2c_slave_top/addr_i_7__N_590
                  --------
                    4.054   (28.2% logic, 71.8% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.750ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               0.914ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      0.914ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.664ns skew requirement (totaling 2.664ns) by 1.750ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.148      R7C15C.Q0 to      R7C16B.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C16B.D0 to      R7C16B.F0 SLICE_535
ROUTE         2     0.532      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    0.914   (25.6% logic, 74.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16B.C1 n10095
CTOF_DEL    ---     0.177      R7C16B.C1 to      R7C16B.F1 SLICE_535
ROUTE         2     0.529      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.225   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 1.664ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.000ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      1.000ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.664ns skew requirement (totaling 2.664ns) by 1.664ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.234      R7C15C.Q1 to      R7C16B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C16B.A0 to      R7C16B.F0 SLICE_535
ROUTE         2     0.532      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.000   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16B.C1 n10095
CTOF_DEL    ---     0.177      R7C16B.C1 to      R7C16B.F1 SLICE_535
ROUTE         2     0.529      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.225   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 1.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i4  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               0.995ns  (23.5% logic, 76.5% route), 2 logic levels.

 Constraint Details:

      0.995ns physical path delay i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_383 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint less
     -2.664ns skew requirement (totaling 2.590ns) by 1.595ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_292 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C16C.CLK to      R7C16C.Q0 i2c_slave_top/SLICE_292 (from clk_25mhz_c)
ROUTE         3     0.229      R7C16C.Q0 to      R7C16B.B0 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.101      R7C16B.B0 to      R7C16B.F0 SLICE_535
ROUTE         2     0.532      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    0.995   (23.5% logic, 76.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_292:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C16C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16B.C1 n10095
CTOF_DEL    ---     0.177      R7C16B.C1 to      R7C16B.F1 SLICE_535
ROUTE         2     0.529      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.225   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 1.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.320ns  (25.4% logic, 74.6% route), 3 logic levels.

 Constraint Details:

      1.320ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_383 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.664ns skew requirement (totaling 2.664ns) by 1.344ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C16B.C0 n10095
CTOF_DEL    ---     0.101      R7C16B.C0 to      R7C16B.F0 SLICE_535
ROUTE         2     0.532      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.320   (25.4% logic, 74.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16B.C1 n10095
CTOF_DEL    ---     0.177      R7C16B.C1 to      R7C16B.F1 SLICE_535
ROUTE         2     0.529      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.225   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 0.720ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.315ns  (25.5% logic, 74.5% route), 3 logic levels.

 Constraint Details:

      1.315ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_383 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.035ns skew requirement (totaling 2.035ns) by 0.720ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.138     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.101     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C16B.C0 n10095
CTOF_DEL    ---     0.101      R7C16B.C0 to      R7C16B.F0 SLICE_535
ROUTE         2     0.532      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.315   (25.5% logic, 74.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16B.C1 n10095
CTOF_DEL    ---     0.177      R7C16B.C1 to      R7C16B.F1 SLICE_535
ROUTE         2     0.529      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.225   (27.1% logic, 72.9% route), 5 logic levels.


Error: The following path exceeds requirements by 0.499ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2917  (to i2c_slave_top/addr_i_7__N_591 +)

   Delay:               1.392ns  (24.1% logic, 75.9% route), 3 logic levels.

 Constraint Details:

      1.392ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_383 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.891ns skew requirement (totaling 1.891ns) by 0.499ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.215     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.101     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C16B.C0 n10095
CTOF_DEL    ---     0.101      R7C16B.C0 to      R7C16B.F0 SLICE_535
ROUTE         2     0.532      R7C16B.F0 to    R10C11A.LSR i2c_slave_top/addr_i_7__N_615 (to i2c_slave_top/addr_i_7__N_591)
                  --------
                    1.392   (24.1% logic, 75.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16B.C1 n10095
CTOF_DEL    ---     0.177      R7C16B.C1 to      R7C16B.F1 SLICE_535
ROUTE         2     0.529      R7C16B.F1 to    R10C11A.CLK i2c_slave_top/addr_i_7__N_591
                  --------
                    4.225   (27.1% logic, 72.9% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.087ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               0.664ns  (35.2% logic, 64.8% route), 2 logic levels.

 Constraint Details:

      0.664ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_380 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.751ns skew requirement (totaling 2.751ns) by 2.087ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.141      R7C15C.Q0 to      R7C14D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C14D.D0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     0.289      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    0.664   (35.2% logic, 64.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C17C.C0 n10095
CTOF_DEL    ---     0.177      R7C17C.C0 to      R7C17C.F0 SLICE_543
ROUTE         2     0.616      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.312   (26.5% logic, 73.5% route), 5 logic levels.


Error: The following path exceeds requirements by 2.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               0.741ns  (31.6% logic, 68.4% route), 2 logic levels.

 Constraint Details:

      0.741ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_380 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.751ns skew requirement (totaling 2.751ns) by 2.010ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.218      R7C15C.Q1 to      R7C14D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C14D.A0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     0.289      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    0.741   (31.6% logic, 68.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C17C.C0 n10095
CTOF_DEL    ---     0.177      R7C17C.C0 to      R7C17C.F0 SLICE_543
ROUTE         2     0.616      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.312   (26.5% logic, 73.5% route), 5 logic levels.


Error: The following path exceeds requirements by 1.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i3  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               0.748ns  (31.3% logic, 68.7% route), 2 logic levels.

 Constraint Details:

      0.748ns physical path delay i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_380 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint less
     -2.751ns skew requirement (totaling 2.677ns) by 1.929ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14D.CLK to      R7C14D.Q1 i2c_slave_top/SLICE_291 (from clk_25mhz_c)
ROUTE         3     0.225      R7C14D.Q1 to      R7C14D.B0 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.101      R7C14D.B0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     0.289      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    0.748   (31.3% logic, 68.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C14D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C17C.C0 n10095
CTOF_DEL    ---     0.177      R7C17C.C0 to      R7C17C.F0 SLICE_543
ROUTE         2     0.616      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.312   (26.5% logic, 73.5% route), 5 logic levels.


Error: The following path exceeds requirements by 1.502ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.249ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      1.249ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_380 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.751ns skew requirement (totaling 2.751ns) by 1.502ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.482     R13C15A.F1 to      R7C14D.C0 n10095
CTOF_DEL    ---     0.101      R7C14D.C0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     0.289      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.249   (26.8% logic, 73.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C17C.C0 n10095
CTOF_DEL    ---     0.177      R7C17C.C0 to      R7C17C.F0 SLICE_543
ROUTE         2     0.616      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.312   (26.5% logic, 73.5% route), 5 logic levels.


Error: The following path exceeds requirements by 0.878ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.244ns  (26.9% logic, 73.1% route), 3 logic levels.

 Constraint Details:

      1.244ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_380 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.122ns skew requirement (totaling 2.122ns) by 0.878ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.138     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.101     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.482     R13C15A.F1 to      R7C14D.C0 n10095
CTOF_DEL    ---     0.101      R7C14D.C0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     0.289      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.244   (26.9% logic, 73.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C17C.C0 n10095
CTOF_DEL    ---     0.177      R7C17C.C0 to      R7C17C.F0 SLICE_543
ROUTE         2     0.616      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.312   (26.5% logic, 73.5% route), 5 logic levels.


Error: The following path exceeds requirements by 0.657ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2913  (to i2c_slave_top/addr_i_7__N_592 +)

   Delay:               1.321ns  (25.4% logic, 74.6% route), 3 logic levels.

 Constraint Details:

      1.321ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_380 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.978ns skew requirement (totaling 1.978ns) by 0.657ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.215     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.101     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.482     R13C15A.F1 to      R7C14D.C0 n10095
CTOF_DEL    ---     0.101      R7C14D.C0 to      R7C14D.F0 i2c_slave_top/SLICE_291
ROUTE         2     0.289      R7C14D.F0 to    R12C14C.LSR i2c_slave_top/addr_i_7__N_618 (to i2c_slave_top/addr_i_7__N_592)
                  --------
                    1.321   (25.4% logic, 74.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C17C.C0 n10095
CTOF_DEL    ---     0.177      R7C17C.C0 to      R7C17C.F0 SLICE_543
ROUTE         2     0.616      R7C17C.F0 to    R12C14C.CLK i2c_slave_top/addr_i_7__N_592
                  --------
                    4.312   (26.5% logic, 73.5% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               0.641ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      0.641ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.617ns skew requirement (totaling 2.617ns) by 1.976ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.148      R7C15C.Q0 to      R7C15D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C15D.C0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.259      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    0.641   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.648     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.177      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.356      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.178   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.910ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i2  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               0.633ns  (37.0% logic, 63.0% route), 2 logic levels.

 Constraint Details:

      0.633ns physical path delay i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_377 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint less
     -2.617ns skew requirement (totaling 2.543ns) by 1.910ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_291 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14D.CLK to      R7C14D.Q0 i2c_slave_top/SLICE_291 (from clk_25mhz_c)
ROUTE         3     0.140      R7C14D.Q0 to      R7C15D.D0 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.101      R7C15D.D0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.259      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    0.633   (37.0% logic, 63.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C14D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.648     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.177      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.356      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.178   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.896ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               0.721ns  (32.5% logic, 67.5% route), 2 logic levels.

 Constraint Details:

      0.721ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.617ns skew requirement (totaling 2.617ns) by 1.896ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.228      R7C15C.Q1 to      R7C15D.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C15D.A0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.259      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    0.721   (32.5% logic, 67.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.648     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.177      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.356      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.178   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.311ns  (25.6% logic, 74.4% route), 3 logic levels.

 Constraint Details:

      1.311ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_377 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.617ns skew requirement (totaling 2.617ns) by 1.306ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.574     R13C15A.F1 to      R7C15D.B0 n10095
CTOF_DEL    ---     0.101      R7C15D.B0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.259      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.311   (25.6% logic, 74.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.648     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.177      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.356      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.178   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.682ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.306ns  (25.7% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      1.306ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_377 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.988ns skew requirement (totaling 1.988ns) by 0.682ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.138     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.101     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.574     R13C15A.F1 to      R7C15D.B0 n10095
CTOF_DEL    ---     0.101      R7C15D.B0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.259      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.306   (25.7% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.648     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.177      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.356      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.178   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.461ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2909  (to i2c_slave_top/addr_i_7__N_593 +)

   Delay:               1.383ns  (24.2% logic, 75.8% route), 3 logic levels.

 Constraint Details:

      1.383ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_377 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.844ns skew requirement (totaling 1.844ns) by 0.461ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.215     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.101     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.574     R13C15A.F1 to      R7C15D.B0 n10095
CTOF_DEL    ---     0.101      R7C15D.B0 to      R7C15D.F0 SLICE_536
ROUTE         2     0.259      R7C15D.F0 to     R6C15C.LSR i2c_slave_top/addr_i_7__N_621 (to i2c_slave_top/addr_i_7__N_593)
                  --------
                    1.383   (24.2% logic, 75.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.648     R13C15A.F1 to      R7C15D.B1 n10095
CTOF_DEL    ---     0.177      R7C15D.B1 to      R7C15D.F1 SLICE_536
ROUTE         2     0.356      R7C15D.F1 to     R6C15C.CLK i2c_slave_top/addr_i_7__N_593
                  --------
                    4.178   (27.4% logic, 72.6% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.423ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               1.043ns  (22.4% logic, 77.6% route), 2 logic levels.

 Constraint Details:

      1.043ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.466ns skew requirement (totaling 2.466ns) by 1.423ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.234      R7C15C.Q1 to      R7C17C.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C17C.A1 to      R7C17C.F1 SLICE_543
ROUTE         2     0.575      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    1.043   (22.4% logic, 77.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16A.C0 n10095
CTOF_DEL    ---     0.177      R7C16A.C0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.331      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    4.027   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.420ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               1.046ns  (22.4% logic, 77.6% route), 2 logic levels.

 Constraint Details:

      1.046ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.466ns skew requirement (totaling 2.466ns) by 1.420ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.237      R7C15C.Q0 to      R7C17C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C17C.D1 to      R7C17C.F1 SLICE_543
ROUTE         2     0.575      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    1.046   (22.4% logic, 77.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16A.C0 n10095
CTOF_DEL    ---     0.177      R7C16A.C0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.331      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    4.027   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.356ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i6  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               1.036ns  (22.6% logic, 77.4% route), 2 logic levels.

 Constraint Details:

      1.036ns physical path delay i2c_slave_top/SLICE_293 to i2c_slave_top/registers/SLICE_389 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint less
     -2.466ns skew requirement (totaling 2.392ns) by 1.356ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_293 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C16A.CLK to      R7C16A.Q0 i2c_slave_top/SLICE_293 (from clk_25mhz_c)
ROUTE         3     0.227      R7C16A.Q0 to      R7C17C.B1 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.101      R7C17C.B1 to      R7C17C.F1 SLICE_543
ROUTE         2     0.575      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    1.036   (22.6% logic, 77.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C16A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16A.C0 n10095
CTOF_DEL    ---     0.177      R7C16A.C0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.331      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    4.027   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               1.363ns  (24.6% logic, 75.4% route), 3 logic levels.

 Constraint Details:

      1.363ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_389 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.466ns skew requirement (totaling 2.466ns) by 1.103ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C17C.C1 n10095
CTOF_DEL    ---     0.101      R7C17C.C1 to      R7C17C.F1 SLICE_543
ROUTE         2     0.575      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    1.363   (24.6% logic, 75.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16A.C0 n10095
CTOF_DEL    ---     0.177      R7C16A.C0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.331      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    4.027   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               1.358ns  (24.7% logic, 75.3% route), 3 logic levels.

 Constraint Details:

      1.358ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_389 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.837ns skew requirement (totaling 1.837ns) by 0.479ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.138     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.101     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C17C.C1 n10095
CTOF_DEL    ---     0.101      R7C17C.C1 to      R7C17C.F1 SLICE_543
ROUTE         2     0.575      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    1.358   (24.7% logic, 75.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16A.C0 n10095
CTOF_DEL    ---     0.177      R7C16A.C0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.331      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    4.027   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2925  (to i2c_slave_top/addr_i_7__N_589 +)

   Delay:               1.435ns  (23.3% logic, 76.7% route), 3 logic levels.

 Constraint Details:

      1.435ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_389 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.693ns skew requirement (totaling 1.693ns) by 0.258ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.215     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.101     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C17C.C1 n10095
CTOF_DEL    ---     0.101      R7C17C.C1 to      R7C17C.F1 SLICE_543
ROUTE         2     0.575      R7C17C.F1 to     R9C16D.LSR i2c_slave_top/addr_i_7__N_609 (to i2c_slave_top/addr_i_7__N_589)
                  --------
                    1.435   (23.3% logic, 76.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16A.C0 n10095
CTOF_DEL    ---     0.177      R7C16A.C0 to      R7C16A.F0 i2c_slave_top/SLICE_293
ROUTE         2     0.331      R7C16A.F0 to     R9C16D.CLK i2c_slave_top/addr_i_7__N_589
                  --------
                    4.027   (28.4% logic, 71.6% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               0.671ns  (34.9% logic, 65.1% route), 2 logic levels.

 Constraint Details:

      0.671ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.619ns skew requirement (totaling 2.619ns) by 1.948ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.148      R7C15C.Q0 to      R7C16D.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R7C16D.D1 to      R7C16D.F1 SLICE_537
ROUTE         2     0.289      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    0.671   (34.9% logic, 65.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16D.C0 n10095
CTOF_DEL    ---     0.177      R7C16D.C0 to      R7C16D.F0 SLICE_537
ROUTE         2     0.484      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    4.180   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               0.757ns  (30.9% logic, 69.1% route), 2 logic levels.

 Constraint Details:

      0.757ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.619ns skew requirement (totaling 2.619ns) by 1.862ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.234      R7C15C.Q1 to      R7C16D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R7C16D.A1 to      R7C16D.F1 SLICE_537
ROUTE         2     0.289      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    0.757   (30.9% logic, 69.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16D.C0 n10095
CTOF_DEL    ---     0.177      R7C16D.C0 to      R7C16D.F0 SLICE_537
ROUTE         2     0.484      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    4.180   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.793ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               0.752ns  (31.1% logic, 68.9% route), 2 logic levels.

 Constraint Details:

      0.752ns physical path delay i2c_slave_top/SLICE_293 to i2c_slave_top/registers/SLICE_392 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint less
     -2.619ns skew requirement (totaling 2.545ns) by 1.793ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_293 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C16A.CLK to      R7C16A.Q1 i2c_slave_top/SLICE_293 (from clk_25mhz_c)
ROUTE         3     0.229      R7C16A.Q1 to      R7C16D.B1 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.101      R7C16D.B1 to      R7C16D.F1 SLICE_537
ROUTE         2     0.289      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    0.752   (31.1% logic, 68.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C16A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16D.C0 n10095
CTOF_DEL    ---     0.177      R7C16D.C0 to      R7C16D.F0 SLICE_537
ROUTE         2     0.484      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    4.180   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 1.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               1.077ns  (31.1% logic, 68.9% route), 3 logic levels.

 Constraint Details:

      1.077ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_392 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.619ns skew requirement (totaling 2.619ns) by 1.542ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C16D.C1 n10095
CTOF_DEL    ---     0.101      R7C16D.C1 to      R7C16D.F1 SLICE_537
ROUTE         2     0.289      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    1.077   (31.1% logic, 68.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16D.C0 n10095
CTOF_DEL    ---     0.177      R7C16D.C0 to      R7C16D.F0 SLICE_537
ROUTE         2     0.484      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    4.180   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               1.072ns  (31.3% logic, 68.8% route), 3 logic levels.

 Constraint Details:

      1.072ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_392 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.990ns skew requirement (totaling 1.990ns) by 0.918ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.138     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.101     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C16D.C1 n10095
CTOF_DEL    ---     0.101      R7C16D.C1 to      R7C16D.F1 SLICE_537
ROUTE         2     0.289      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    1.072   (31.3% logic, 68.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16D.C0 n10095
CTOF_DEL    ---     0.177      R7C16D.C0 to      R7C16D.F0 SLICE_537
ROUTE         2     0.484      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    4.180   (27.4% logic, 72.6% route), 5 logic levels.


Error: The following path exceeds requirements by 0.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2929  (to i2c_slave_top/addr_i_7__N_586 +)

   Delay:               1.149ns  (29.2% logic, 70.8% route), 3 logic levels.

 Constraint Details:

      1.149ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_392 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.846ns skew requirement (totaling 1.846ns) by 0.697ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.215     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.101     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.310     R13C15A.F1 to      R7C16D.C1 n10095
CTOF_DEL    ---     0.101      R7C16D.C1 to      R7C16D.F1 SLICE_537
ROUTE         2     0.289      R7C16D.F1 to    R11C16B.LSR i2c_slave_top/addr_i_7__N_596 (to i2c_slave_top/addr_i_7__N_586)
                  --------
                    1.149   (29.2% logic, 70.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.522     R13C15A.F1 to      R7C16D.C0 n10095
CTOF_DEL    ---     0.177      R7C16D.C0 to      R7C16D.F0 SLICE_537
ROUTE         2     0.484      R7C16D.F0 to    R11C16B.CLK i2c_slave_top/addr_i_7__N_586
                  --------
                    4.180   (27.4% logic, 72.6% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_11"></A>Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.638ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i0  (from clk_25mhz_c -)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               0.861ns  (27.2% logic, 72.8% route), 2 logic levels.

 Constraint Details:

      0.861ns physical path delay i2c_slave_top/SLICE_290 to i2c_slave_top/registers/SLICE_371 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.074ns delay constraint less
     -2.573ns skew requirement (totaling 2.499ns) by 1.638ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_290 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15B.CLK to      R7C15B.Q0 i2c_slave_top/SLICE_290 (from clk_25mhz_c)
ROUTE         3     0.140      R7C15B.Q0 to      R5C15A.D0 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.101      R5C15A.D0 to      R5C15A.F0 SLICE_538
ROUTE         2     0.487      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    0.861   (27.2% logic, 72.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15B.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.494     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.177      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     0.466      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.134   (27.7% logic, 72.3% route), 5 logic levels.


Error: The following path exceeds requirements by 1.630ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               0.943ns  (24.8% logic, 75.2% route), 2 logic levels.

 Constraint Details:

      0.943ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.573ns skew requirement (totaling 2.573ns) by 1.630ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        17     0.222      R7C15C.Q0 to      R5C15A.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101      R5C15A.A0 to      R5C15A.F0 SLICE_538
ROUTE         2     0.487      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    0.943   (24.8% logic, 75.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.494     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.177      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     0.466      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.134   (27.7% logic, 72.3% route), 5 logic levels.


Error: The following path exceeds requirements by 1.537ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.036ns  (22.6% logic, 77.4% route), 2 logic levels.

 Constraint Details:

      1.036ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.573ns skew requirement (totaling 2.573ns) by 1.537ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336 (from clk_25mhz_c)
ROUTE        18     0.315      R7C15C.Q1 to      R5C15A.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101      R5C15A.B0 to      R5C15A.F0 SLICE_538
ROUTE         2     0.487      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.036   (22.6% logic, 77.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R7C15C.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.494     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.177      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     0.466      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.134   (27.7% logic, 72.3% route), 5 logic levels.


Error: The following path exceeds requirements by 1.196ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.377ns  (24.3% logic, 75.7% route), 3 logic levels.

 Constraint Details:

      1.377ns physical path delay SLICE_176 to i2c_slave_top/registers/SLICE_371 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.573ns skew requirement (totaling 2.573ns) by 1.196ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.412     R13C15A.F1 to      R5C15A.C0 n10095
CTOF_DEL    ---     0.101      R5C15A.C0 to      R5C15A.F0 SLICE_538
ROUTE         2     0.487      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.377   (24.3% logic, 75.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.494     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.177      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     0.466      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.134   (27.7% logic, 72.3% route), 5 logic levels.


Error: The following path exceeds requirements by 0.572ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.372ns  (24.4% logic, 75.6% route), 3 logic levels.

 Constraint Details:

      1.372ns physical path delay SLICE_447 to i2c_slave_top/registers/SLICE_371 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.944ns skew requirement (totaling 1.944ns) by 0.572ns

 Physical Path Details:

      Data path SLICE_447 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15C.CLK to     R13C15C.Q0 SLICE_447 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        12     0.138     R13C15C.Q0 to     R13C15A.D1 stop_detect_i
CTOF_DEL    ---     0.101     R13C15A.D1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.412     R13C15A.F1 to      R5C15A.C0 n10095
CTOF_DEL    ---     0.101      R5C15A.C0 to      R5C15A.F0 SLICE_538
ROUTE         2     0.487      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.372   (24.4% logic, 75.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.494     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.177      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     0.466      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.134   (27.7% logic, 72.3% route), 5 logic levels.


Error: The following path exceeds requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i2901  (to i2c_slave_top/addr_i_7__N_595 +)

   Delay:               1.449ns  (23.1% logic, 76.9% route), 3 logic levels.

 Constraint Details:

      1.449ns physical path delay SLICE_444 to i2c_slave_top/registers/SLICE_371 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.800ns skew requirement (totaling 1.800ns) by 0.351ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.215     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.101     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.412     R13C15A.F1 to      R5C15A.C0 n10095
CTOF_DEL    ---     0.101      R5C15A.C0 to      R5C15A.F0 SLICE_538
ROUTE         2     0.487      R5C15A.F0 to     R9C14D.LSR i2c_slave_top/addr_i_7__N_627 (to i2c_slave_top/addr_i_7__N_595)
                  --------
                    1.449   (23.1% logic, 76.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/registers/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
REG_DEL     ---     0.154    R13C15B.CLK to     R13C15B.Q0 SLICE_444
ROUTE         8     0.332     R13C15B.Q0 to     R13C15A.A1 reset_n
CTOF_DEL    ---     0.177     R13C15A.A1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.494     R13C15A.F1 to      R5C15A.C1 n10095
CTOF_DEL    ---     0.177      R5C15A.C1 to      R5C15A.F1 SLICE_538
ROUTE         2     0.466      R5C15A.F1 to     R9C14D.CLK i2c_slave_top/addr_i_7__N_595
                  --------
                    4.134   (27.7% logic, 72.3% route), 5 logic levels.


================================================================================
<A name="par_twr_pref_1_12"></A>Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.874ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               0.730ns  (32.1% logic, 67.9% route), 2 logic levels.

 Constraint Details:

      0.730ns physical path delay SLICE_444 to SLICE_447 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      0.144ns skew requirement (totaling -0.144ns) by 0.874ns

 Physical Path Details:

      Data path SLICE_444 to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.236     R13C15B.Q0 to     R13C13B.B1 reset_n
CTOF_DEL    ---     0.101     R13C13B.B1 to     R13C13B.F1 SLICE_557
ROUTE         2     0.260     R13C13B.F1 to    R13C15C.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    0.730   (32.1% logic, 67.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.


Passed: The following path meets requirements by 1.070ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_34  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               0.934ns  (25.1% logic, 74.9% route), 2 logic levels.

 Constraint Details:

      0.934ns physical path delay SLICE_444 to i2c_slave_top/i2cslave_controller_top/SLICE_326 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.049ns delay constraint less
      0.087ns skew requirement (totaling -0.136ns) by 1.070ns

 Physical Path Details:

      Data path SLICE_444 to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15B.CLK to     R13C15B.Q0 SLICE_444 (from reset_generator/clk_d2)
ROUTE         8     0.236     R13C15B.Q0 to     R13C13B.B1 reset_n
CTOF_DEL    ---     0.101     R13C13B.B1 to     R13C13B.F1 SLICE_557
ROUTE         2     0.464     R13C13B.F1 to    R13C17B.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    0.934   (25.1% logic, 74.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R4C15A.CLK clk_25mhz_c
REG_DEL     ---     0.154     R4C15A.CLK to      R4C15A.Q0 SLICE_441
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    2.334   (27.2% logic, 72.8% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.532     R12C17A.Q0 to    R13C17B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.247   (28.3% logic, 71.7% route), 2 logic levels.


Passed: The following path meets requirements by 1.108ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               1.718ns  (13.6% logic, 86.4% route), 2 logic levels.

 Constraint Details:

      1.718ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 to SLICE_447 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.629ns skew requirement (totaling 0.610ns) by 1.108ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 (from clk_25mhz_c)
ROUTE        26     1.216      R6C14D.Q0 to     R13C17B.A0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.101     R13C17B.A0 to     R13C17B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_326
ROUTE         2     0.268     R13C17B.F0 to     R13C15C.M0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.718   (13.6% logic, 86.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.


Passed: The following path meets requirements by 1.963ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               1.089ns  (21.5% logic, 78.5% route), 2 logic levels.

 Constraint Details:

      1.089ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 to SLICE_447 meets
      (delay constraint based on source clock period of 10.762ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      0.874ns skew requirement (totaling -0.874ns) by 1.963ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C21D.CLK to     R13C21D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     0.595     R13C21D.Q0 to     R13C13B.D1 reset_bus_i
CTOF_DEL    ---     0.101     R13C13B.D1 to     R13C13B.F1 SLICE_557
ROUTE         2     0.260     R13C13B.F1 to    R13C15C.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.089   (21.5% logic, 78.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R13C21D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.

      Destination Clock Path clk_25mhz to SLICE_447:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.475     R12C17A.Q0 to    R13C15C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.190   (29.0% logic, 71.0% route), 2 logic levels.


Passed: The following path meets requirements by 2.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               1.452ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      1.452ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 to i2c_slave_top/i2cslave_controller_top/SLICE_326 meets
      (delay constraint based on source clock period of 6.086ns and destination clock period of 2.969ns)
     -0.013ns DIN_HLD and
     -1.633ns delay constraint less
     -0.686ns skew requirement (totaling -0.960ns) by 2.412ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312 (from clk_25mhz_c)
ROUTE        26     1.216      R6C14D.Q0 to     R13C17B.A0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.101     R13C17B.A0 to     R13C17B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_326
ROUTE         2     0.002     R13C17B.F0 to    R13C17B.DI0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.452   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.532     R12C17A.Q0 to    R13C17B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.247   (28.3% logic, 71.7% route), 2 logic levels.


Passed: The following path meets requirements by 2.481ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               1.293ns  (18.1% logic, 81.9% route), 2 logic levels.

 Constraint Details:

      1.293ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 to i2c_slave_top/i2cslave_controller_top/SLICE_326 meets
      (delay constraint based on source clock period of 10.762ns and destination clock period of 2.969ns)
      0.000ns LSRREC_HLD and
     -0.371ns delay constraint less
      0.817ns skew requirement (totaling -1.188ns) by 2.481ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C21D.CLK to     R13C21D.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     0.595     R13C21D.Q0 to     R13C13B.D1 reset_bus_i
CTOF_DEL    ---     0.101     R13C13B.D1 to     R13C13B.F1 SLICE_557
ROUTE         2     0.464     R13C13B.F1 to    R13C17B.LSR start_detect_i_N_339 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.293   (18.1% logic, 81.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R13C21D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
REG_DEL     ---     0.154    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333
ROUTE        12     0.532     R12C17A.Q0 to    R13C17B.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.247   (28.3% logic, 71.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_13"></A>Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;
            1202 items scored, 116 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i6  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.377ns  (62.1% logic, 37.9% route), 2 logic levels.

 Constraint Details:

      0.377ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_298 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.490ns) by 1.113ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333 (from clk_25mhz_c)
ROUTE        12     0.143     R12C17A.Q0 to     R11C17D.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
CTOF_DEL    ---     0.101     R11C17D.D0 to     R11C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_298
ROUTE         1     0.000     R11C17D.F0 to    R11C17D.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9350 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.377   (62.1% logic, 37.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R11C17D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.108ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i7  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.382ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_299 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.490ns) by 1.108ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333 (from clk_25mhz_c)
ROUTE        12     0.148     R12C17A.Q0 to     R12C19D.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
CTOF_DEL    ---     0.101     R12C19D.C0 to     R12C19D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_299
ROUTE         1     0.000     R12C19D.F0 to    R12C19D.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9353 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.382   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R12C19D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i3  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.461ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.490ns) by 1.029ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333 (from clk_25mhz_c)
ROUTE        12     0.227     R12C17A.Q0 to     R12C17D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
CTOF_DEL    ---     0.101     R12C17D.B0 to     R12C17D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295
ROUTE         1     0.000     R12C17D.F0 to    R12C17D.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9352 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.461   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R12C17D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.024ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i5  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.466ns  (50.2% logic, 49.8% route), 2 logic levels.

 Constraint Details:

      0.466ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_297 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.490ns) by 1.024ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333 (from clk_25mhz_c)
ROUTE        12     0.232     R12C17A.Q0 to     R11C17B.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
CTOF_DEL    ---     0.101     R11C17B.B0 to     R11C17B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_297
ROUTE         1     0.000     R11C17B.F0 to    R11C17B.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9351 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.466   (50.2% logic, 49.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R11C17B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg_749  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i8  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.567ns  (41.3% logic, 58.7% route), 2 logic levels.

 Constraint Details:

      0.567ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_300 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.490ns) by 0.923ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_333 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17A.CLK to     R12C17A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_333 (from clk_25mhz_c)
ROUTE        12     0.333     R12C17A.Q0 to     R12C18A.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
CTOF_DEL    ---     0.101     R12C18A.A0 to     R12C18A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_300
ROUTE         1     0.000     R12C18A.F0 to    R12C18A.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n9347 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.567   (41.3% logic, 58.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R12C17A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R12C18A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.888ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_wr_data_i_756  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.615ns  (38.0% logic, 62.0% route), 2 logic levels.

 Constraint Details:

      0.615ns physical path delay SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_334 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.503ns) by 0.888ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.238     R13C15A.F1 to    R13C12B.LSR n10095 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.615   (38.0% logic, 62.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R13C12B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i1  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i5

   Delay:               0.620ns  (37.7% logic, 62.3% route), 2 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_319 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.503ns) by 0.883ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.243     R13C15A.F1 to    R13C18B.LSR n10095 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.620   (37.7% logic, 62.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R13C18B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i0  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.620ns  (37.7% logic, 62.3% route), 2 logic levels.

 Constraint Details:

      0.620ns physical path delay SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_320 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.503ns) by 0.883ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.243     R13C15A.F1 to    R13C17C.LSR n10095 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.620   (37.7% logic, 62.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R13C17C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i1

   Delay:               0.644ns  (36.3% logic, 63.7% route), 2 logic levels.

 Constraint Details:

      0.644ns physical path delay SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_317 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.503ns) by 0.859ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.267     R13C15A.F1 to    R13C14A.LSR n10095 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.644   (36.3% logic, 63.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R13C14A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.849ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_25mhz_c +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i0  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.654ns  (35.8% logic, 64.2% route), 2 logic levels.

 Constraint Details:

      0.654ns physical path delay SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_316 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 10.762ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.503ns skew requirement (totaling 1.503ns) by 0.849ns

 Physical Path Details:

      Data path SLICE_176 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q0 SLICE_176 (from clk_25mhz_c)
ROUTE         3     0.143     R13C13A.Q0 to     R13C15A.C1 d_ff
CTOF_DEL    ---     0.101     R13C15A.C1 to     R13C15A.F1 SLICE_516
ROUTE        29     0.277     R13C15A.F1 to    R13C16B.LSR n10095 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.654   (35.8% logic, 64.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to    R13C13A.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R6C14D.CLK clk_25mhz_c
REG_DEL     ---     0.154     R6C14D.CLK to      R6C14D.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312
ROUTE        26     1.349      R6C14D.Q0 to    R13C16B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.064   (20.8% logic, 79.2% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_14"></A>Preference: FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz ;
            5 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d1_31  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d2_32  (to reset_generator/clk_d2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_442 to SLICE_442 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_442 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12B.CLK to      R7C12B.Q0 SLICE_442 (from reset_generator/clk_d2)
ROUTE         1     0.152      R7C12B.Q0 to      R7C12B.M1 reset_generator/in_d1 (to reset_generator/clk_d2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.096      R4C15A.Q0 to     R7C12B.CLK reset_generator/clk_d2
                  --------
                    1.096   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.096      R4C15A.Q0 to     R7C12B.CLK reset_generator/clk_d2
                  --------
                    1.096   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.575ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_32  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d3_33  (to reset_generator/clk_d2 +)

   Delay:               0.543ns  (24.5% logic, 75.5% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay SLICE_442 to SLICE_443 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.013ns skew requirement (totaling -0.032ns) by 0.575ns

 Physical Path Details:

      Data path SLICE_442 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12B.CLK to      R7C12B.Q1 SLICE_442 (from reset_generator/clk_d2)
ROUTE         2     0.410      R7C12B.Q1 to     R11C12B.M0 reset_generator/in_d2 (to reset_generator/clk_d2)
                  --------
                    0.543   (24.5% logic, 75.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.096      R4C15A.Q0 to     R7C12B.CLK reset_generator/clk_d2
                  --------
                    1.096   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.083      R4C15A.Q0 to    R11C12B.CLK reset_generator/clk_d2
                  --------
                    1.083   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_33  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_34  (to reset_generator/clk_d2 +)

   Delay:               0.654ns  (35.8% logic, 64.2% route), 2 logic levels.

 Constraint Details:

      0.654ns physical path delay SLICE_443 to SLICE_444 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.464ns skew requirement (totaling -0.488ns) by 1.142ns

 Physical Path Details:

      Data path SLICE_443 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C12B.CLK to     R11C12B.Q0 SLICE_443 (from reset_generator/clk_d2)
ROUTE         2     0.138     R11C12B.Q0 to     R11C12B.C0 reset_generator/in_d3
CTOF_DEL    ---     0.101     R11C12B.C0 to     R11C12B.F0 SLICE_443
ROUTE         1     0.282     R11C12B.F0 to     R13C15B.CE reset_generator/reset_n_N_3 (to reset_generator/clk_d2)
                  --------
                    0.654   (35.8% logic, 64.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.083      R4C15A.Q0 to    R11C12B.CLK reset_generator/clk_d2
                  --------
                    1.083   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    0.619   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_33  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_34  (to reset_generator/clk_d2 +)

   Delay:               0.678ns  (19.6% logic, 80.4% route), 1 logic levels.

 Constraint Details:

      0.678ns physical path delay SLICE_443 to SLICE_444 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.464ns skew requirement (totaling -0.483ns) by 1.161ns

 Physical Path Details:

      Data path SLICE_443 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C12B.CLK to     R11C12B.Q0 SLICE_443 (from reset_generator/clk_d2)
ROUTE         2     0.545     R11C12B.Q0 to     R13C15B.M0 reset_generator/in_d3 (to reset_generator/clk_d2)
                  --------
                    0.678   (19.6% logic, 80.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.083      R4C15A.Q0 to    R11C12B.CLK reset_generator/clk_d2
                  --------
                    1.083   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    0.619   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.373ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_32  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_34  (to reset_generator/clk_d2 +)

   Delay:               0.872ns  (26.8% logic, 73.2% route), 2 logic levels.

 Constraint Details:

      0.872ns physical path delay SLICE_442 to SLICE_444 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.477ns skew requirement (totaling -0.501ns) by 1.373ns

 Physical Path Details:

      Data path SLICE_442 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12B.CLK to      R7C12B.Q1 SLICE_442 (from reset_generator/clk_d2)
ROUTE         2     0.356      R7C12B.Q1 to     R11C12B.A0 reset_generator/in_d2
CTOF_DEL    ---     0.101     R11C12B.A0 to     R11C12B.F0 SLICE_443
ROUTE         1     0.282     R11C12B.F0 to     R13C15B.CE reset_generator/reset_n_N_3 (to reset_generator/clk_d2)
                  --------
                    0.872   (26.8% logic, 73.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_441 to SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.096      R4C15A.Q0 to     R7C12B.CLK reset_generator/clk_d2
                  --------
                    1.096   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_441 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.619      R4C15A.Q0 to    R13C15B.CLK reset_generator/clk_d2
                  --------
                    0.619   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_15"></A>Preference: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;
            332 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.826ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/data_ready_83  (from clk_25mhz_c +)
   Destination:    FF         Data in        adc_control/capture_state_i3  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i2

   Delay:               0.516ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      0.516ns physical path delay adc_control/SLICE_149 to adc_control/SLICE_148 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 3.822ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.366ns skew requirement (totaling 1.342ns) by 0.826ns

 Physical Path Details:

      Data path adc_control/SLICE_149 to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C9B.CLK to      R11C9B.Q0 adc_control/SLICE_149 (from clk_25mhz_c)
ROUTE         2     0.137      R11C9B.Q0 to      R12C9A.D1 adc_control/data_ready
CTOF_DEL    ---     0.101      R12C9A.D1 to      R12C9A.F1 adc_control/SLICE_530
ROUTE         2     0.145      R12C9A.F1 to      R12C9B.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    0.516   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to adc_control/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R11C9B.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to adc_control/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to      R9C2C.CLK clk_25mhz_c
REG_DEL     ---     0.154      R9C2C.CLK to       R9C2C.Q0 adc_control/SLICE_146
ROUTE        29     1.212       R9C2C.Q0 to     R12C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.927   (21.7% logic, 78.3% route), 2 logic levels.


Error: The following path exceeds requirements by 0.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/data_ready_83  (from clk_25mhz_c +)
   Destination:    FF         Data in        adc_control/capture_state_i1  (to adc_control/adc_sck_temp +)
                   FF                        adc_control/capture_state_i0

   Delay:               0.518ns  (45.2% logic, 54.8% route), 2 logic levels.

 Constraint Details:

      0.518ns physical path delay adc_control/SLICE_149 to adc_control/SLICE_147 exceeds
      (delay constraint based on source clock period of 6.086ns and destination clock period of 3.822ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.366ns skew requirement (totaling 1.342ns) by 0.824ns

 Physical Path Details:

      Data path adc_control/SLICE_149 to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C9B.CLK to      R11C9B.Q0 adc_control/SLICE_149 (from clk_25mhz_c)
ROUTE         2     0.137      R11C9B.Q0 to      R12C9A.D1 adc_control/data_ready
CTOF_DEL    ---     0.101      R12C9A.D1 to      R12C9A.F1 adc_control/SLICE_530
ROUTE         2     0.147      R12C9A.F1 to      R10C9B.CE adc_control/adc_sck_temp_enable_31 (to adc_control/adc_sck_temp)
                  --------
                    0.518   (45.2% logic, 54.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to adc_control/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to     R11C9B.CLK clk_25mhz_c
                  --------
                    1.561   (30.9% logic, 69.1% route), 1 logic levels.

      Destination Clock Path clk_25mhz to adc_control/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_25mhz
ROUTE       196     1.079        1.PADDI to      R9C2C.CLK clk_25mhz_c
REG_DEL     ---     0.154      R9C2C.CLK to       R9C2C.Q0 adc_control/SLICE_146
ROUTE        29     1.212       R9C2C.Q0 to     R10C9B.CLK adc_control/adc_sck_temp
                  --------
                    2.927   (21.7% logic, 78.3% route), 2 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i13  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/adc_voltage_data_temp_i13  (to adc_control/adc_sck_temp +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay adc_control/SLICE_165 to adc_control/SLICE_529 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path adc_control/SLICE_165 to adc_control/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9D.CLK to       R7C9D.Q0 adc_control/SLICE_165 (from adc_control/adc_sck_temp)
ROUTE         2     0.154       R7C9D.Q0 to       R7C9C.M1 adc_control/voltage_data_13 (to adc_control/adc_sck_temp)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C9D.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C9C.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i12  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/adc_voltage_data_temp_i12  (to adc_control/adc_sck_temp +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay adc_control/SLICE_164 to adc_control/SLICE_529 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path adc_control/SLICE_164 to adc_control/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9B.CLK to       R7C9B.Q0 adc_control/SLICE_164 (from adc_control/adc_sck_temp)
ROUTE         2     0.154       R7C9B.Q0 to       R7C9C.M0 adc_control/voltage_data_12 (to adc_control/adc_sck_temp)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C9B.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C9C.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i7  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/adc_voltage_data_temp_i7  (to adc_control/adc_sck_temp +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay adc_control/SLICE_160 to adc_control/SLICE_561 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path adc_control/SLICE_160 to adc_control/SLICE_561:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C10C.CLK to      R5C10C.Q1 adc_control/SLICE_160 (from adc_control/adc_sck_temp)
ROUTE         2     0.157      R5C10C.Q1 to      R5C10B.M1 adc_control/voltage_data_7 (to adc_control/adc_sck_temp)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to     R5C10C.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_561:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to     R5C10B.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i0  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i0  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_448 to SLICE_448 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_448 to SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9A.CLK to       R9C9A.Q0 SLICE_448 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R9C9A.Q0 to       R9C9A.A0 voltage_data_0
CTOF_DEL    ---     0.101       R9C9A.A0 to       R9C9A.F0 SLICE_448
ROUTE         1     0.000       R9C9A.F0 to      R9C9A.DI0 n9645 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R9C9A.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R9C9A.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i4  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i4  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_449 to SLICE_449 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_449 to SLICE_449:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8B.CLK to       R7C8B.Q0 SLICE_449 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R7C8B.Q0 to       R7C8B.A0 voltage_data_4
CTOF_DEL    ---     0.101       R7C8B.A0 to       R7C8B.F0 SLICE_449
ROUTE         1     0.000       R7C8B.F0 to      R7C8B.DI0 n9635 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to SLICE_449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C8B.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to SLICE_449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C8B.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i13  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i13  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_control/SLICE_165 to adc_control/SLICE_165 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_control/SLICE_165 to adc_control/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9D.CLK to       R7C9D.Q0 adc_control/SLICE_165 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R7C9D.Q0 to       R7C9D.A0 adc_control/voltage_data_13
CTOF_DEL    ---     0.101       R7C9D.A0 to       R7C9D.F0 adc_control/SLICE_165
ROUTE         1     0.000       R7C9D.F0 to      R7C9D.DI0 adc_control/n9644 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C9D.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C9D.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i1  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i1  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_control/SLICE_156 to adc_control/SLICE_156 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_control/SLICE_156 to adc_control/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8A.CLK to       R7C8A.Q0 adc_control/SLICE_156 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R7C8A.Q0 to       R7C8A.A0 adc_control/voltage_data_1
CTOF_DEL    ---     0.101       R7C8A.A0 to       R7C8A.F0 adc_control/SLICE_156
ROUTE         1     0.000       R7C8A.F0 to      R7C8A.DI0 adc_control/n9632 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C8A.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C8A.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_control/voltage_data_i12  (from adc_control/adc_sck_temp +)
   Destination:    FF         Data in        adc_control/voltage_data_i12  (to adc_control/adc_sck_temp +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_control/SLICE_164 to adc_control/SLICE_164 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_control/SLICE_164 to adc_control/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9B.CLK to       R7C9B.Q0 adc_control/SLICE_164 (from adc_control/adc_sck_temp)
ROUTE         2     0.132       R7C9B.Q0 to       R7C9B.A0 adc_control/voltage_data_12
CTOF_DEL    ---     0.101       R7C9B.A0 to       R7C9B.F0 adc_control/SLICE_164
ROUTE         1     0.000       R7C9B.F0 to      R7C9B.DI0 adc_control/n9643 (to adc_control/adc_sck_temp)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path adc_control/SLICE_146 to adc_control/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C9B.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path adc_control/SLICE_146 to adc_control/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.212       R9C2C.Q0 to      R7C9B.CLK adc_control/adc_sck_temp
                  --------
                    1.212   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_16"></A>Preference: FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i0  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_140 to heart_beat/SLICE_140 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_140 to heart_beat/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24A.CLK to     R12C24A.Q1 heart_beat/SLICE_140 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24A.Q1 to     R12C24A.A1 heart_beat/n8
CTOF_DEL    ---     0.101     R12C24A.A1 to     R12C24A.F1 heart_beat/SLICE_140
ROUTE         1     0.000     R12C24A.F1 to    R12C24A.DI1 heart_beat/n45 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.323      R6C25A.Q0 to    R12C24A.CLK heart_beat/prescale[15]
                  --------
                    1.323   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.323      R6C25A.Q0 to    R12C24A.CLK heart_beat/prescale[15]
                  --------
                    1.323   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i3  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_137 to heart_beat/SLICE_137 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_137 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24C.CLK to     R12C24C.Q0 heart_beat/SLICE_137 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24C.Q0 to     R12C24C.A0 heart_beat/n5_adj_1504
CTOF_DEL    ---     0.101     R12C24C.A0 to     R12C24C.F0 heart_beat/SLICE_137
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 heart_beat/n42 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24C.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24C.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i2  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_139 to heart_beat/SLICE_139 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_139 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24B.CLK to     R12C24B.Q1 heart_beat/SLICE_139 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24B.Q1 to     R12C24B.A1 heart_beat/n6_adj_1505
CTOF_DEL    ---     0.101     R12C24B.A1 to     R12C24B.F1 heart_beat/SLICE_139
ROUTE         1     0.000     R12C24B.F1 to    R12C24B.DI1 heart_beat/n43 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i4  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i4  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_137 to heart_beat/SLICE_137 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_137 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24C.CLK to     R12C24C.Q1 heart_beat/SLICE_137 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24C.Q1 to     R12C24C.A1 heart_beat/n4_adj_1503
CTOF_DEL    ---     0.101     R12C24C.A1 to     R12C24C.F1 heart_beat/SLICE_137
ROUTE         1     0.000     R12C24C.F1 to    R12C24C.DI1 heart_beat/n41 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24C.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24C.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i6  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i6  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_141 to heart_beat/SLICE_141 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_141 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24D.CLK to     R12C24D.Q1 heart_beat/SLICE_141 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24D.Q1 to     R12C24D.A1 heart_beat/n2_adj_1501
CTOF_DEL    ---     0.101     R12C24D.A1 to     R12C24D.F1 heart_beat/SLICE_141
ROUTE         1     0.000     R12C24D.F1 to    R12C24D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i5  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i5  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_141 to heart_beat/SLICE_141 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_141 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24D.CLK to     R12C24D.Q0 heart_beat/SLICE_141 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24D.Q0 to     R12C24D.A0 heart_beat/n3_adj_1502
CTOF_DEL    ---     0.101     R12C24D.A0 to     R12C24D.F0 heart_beat/SLICE_141
ROUTE         1     0.000     R12C24D.F0 to    R12C24D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i1  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_139 to heart_beat/SLICE_139 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_139 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24B.CLK to     R12C24B.Q0 heart_beat/SLICE_139 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24B.Q0 to     R12C24B.A0 heart_beat/n7_adj_1506
CTOF_DEL    ---     0.101     R12C24B.A0 to     R12C24B.F0 heart_beat/SLICE_139
ROUTE         1     0.000     R12C24B.F0 to    R12C24B.DI0 heart_beat/n44 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24B.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i7  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i7  (to heart_beat/prescale[15] +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay heart_beat/SLICE_132 to heart_beat/SLICE_132 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path heart_beat/SLICE_132 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C25A.CLK to     R12C25A.Q0 heart_beat/SLICE_132 (from heart_beat/prescale[15])
ROUTE         2     0.132     R12C25A.Q0 to     R12C25A.A0 heartbeat_n_c_7
CTOF_DEL    ---     0.101     R12C25A.A0 to     R12C25A.F0 heart_beat/SLICE_132
ROUTE         1     0.000     R12C25A.F0 to    R12C25A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.323      R6C25A.Q0 to    R12C25A.CLK heart_beat/prescale[15]
                  --------
                    1.323   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.323      R6C25A.Q0 to    R12C25A.CLK heart_beat/prescale[15]
                  --------
                    1.323   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i5  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i6  (to heart_beat/prescale[15] +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay heart_beat/SLICE_141 to heart_beat/SLICE_141 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path heart_beat/SLICE_141 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24D.CLK to     R12C24D.Q0 heart_beat/SLICE_141 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24D.Q0 to     R12C24D.A0 heart_beat/n3_adj_1502
CTOF1_DEL   ---     0.225     R12C24D.A0 to     R12C24D.F1 heart_beat/SLICE_141
ROUTE         1     0.000     R12C24D.F1 to    R12C24D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24D.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_1174_1298__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_1174_1298__i4  (to heart_beat/prescale[15] +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay heart_beat/SLICE_137 to heart_beat/SLICE_137 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path heart_beat/SLICE_137 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24C.CLK to     R12C24C.Q0 heart_beat/SLICE_137 (from heart_beat/prescale[15])
ROUTE         1     0.130     R12C24C.Q0 to     R12C24C.A0 heart_beat/n5_adj_1504
CTOF1_DEL   ---     0.225     R12C24C.A0 to     R12C24C.F1 heart_beat/SLICE_137
ROUTE         1     0.000     R12C24C.F1 to    R12C24C.DI1 heart_beat/n41 (to heart_beat/prescale[15])
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_128 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24C.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_128 to heart_beat/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.343      R6C25A.Q0 to    R12C24C.CLK heart_beat/prescale[15]
                  --------
                    1.343   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 164.312000  |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"driver_control/clk_count[3]" 55.630000 |             |             |
MHz ;                                   |     0.000 ns|    -1.228 ns|   1 *
                                        |             |             |
FREQUENCY NET "driver_control/sck_temp" |             |             |
328.623000 MHz ;                        |     0.000 ns|    -1.456 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/registers/data_vld_dly"  |             |             |
177.746000 MHz ;                        |     0.000 ns|    -0.941 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_594"         |             |             |
336.814000 MHz ;                        |     0.000 ns|    -1.689 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_590"         |             |             |
336.814000 MHz ;                        |     0.000 ns|    -1.765 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_591"         |             |             |
336.814000 MHz ;                        |     0.000 ns|    -1.750 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_592"         |             |             |
336.814000 MHz ;                        |     0.000 ns|    -2.087 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_593"         |             |             |
336.814000 MHz ;                        |     0.000 ns|    -1.976 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_589"         |             |             |
336.814000 MHz ;                        |     0.000 ns|    -1.423 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_586"         |             |             |
336.814000 MHz ;                        |     0.000 ns|    -1.948 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_595"         |             |             |
336.814000 MHz ;                        |     0.000 ns|    -1.638 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg"          |             |             |
336.814000 MHz ;                        |     0.000 ns|     0.874 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/f|             |             |
ilter_scl_inst/out_n" 92.920000 MHz ;   |     0.000 ns|    -1.113 ns|   2 *
                                        |             |             |
FREQUENCY NET "reset_generator/clk_d2"  |             |             |
444.247000 MHz ;                        |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"adc_control/adc_sck_temp" 261.643000   |             |             |
MHz ;                                   |     0.000 ns|    -0.826 ns|   2 *
                                        |             |             |
FREQUENCY NET "heart_beat/prescale[15]" |             |             |
269.760000 MHz ;                        |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


13 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10095">n10095</a>                                  |      29|     124|     30.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=d_ff">d_ff</a>                                    |       3|     104|     25.94%
                                        |        |        |
i2c_slave_top/i2cslave_controller_top/i2|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n10011">cslave_controller_u1/n10011</a>             |      15|      43|     10.72%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 17 clocks:

Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0   Loads: 4
   Covered under: FREQUENCY NET "reset_generator/clk_d2" 444.247000 MHz ;

Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_354.Q0   Loads: 20
   Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 9

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 177.746000 MHz ;   Transfers: 13

Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 336.814000 MHz ;   Transfers: 2

Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0   Loads: 26
   Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 2

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 92.920000 MHz ;   Transfers: 11

Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_595" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_594" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_593" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_592" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_591" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_590" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_589" 336.814000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_586" 336.814000 MHz ;   Transfers: 4

Clock Domain: heart_beat/prescale[15]   Source: SLICE_128.Q0   Loads: 6
   Covered under: FREQUENCY NET "heart_beat/prescale[15]" 269.760000 MHz ;

Clock Domain: driver_control/sck_temp   Source: driver_control/SLICE_278.Q0   Loads: 18
   Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_441.Q0
      Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;   Transfers: 1

   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "driver_control/sck_temp" 328.623000 MHz ;   Transfers: 19

Clock Domain: driver_control/clk_count[3]   Source: driver_control/SLICE_41.Q0   Loads: 56
   Covered under: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;

   Data transfers from:
   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "driver_control/clk_count[3]" 55.630000 MHz ;   Transfers: 98

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 196
   Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;

   Data transfers from:
   Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_354.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 18

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_333.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_312.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 28

   Clock Domain: i2c_slave_top/addr_i_7__N_595   Source: SLICE_538.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_594   Source: i2c_slave_top/SLICE_290.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_593   Source: SLICE_536.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_592   Source: SLICE_543.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_591   Source: SLICE_535.F1
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_590   Source: i2c_slave_top/SLICE_292.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_589   Source: i2c_slave_top/SLICE_293.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_586   Source: SLICE_537.F0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: driver_control/sck_temp   Source: driver_control/SLICE_278.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 1

   Clock Domain: driver_control/clk_count[3]   Source: driver_control/SLICE_41.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 26

   Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_146.Q0
      Covered under: FREQUENCY NET "clk_25mhz_c" 164.312000 MHz ;   Transfers: 16

Clock Domain: adc_control/adc_sck_temp   Source: adc_control/SLICE_146.Q0   Loads: 29
   Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;

   Data transfers from:
   Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD
      Covered under: FREQUENCY NET "adc_control/adc_sck_temp" 261.643000 MHz ;   Transfers: 1


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 401  Score: 236540
Cumulative negative slack: 236540

Constraints cover 18417 paths, 36 nets, and 3618 connections (98.77% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 9406 (setup), 401 (hold)
Score: 2597789448 (setup), 236540 (hold)
Cumulative negative slack: 2597997970 (2597761430+236540)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
