#OPTIONS:"|-layerid|0|-top|UniboardTop|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-divnmod|-nostructver|-I|/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl|-I|/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/|-I|/usr/local/diamond/3.4_x64/synpbase/lib|-v2001|-devicelib|/usr/local/diamond/3.4_x64/synpbase/lib/lucent/machxo2.v|-devicelib|/usr/local/diamond/3.4_x64/synpbase/lib/lucent/pmi_def.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv"
#CUR:"/usr/local/diamond/3.4_x64/synpbase/linux_a_64/c_ver":1415639436
#CUR:"/usr/local/diamond/3.4_x64/synpbase/lib/lucent/machxo2.v":1425003433
#CUR:"/usr/local/diamond/3.4_x64/synpbase/lib/lucent/pmi_def.v":1425003433
#CUR:"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/umr_capim.v":1415639098
#CUR:"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/scemi_objects.v":1415639098
#CUR:"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/scemi_pipes.svh":1415639098
#CUR:"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/hypermods.v":1415639098
#CUR:"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv":1451418357
#CUR:"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv":1451414603
#CUR:"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv":1451414608
#CUR:"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv":1451415683
0			"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv" verilog
1			"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv" verilog
2			"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv" verilog
3			"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv" verilog
#Dependency Lists(Uses List)
0 1
1 2
2 -1
3 2
#Dependency Lists(Users Of)
0 -1
1 0
2 3 1
3 -1
#Design Unit to File Association
module work PWMPeripheral 3
module work PWMGenerator 3
module work ClockDivider 2
module work ClockDividerP 2
module work UniboardTop 0
module work DummyPeripheral 0
module work ProtocolInterface 0
module work UARTTransmitter 1
module work UARTReceiver 1
