

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 03 22:54:31 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fir128_optimized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   59|   59|   60|   60|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |   33|   33|         4|          2|          1|    16|    yes   |
        |- MAC     |   22|   22|         7|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    432|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|       0|      0|
|Memory           |        0|      -|     552|     74|
|Multiplexer      |        -|      -|       -|    155|
|Register         |        -|      -|     441|     16|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     14|     993|    677|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+---+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+---------------------+---------+-------+---+----+
    |fir_mul_32s_5s_32_3_U1  |fir_mul_32s_5s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U0  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U2  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U3  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U4  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U5  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U6  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+
    |Total                   |                     |        0|     14|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |c_U            |fir_c            |        0|  40|  10|   128|    5|     1|          640|
    |shift_reg_6_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_7_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_5_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_4_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_3_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_2_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_1_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_0_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total          |                 |        0| 552|  74|   256|  261|     9|         4736|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |acc_1_1_fu_1026_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_2_fu_1030_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_3_fu_1035_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_4_fu_1051_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_5_fu_1055_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_6_fu_1060_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_fu_988_p2     |     +    |      0|  0|  32|          32|           1|
    |i_2_1_fu_466_p2     |     +    |      0|  0|   8|           8|           3|
    |i_2_2_fu_497_p2     |     +    |      0|  0|   8|           8|           3|
    |i_2_3_fu_528_p2     |     +    |      0|  0|   8|           8|           4|
    |i_2_4_fu_559_p2     |     +    |      0|  0|   8|           8|           4|
    |i_2_5_fu_590_p2     |     +    |      0|  0|   8|           8|           4|
    |i_2_6_fu_621_p2     |     +    |      0|  0|   8|           8|           4|
    |i_2_7_fu_652_p2     |     +    |      0|  0|   8|           8|           5|
    |i_2_fu_429_p2       |     +    |      0|  0|   8|           8|           2|
    |i_3_1_fu_738_p2     |     +    |      0|  0|   8|           8|           3|
    |i_3_2_fu_774_p2     |     +    |      0|  0|   8|           8|           3|
    |i_3_3_fu_786_p2     |     +    |      0|  0|   8|           8|           4|
    |i_3_4_fu_798_p2     |     +    |      0|  0|   8|           8|           4|
    |i_3_5_fu_810_p2     |     +    |      0|  0|   8|           8|           4|
    |i_3_6_fu_822_p2     |     +    |      0|  0|   8|           8|           4|
    |i_3_7_fu_834_p2     |     +    |      0|  0|   8|           8|           5|
    |i_3_fu_706_p2       |     +    |      0|  0|   8|           8|           2|
    |tmp1_fu_1080_p2     |     +    |      0|  0|  16|          32|          32|
    |y                   |     +    |      0|  0|  16|          32|          32|
    |tmp_1_fu_460_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_3_fu_584_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_1_fu_712_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_2_fu_748_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_3_fu_780_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_4_fu_792_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_5_fu_804_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_6_fu_816_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_7_fu_828_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_fu_615_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_5_fu_522_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_6_fu_680_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_7_fu_646_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_8_fu_553_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_fu_423_p2       |   icmp   |      0|  0|   3|           8|           1|
    |tmp_s_fu_491_p2     |   icmp   |      0|  0|   3|           8|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 432|         544|         331|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_lcssa_reg_401      |  64|          8|   32|        256|
    |ap_NS_fsm              |   1|          7|    1|          7|
    |ap_reg_ppiten_pp1_it1  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it6  |   1|          2|    1|          2|
    |i_1_reg_390            |   8|          2|    8|         16|
    |i_phi_fu_371_p4        |   8|          2|    8|         16|
    |i_reg_367              |   8|          2|    8|         16|
    |shift_reg_0_address0   |   4|          5|    4|         20|
    |shift_reg_0_d0         |  32|          3|   32|         96|
    |shift_reg_1_address0   |   4|          4|    4|         16|
    |shift_reg_2_address0   |   4|          4|    4|         16|
    |shift_reg_3_address0   |   4|          4|    4|         16|
    |shift_reg_4_address0   |   4|          4|    4|         16|
    |shift_reg_5_address0   |   4|          4|    4|         16|
    |shift_reg_6_address0   |   4|          4|    4|         16|
    |shift_reg_7_address0   |   4|          4|    4|         16|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 155|         61|  123|        543|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |acc_1_3_reg_1430                                |  32|   0|   32|          0|
    |acc_1_5_reg_1461                                |  32|   0|   32|          0|
    |acc_1_reg_1384                                  |  32|   0|   32|          0|
    |acc_lcssa_reg_401                               |  32|   0|   32|          0|
    |acc_reg_378                                     |   0|   0|   32|         32|
    |ap_CS_fsm                                       |   6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it3                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it4                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it5                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it6                           |   1|   0|    1|          0|
    |ap_reg_ppstg_i_3_5_reg_1259_pp1_it1             |   8|   0|    8|          0|
    |ap_reg_ppstg_shift_reg_0_addr_reg_1163_pp0_it1  |   4|   0|    4|          0|
    |ap_reg_ppstg_tmp_1_reg_1114_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_3_reg_1150_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_4_reg_1159_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_5_reg_1132_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_7_reg_1168_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_8_reg_1141_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_reg_1100_pp0_it1               |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_s_reg_1123_pp0_it1             |   1|   0|    1|          0|
    |i_1_reg_390                                     |   8|   0|    8|          0|
    |i_2_7_reg_1172                                  |   8|   0|    8|          0|
    |i_3_2_reg_1229                                  |   8|   0|    8|          0|
    |i_3_3_reg_1239                                  |   8|   0|    8|          0|
    |i_3_4_reg_1249                                  |   8|   0|    8|          0|
    |i_3_5_reg_1259                                  |   8|   0|    8|          0|
    |i_3_6_reg_1269                                  |   8|   0|    8|          0|
    |i_reg_367                                       |   8|   0|    8|          0|
    |shift_reg_0_addr_reg_1163                       |   4|   0|    4|          0|
    |shift_reg_1_addr_reg_1154                       |   4|   0|    4|          0|
    |shift_reg_2_addr_reg_1145                       |   4|   0|    4|          0|
    |shift_reg_3_addr_reg_1136                       |   4|   0|    4|          0|
    |shift_reg_4_addr_reg_1127                       |   4|   0|    4|          0|
    |shift_reg_5_addr_reg_1118                       |   4|   0|    4|          0|
    |shift_reg_6_addr_reg_1104                       |   4|   0|    4|          0|
    |tmp_1_reg_1114                                  |   1|   0|    1|          0|
    |tmp_26_reg_1177                                 |   5|   0|    5|          0|
    |tmp_3_reg_1150                                  |   1|   0|    1|          0|
    |tmp_4_1_reg_1201                                |   1|   0|    1|          0|
    |tmp_4_2_reg_1215                                |   1|   0|    1|          0|
    |tmp_4_3_reg_1235                                |   1|   0|    1|          0|
    |tmp_4_4_reg_1245                                |   1|   0|    1|          0|
    |tmp_4_5_reg_1255                                |   1|   0|    1|          0|
    |tmp_4_6_reg_1265                                |   1|   0|    1|          0|
    |tmp_4_7_reg_1275                                |   1|   0|    1|          0|
    |tmp_4_reg_1159                                  |   1|   0|    1|          0|
    |tmp_5_reg_1132                                  |   1|   0|    1|          0|
    |tmp_6_1_reg_1390                                |  32|   0|   32|          0|
    |tmp_6_2_reg_1395                                |  32|   0|   32|          0|
    |tmp_6_4_reg_1436                                |  32|   0|   32|          0|
    |tmp_6_5_reg_1441                                |  32|   0|   32|          0|
    |tmp_6_6_reg_1467                                |  32|   0|   32|          0|
    |tmp_6_reg_1187                                  |   1|   0|    1|          0|
    |tmp_7_reg_1168                                  |   1|   0|    1|          0|
    |tmp_8_reg_1141                                  |   1|   0|    1|          0|
    |tmp_9_reg_1109                                  |   5|   0|    5|          0|
    |tmp_reg_1100                                    |   1|   0|    1|          0|
    |tmp_s_reg_1123                                  |   1|   0|    1|          0|
    |acc_reg_378                                     |   0|   0|   32|         32|
    |i_3_6_reg_1269                                  |   0|   8|    8|          0|
    |tmp_4_1_reg_1201                                |   0|   1|    1|          0|
    |tmp_4_2_reg_1215                                |   0|   1|    1|          0|
    |tmp_4_3_reg_1235                                |   0|   1|    1|          0|
    |tmp_4_4_reg_1245                                |   0|   1|    1|          0|
    |tmp_4_5_reg_1255                                |   0|   1|    1|          0|
    |tmp_4_6_reg_1265                                |   0|   1|    1|          0|
    |tmp_4_7_reg_1275                                |   0|   1|    1|          0|
    |tmp_6_reg_1187                                  |   0|   1|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 441|  16|  521|         64|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

