--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml XCVR_TOP.twx XCVR_TOP.ncd -o XCVR_TOP.twr XCVR_TOP.pcf
-ucf XCVR_TOP.ucf

Design file:              XCVR_TOP.ncd
Physical constraint file: XCVR_TOP.pcf
Device,package,speed:     xc6vhx380t,ff1923,C,-2 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.141ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X46Y133.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y167.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y158.D4     net (fanout=3)        0.923   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y158.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y133.CE     net (fanout=3)        1.587   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y133.CLK    Tceck                 0.213   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.596ns logic, 2.510ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X46Y133.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y167.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y158.D4     net (fanout=3)        0.923   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y158.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y133.CE     net (fanout=3)        1.587   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y133.CLK    Tceck                 0.213   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.596ns logic, 2.510ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X46Y133.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y167.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y158.D4     net (fanout=3)        0.923   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y158.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y133.CE     net (fanout=3)        1.587   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y133.CLK    Tceck                 0.213   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.596ns logic, 2.510ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X59Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y167.DQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y158.A4     net (fanout=3)        0.533   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X62Y158.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y152.SR     net (fanout=2)        0.282   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y152.CLK    Tcksr       (-Th)    -0.070   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.219ns logic, 0.815ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X57Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y167.DQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y158.A4     net (fanout=3)        0.533   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X62Y158.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X57Y152.SR     net (fanout=2)        0.378   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X57Y152.CLK    Tcksr       (-Th)    -0.065   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.214ns logic, 0.911ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X57Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y167.DQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y158.A4     net (fanout=3)        0.533   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X62Y158.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X57Y152.SR     net (fanout=2)        0.378   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X57Y152.CLK    Tcksr       (-Th)    -0.065   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.214ns logic, 0.911ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.641ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X68Y167.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y167.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y167.D4     net (fanout=3)        0.265   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y167.CLK    Tas                   0.019   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.341ns logic, 0.265ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X68Y167.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y167.DQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y167.D4     net (fanout=3)        0.102   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y167.CLK    Tah         (-Th)     0.077   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.038ns logic, 0.102ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 3793 paths analyzed, 404 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X21Y104.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.458ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.423ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y152.CQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X58Y152.D3     net (fanout=1)        0.315   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X58Y152.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y126.C2     net (fanout=11)       1.877   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (0.744ns logic, 3.679ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.197ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.162ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y139.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X48Y135.D1     net (fanout=4)        0.678   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X48Y135.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y126.C1     net (fanout=11)       1.214   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.783ns logic, 3.379ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.150ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y139.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X48Y135.D3     net (fanout=4)        0.631   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X48Y135.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y126.C1     net (fanout=11)       1.214   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.783ns logic, 3.332ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X21Y104.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.458ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.423ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y152.CQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X58Y152.D3     net (fanout=1)        0.315   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X58Y152.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y126.C2     net (fanout=11)       1.877   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (0.744ns logic, 3.679ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.197ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.162ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y139.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X48Y135.D1     net (fanout=4)        0.678   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X48Y135.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y126.C1     net (fanout=11)       1.214   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.783ns logic, 3.379ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.150ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y139.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X48Y135.D3     net (fanout=4)        0.631   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X48Y135.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y126.C1     net (fanout=11)       1.214   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.783ns logic, 3.332ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X21Y104.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.458ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.423ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y152.CQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X58Y152.D3     net (fanout=1)        0.315   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X58Y152.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y126.C2     net (fanout=11)       1.877   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (0.744ns logic, 3.679ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.197ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.162ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y139.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X48Y135.D1     net (fanout=4)        0.678   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X48Y135.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y126.C1     net (fanout=11)       1.214   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.783ns logic, 3.379ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.150ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y139.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X48Y135.D3     net (fanout=4)        0.631   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X48Y135.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y126.C1     net (fanout=11)       1.214   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y126.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE
    SLICE_X21Y104.SR     net (fanout=7)        1.487   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<25>
    SLICE_X21Y104.CLK    Trck                  0.339   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.783ns logic, 3.332ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X43Y125.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.115ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y125.BQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X43Y125.B6     net (fanout=2)        0.092   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X43Y125.CLK    Tah         (-Th)     0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.058ns logic, 0.092ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X49Y125.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.102ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y125.BQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X49Y125.AX     net (fanout=1)        0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X49Y125.CLK    Tckdi       (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X44Y124.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.121ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y125.BQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X44Y124.B5     net (fanout=2)        0.118   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X44Y124.CLK    Tah         (-Th)     0.077   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.038ns logic, 0.118ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 507 paths analyzed, 475 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X49Y129.A3), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.491ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.456ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.BQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X50Y127.C2     net (fanout=2)        0.848   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X50Y127.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X50Y127.B3     net (fanout=1)        0.420   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X50Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X49Y128.B1     net (fanout=1)        0.630   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X49Y128.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X50Y129.B1     net (fanout=2)        0.556   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X50Y129.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X49Y129.A3     net (fanout=1)        0.415   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X49Y129.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (0.587ns logic, 2.869ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.297ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.262ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y125.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X46Y125.D2     net (fanout=1)        0.736   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X46Y125.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X49Y128.A1     net (fanout=1)        0.660   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X49Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_SW0
    SLICE_X49Y128.B3     net (fanout=1)        0.308   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N38
    SLICE_X49Y128.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X50Y129.B1     net (fanout=2)        0.556   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X50Y129.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X49Y129.A3     net (fanout=1)        0.415   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X49Y129.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.587ns logic, 2.675ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.054ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.019ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y128.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X50Y127.C3     net (fanout=1)        0.411   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X50Y127.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X50Y127.B3     net (fanout=1)        0.420   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X50Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X49Y128.B1     net (fanout=1)        0.630   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X49Y128.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X50Y129.B1     net (fanout=2)        0.556   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X50Y129.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X49Y129.A3     net (fanout=1)        0.415   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X49Y129.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.587ns logic, 2.432ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X49Y129.A6), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.969ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.934ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y127.BQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X50Y127.C2     net (fanout=2)        0.848   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X50Y127.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X50Y127.B3     net (fanout=1)        0.420   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X50Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X49Y128.B1     net (fanout=1)        0.630   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X49Y128.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y129.B4     net (fanout=2)        0.352   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X49Y129.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X49Y129.A6     net (fanout=1)        0.097   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X49Y129.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (0.587ns logic, 2.347ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.775ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.740ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y125.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X46Y125.D2     net (fanout=1)        0.736   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X46Y125.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X49Y128.A1     net (fanout=1)        0.660   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X49Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_SW0
    SLICE_X49Y128.B3     net (fanout=1)        0.308   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N38
    SLICE_X49Y128.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y129.B4     net (fanout=2)        0.352   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X49Y129.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X49Y129.A6     net (fanout=1)        0.097   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X49Y129.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.587ns logic, 2.153ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.532ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.497ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y128.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X50Y127.C3     net (fanout=1)        0.411   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X50Y127.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X50Y127.B3     net (fanout=1)        0.420   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X50Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X49Y128.B1     net (fanout=1)        0.630   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X49Y128.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y129.B4     net (fanout=2)        0.352   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X49Y129.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X49Y129.A6     net (fanout=1)        0.097   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X49Y129.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (0.587ns logic, 1.910ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X50Y128.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.647ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.647ns (Levels of Logic = 0)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y125.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iTRIGGER
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X50Y128.A4     net (fanout=20)       1.364   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (0.283ns logic, 1.364ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3835 paths analyzed, 569 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.361ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (SLICE_X51Y139.D2), 152 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.326ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOADO2  Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X41Y116.D1     net (fanout=1)        0.810   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<56>
    SLICE_X41Y116.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/iTRIG_IN<143>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X29Y116.C2     net (fanout=1)        0.678   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X29Y116.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/dout_tmp
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X28Y115.D3     net (fanout=1)        0.408   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X28Y115.CMUX   Topdc                 0.309   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X42Y127.B4     net (fanout=1)        0.976   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X42Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X51Y139.D2     net (fanout=1)        1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<3>
    SLICE_X51Y139.CLK    Tas                   0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (2.333ns logic, 3.993ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.326ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y23.DOADO7  Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X20Y116.A3     net (fanout=1)        0.738   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<25>
    SLICE_X20Y116.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X21Y116.C1     net (fanout=1)        0.428   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X21Y116.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X28Y115.D1     net (fanout=1)        0.730   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X28Y115.CMUX   Topdc                 0.309   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X42Y127.B4     net (fanout=1)        0.976   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X42Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X51Y139.D2     net (fanout=1)        1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<3>
    SLICE_X51Y139.CLK    Tas                   0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (2.333ns logic, 3.993ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.308ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y23.DOADO0  Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X21Y116.D3     net (fanout=1)        0.718   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<18>
    SLICE_X21Y116.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X21Y116.C2     net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X21Y116.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X28Y115.D1     net (fanout=1)        0.730   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X28Y115.CMUX   Topdc                 0.309   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X42Y127.B4     net (fanout=1)        0.976   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X42Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X51Y139.D2     net (fanout=1)        1.121   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<3>
    SLICE_X51Y139.CLK    Tas                   0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (2.333ns logic, 3.975ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (SLICE_X20Y105.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y185.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg
    SLICE_X20Y105.DI     net (fanout=15)       4.071   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<1>
    SLICE_X20Y105.CLK    Tds                   0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.458ns logic, 4.071ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (SLICE_X24Y104.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y185.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg
    SLICE_X24Y104.DI     net (fanout=15)       4.056   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<1>
    SLICE_X24Y104.CLK    Tds                   0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (0.458ns logic, 4.056ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X44Y129.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y129.BQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X44Y129.AX     net (fanout=1)        0.097   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X44Y129.CLK    Tckdi       (-Th)     0.089   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (SLICE_X51Y139.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y139.BQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X51Y139.D6     net (fanout=4)        0.050   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X51Y139.CLK    Tah         (-Th)     0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.058ns logic, 0.050ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO (SLICE_X50Y141.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y142.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE
    SLICE_X50Y141.D6     net (fanout=2)        0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/iSTAT_CNT<4>
    SLICE_X50Y141.CLK    Tah         (-Th)     0.077   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO_VEC<15>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO_next
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.021ns logic, 0.095ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y23.CLKARDCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0>
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0>
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X2Y44.RDCLK
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X49Y129.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.892ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.857ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y127.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y127.D1     net (fanout=1)        0.539   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y127.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y127.B6     net (fanout=2)        0.119   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X49Y128.B1     net (fanout=1)        0.630   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X49Y128.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X50Y129.B1     net (fanout=2)        0.556   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X50Y129.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW0
    SLICE_X49Y129.A3     net (fanout=1)        0.415   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N42
    SLICE_X49Y129.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.598ns logic, 2.259ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X49Y129.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.370ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.335ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y127.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y127.D1     net (fanout=1)        0.539   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y127.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y127.B6     net (fanout=2)        0.119   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y127.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X49Y128.B1     net (fanout=1)        0.630   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X49Y128.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y129.B4     net (fanout=2)        0.352   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X49Y129.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X49Y129.A6     net (fanout=1)        0.097   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X49Y129.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.598ns logic, 1.737ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X52Y127.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.240ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y127.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y127.D1     net (fanout=1)        0.539   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y127.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X52Y127.AX     net (fanout=2)        0.311   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X52Y127.CLK    Tdick                 0.000   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.355ns logic, 0.850ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y127.D1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.194ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y127.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y127.D1     net (fanout=1)        0.211   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y127.CLK    Tah         (-Th)     0.077   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.018ns logic, 0.211ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X52Y127.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.362ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y127.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y127.D1     net (fanout=1)        0.211   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y127.D      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X52Y127.AX     net (fanout=2)        0.146   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X52Y127.CLK    Tckdi       (-Th)     0.089   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.040ns logic, 0.357ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X49Y129.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.833ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.868ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y127.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y127.D1     net (fanout=1)        0.211   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y127.D      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y127.B6     net (fanout=2)        0.051   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y127.B      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X49Y128.B1     net (fanout=1)        0.250   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X49Y128.B      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y129.B4     net (fanout=2)        0.142   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X49Y129.B      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_SW1
    SLICE_X49Y129.A6     net (fanout=1)        0.038   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/N43
    SLICE_X49Y129.CLK    Tah         (-Th)     0.055   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.176ns logic, 0.692ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y127.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.624ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      -2.563ns (1.697 - 4.260)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y124.AMUX   Tshcko                0.357   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X51Y127.SR     net (fanout=9)        0.411   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iARM
    SLICE_X51Y127.CLK    Trck                  0.258   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.615ns logic, 0.411ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y127.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.627ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.627ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y133.CQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X45Y127.D2     net (fanout=8)        0.850   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X45Y127.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X48Y125.B1     net (fanout=1)        0.779   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X48Y125.BMUX   Tilo                  0.207   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y127.CLK    net (fanout=4)        0.408   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.590ns logic, 2.037ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.617ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y133.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X45Y127.D1     net (fanout=8)        0.840   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X45Y127.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X48Y125.B1     net (fanout=1)        0.779   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X48Y125.BMUX   Tilo                  0.207   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y127.CLK    net (fanout=4)        0.408   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.590ns logic, 2.027ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.614ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.614ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y152.CQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X58Y152.D3     net (fanout=1)        0.315   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X58Y152.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X48Y125.B5     net (fanout=11)       1.341   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X48Y125.BMUX   Tilo                  0.206   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y127.CLK    net (fanout=4)        0.408   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.550ns logic, 2.064ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y127.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.211ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      -0.809ns (1.453 - 2.262)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y124.AMUX   Tshcko                0.130   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X51Y127.SR     net (fanout=9)        0.197   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iARM
    SLICE_X51Y127.CLK    Tremck      (-Th)    -0.075   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.205ns logic, 0.197ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8170 paths, 0 nets, and 1546 connections

Design statistics:
   Minimum period:   6.361ns{1}   (Maximum frequency: 157.208MHz)
   Maximum path delay from/to any node:   3.141ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 19 23:26:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5222 MB



