
HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016ff4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f8c  08017198  08017198  00018198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018124  08018124  0001a2b8  2**0
                  CONTENTS
  4 .ARM          00000008  08018124  08018124  00019124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801812c  0801812c  0001a2b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0801812c  0801812c  0001912c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018138  08018138  00019138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002b8  20000000  0801813c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000dbe4  200002b8  080183f4  0001a2b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000de9c  080183f4  0001ae9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a2b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a071  00000000  00000000  0001a2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b88  00000000  00000000  00034359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001610  00000000  00000000  00037ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001113  00000000  00000000  000394f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000087d8  00000000  00000000  0003a60b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019ba9  00000000  00000000  00042de3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4328  00000000  00000000  0005c98c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  00100cb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c88  00000000  00000000  00100d2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  001079b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002b8 	.word	0x200002b8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801717c 	.word	0x0801717c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002bc 	.word	0x200002bc
 80001dc:	0801717c 	.word	0x0801717c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_d2uiz>:
 8000bac:	004a      	lsls	r2, r1, #1
 8000bae:	d211      	bcs.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb4:	d211      	bcs.n	8000bda <__aeabi_d2uiz+0x2e>
 8000bb6:	d50d      	bpl.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d40e      	bmi.n	8000be0 <__aeabi_d2uiz+0x34>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bde:	d102      	bne.n	8000be6 <__aeabi_d2uiz+0x3a>
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr

08000bec <__aeabi_ldivmod>:
 8000bec:	b97b      	cbnz	r3, 8000c0e <__aeabi_ldivmod+0x22>
 8000bee:	b972      	cbnz	r2, 8000c0e <__aeabi_ldivmod+0x22>
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	bfbe      	ittt	lt
 8000bf4:	2000      	movlt	r0, #0
 8000bf6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bfa:	e006      	blt.n	8000c0a <__aeabi_ldivmod+0x1e>
 8000bfc:	bf08      	it	eq
 8000bfe:	2800      	cmpeq	r0, #0
 8000c00:	bf1c      	itt	ne
 8000c02:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c06:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0a:	f000 b9b5 	b.w	8000f78 <__aeabi_idiv0>
 8000c0e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c12:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c16:	2900      	cmp	r1, #0
 8000c18:	db09      	blt.n	8000c2e <__aeabi_ldivmod+0x42>
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	db1a      	blt.n	8000c54 <__aeabi_ldivmod+0x68>
 8000c1e:	f000 f84d 	bl	8000cbc <__udivmoddi4>
 8000c22:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c2a:	b004      	add	sp, #16
 8000c2c:	4770      	bx	lr
 8000c2e:	4240      	negs	r0, r0
 8000c30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	db1b      	blt.n	8000c70 <__aeabi_ldivmod+0x84>
 8000c38:	f000 f840 	bl	8000cbc <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4240      	negs	r0, r0
 8000c48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c4c:	4252      	negs	r2, r2
 8000c4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c52:	4770      	bx	lr
 8000c54:	4252      	negs	r2, r2
 8000c56:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c5a:	f000 f82f 	bl	8000cbc <__udivmoddi4>
 8000c5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c66:	b004      	add	sp, #16
 8000c68:	4240      	negs	r0, r0
 8000c6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6e:	4770      	bx	lr
 8000c70:	4252      	negs	r2, r2
 8000c72:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c76:	f000 f821 	bl	8000cbc <__udivmoddi4>
 8000c7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c82:	b004      	add	sp, #16
 8000c84:	4252      	negs	r2, r2
 8000c86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_uldivmod>:
 8000c8c:	b953      	cbnz	r3, 8000ca4 <__aeabi_uldivmod+0x18>
 8000c8e:	b94a      	cbnz	r2, 8000ca4 <__aeabi_uldivmod+0x18>
 8000c90:	2900      	cmp	r1, #0
 8000c92:	bf08      	it	eq
 8000c94:	2800      	cmpeq	r0, #0
 8000c96:	bf1c      	itt	ne
 8000c98:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c9c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ca0:	f000 b96a 	b.w	8000f78 <__aeabi_idiv0>
 8000ca4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cac:	f000 f806 	bl	8000cbc <__udivmoddi4>
 8000cb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb8:	b004      	add	sp, #16
 8000cba:	4770      	bx	lr

08000cbc <__udivmoddi4>:
 8000cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc0:	9d08      	ldr	r5, [sp, #32]
 8000cc2:	460c      	mov	r4, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14e      	bne.n	8000d66 <__udivmoddi4+0xaa>
 8000cc8:	4694      	mov	ip, r2
 8000cca:	458c      	cmp	ip, r1
 8000ccc:	4686      	mov	lr, r0
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	d962      	bls.n	8000d9a <__udivmoddi4+0xde>
 8000cd4:	b14a      	cbz	r2, 8000cea <__udivmoddi4+0x2e>
 8000cd6:	f1c2 0320 	rsb	r3, r2, #32
 8000cda:	4091      	lsls	r1, r2
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce4:	4319      	orrs	r1, r3
 8000ce6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f f68c 	uxth.w	r6, ip
 8000cf2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cfa:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d02:	fb04 f106 	mul.w	r1, r4, r6
 8000d06:	4299      	cmp	r1, r3
 8000d08:	d90a      	bls.n	8000d20 <__udivmoddi4+0x64>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d12:	f080 8112 	bcs.w	8000f3a <__udivmoddi4+0x27e>
 8000d16:	4299      	cmp	r1, r3
 8000d18:	f240 810f 	bls.w	8000f3a <__udivmoddi4+0x27e>
 8000d1c:	3c02      	subs	r4, #2
 8000d1e:	4463      	add	r3, ip
 8000d20:	1a59      	subs	r1, r3, r1
 8000d22:	fa1f f38e 	uxth.w	r3, lr
 8000d26:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2a:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d32:	fb00 f606 	mul.w	r6, r0, r6
 8000d36:	429e      	cmp	r6, r3
 8000d38:	d90a      	bls.n	8000d50 <__udivmoddi4+0x94>
 8000d3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d42:	f080 80fc 	bcs.w	8000f3e <__udivmoddi4+0x282>
 8000d46:	429e      	cmp	r6, r3
 8000d48:	f240 80f9 	bls.w	8000f3e <__udivmoddi4+0x282>
 8000d4c:	4463      	add	r3, ip
 8000d4e:	3802      	subs	r0, #2
 8000d50:	1b9b      	subs	r3, r3, r6
 8000d52:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d56:	2100      	movs	r1, #0
 8000d58:	b11d      	cbz	r5, 8000d62 <__udivmoddi4+0xa6>
 8000d5a:	40d3      	lsrs	r3, r2
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	e9c5 3200 	strd	r3, r2, [r5]
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	428b      	cmp	r3, r1
 8000d68:	d905      	bls.n	8000d76 <__udivmoddi4+0xba>
 8000d6a:	b10d      	cbz	r5, 8000d70 <__udivmoddi4+0xb4>
 8000d6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d70:	2100      	movs	r1, #0
 8000d72:	4608      	mov	r0, r1
 8000d74:	e7f5      	b.n	8000d62 <__udivmoddi4+0xa6>
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	d146      	bne.n	8000e0c <__udivmoddi4+0x150>
 8000d7e:	42a3      	cmp	r3, r4
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xcc>
 8000d82:	4290      	cmp	r0, r2
 8000d84:	f0c0 80f0 	bcc.w	8000f68 <__udivmoddi4+0x2ac>
 8000d88:	1a86      	subs	r6, r0, r2
 8000d8a:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	2d00      	cmp	r5, #0
 8000d92:	d0e6      	beq.n	8000d62 <__udivmoddi4+0xa6>
 8000d94:	e9c5 6300 	strd	r6, r3, [r5]
 8000d98:	e7e3      	b.n	8000d62 <__udivmoddi4+0xa6>
 8000d9a:	2a00      	cmp	r2, #0
 8000d9c:	f040 8090 	bne.w	8000ec0 <__udivmoddi4+0x204>
 8000da0:	eba1 040c 	sub.w	r4, r1, ip
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	fa1f f78c 	uxth.w	r7, ip
 8000dac:	2101      	movs	r1, #1
 8000dae:	fbb4 f6f8 	udiv	r6, r4, r8
 8000db2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db6:	fb08 4416 	mls	r4, r8, r6, r4
 8000dba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dbe:	fb07 f006 	mul.w	r0, r7, r6
 8000dc2:	4298      	cmp	r0, r3
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x11c>
 8000dc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dca:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dce:	d202      	bcs.n	8000dd6 <__udivmoddi4+0x11a>
 8000dd0:	4298      	cmp	r0, r3
 8000dd2:	f200 80cd 	bhi.w	8000f70 <__udivmoddi4+0x2b4>
 8000dd6:	4626      	mov	r6, r4
 8000dd8:	1a1c      	subs	r4, r3, r0
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb4 f0f8 	udiv	r0, r4, r8
 8000de2:	fb08 4410 	mls	r4, r8, r0, r4
 8000de6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dea:	fb00 f707 	mul.w	r7, r0, r7
 8000dee:	429f      	cmp	r7, r3
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x148>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x146>
 8000dfc:	429f      	cmp	r7, r3
 8000dfe:	f200 80b0 	bhi.w	8000f62 <__udivmoddi4+0x2a6>
 8000e02:	4620      	mov	r0, r4
 8000e04:	1bdb      	subs	r3, r3, r7
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0x9c>
 8000e0c:	f1c1 0620 	rsb	r6, r1, #32
 8000e10:	408b      	lsls	r3, r1
 8000e12:	fa22 f706 	lsr.w	r7, r2, r6
 8000e16:	431f      	orrs	r7, r3
 8000e18:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e1c:	fa04 f301 	lsl.w	r3, r4, r1
 8000e20:	ea43 030c 	orr.w	r3, r3, ip
 8000e24:	40f4      	lsrs	r4, r6
 8000e26:	fa00 f801 	lsl.w	r8, r0, r1
 8000e2a:	0c38      	lsrs	r0, r7, #16
 8000e2c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e30:	fbb4 fef0 	udiv	lr, r4, r0
 8000e34:	fa1f fc87 	uxth.w	ip, r7
 8000e38:	fb00 441e 	mls	r4, r0, lr, r4
 8000e3c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e40:	fb0e f90c 	mul.w	r9, lr, ip
 8000e44:	45a1      	cmp	r9, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	d90a      	bls.n	8000e62 <__udivmoddi4+0x1a6>
 8000e4c:	193c      	adds	r4, r7, r4
 8000e4e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e52:	f080 8084 	bcs.w	8000f5e <__udivmoddi4+0x2a2>
 8000e56:	45a1      	cmp	r9, r4
 8000e58:	f240 8081 	bls.w	8000f5e <__udivmoddi4+0x2a2>
 8000e5c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e60:	443c      	add	r4, r7
 8000e62:	eba4 0409 	sub.w	r4, r4, r9
 8000e66:	fa1f f983 	uxth.w	r9, r3
 8000e6a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6e:	fb00 4413 	mls	r4, r0, r3, r4
 8000e72:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e76:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e7a:	45a4      	cmp	ip, r4
 8000e7c:	d907      	bls.n	8000e8e <__udivmoddi4+0x1d2>
 8000e7e:	193c      	adds	r4, r7, r4
 8000e80:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e84:	d267      	bcs.n	8000f56 <__udivmoddi4+0x29a>
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d965      	bls.n	8000f56 <__udivmoddi4+0x29a>
 8000e8a:	3b02      	subs	r3, #2
 8000e8c:	443c      	add	r4, r7
 8000e8e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e92:	fba0 9302 	umull	r9, r3, r0, r2
 8000e96:	eba4 040c 	sub.w	r4, r4, ip
 8000e9a:	429c      	cmp	r4, r3
 8000e9c:	46ce      	mov	lr, r9
 8000e9e:	469c      	mov	ip, r3
 8000ea0:	d351      	bcc.n	8000f46 <__udivmoddi4+0x28a>
 8000ea2:	d04e      	beq.n	8000f42 <__udivmoddi4+0x286>
 8000ea4:	b155      	cbz	r5, 8000ebc <__udivmoddi4+0x200>
 8000ea6:	ebb8 030e 	subs.w	r3, r8, lr
 8000eaa:	eb64 040c 	sbc.w	r4, r4, ip
 8000eae:	fa04 f606 	lsl.w	r6, r4, r6
 8000eb2:	40cb      	lsrs	r3, r1
 8000eb4:	431e      	orrs	r6, r3
 8000eb6:	40cc      	lsrs	r4, r1
 8000eb8:	e9c5 6400 	strd	r6, r4, [r5]
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	e750      	b.n	8000d62 <__udivmoddi4+0xa6>
 8000ec0:	f1c2 0320 	rsb	r3, r2, #32
 8000ec4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa24 f303 	lsr.w	r3, r4, r3
 8000ed0:	4094      	lsls	r4, r2
 8000ed2:	430c      	orrs	r4, r1
 8000ed4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000edc:	fa1f f78c 	uxth.w	r7, ip
 8000ee0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee4:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee8:	0c23      	lsrs	r3, r4, #16
 8000eea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eee:	fb00 f107 	mul.w	r1, r0, r7
 8000ef2:	4299      	cmp	r1, r3
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x24c>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000efe:	d22c      	bcs.n	8000f5a <__udivmoddi4+0x29e>
 8000f00:	4299      	cmp	r1, r3
 8000f02:	d92a      	bls.n	8000f5a <__udivmoddi4+0x29e>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1a5b      	subs	r3, r3, r1
 8000f0a:	b2a4      	uxth	r4, r4
 8000f0c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f10:	fb08 3311 	mls	r3, r8, r1, r3
 8000f14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f18:	fb01 f307 	mul.w	r3, r1, r7
 8000f1c:	42a3      	cmp	r3, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x276>
 8000f20:	eb1c 0404 	adds.w	r4, ip, r4
 8000f24:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f28:	d213      	bcs.n	8000f52 <__udivmoddi4+0x296>
 8000f2a:	42a3      	cmp	r3, r4
 8000f2c:	d911      	bls.n	8000f52 <__udivmoddi4+0x296>
 8000f2e:	3902      	subs	r1, #2
 8000f30:	4464      	add	r4, ip
 8000f32:	1ae4      	subs	r4, r4, r3
 8000f34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f38:	e739      	b.n	8000dae <__udivmoddi4+0xf2>
 8000f3a:	4604      	mov	r4, r0
 8000f3c:	e6f0      	b.n	8000d20 <__udivmoddi4+0x64>
 8000f3e:	4608      	mov	r0, r1
 8000f40:	e706      	b.n	8000d50 <__udivmoddi4+0x94>
 8000f42:	45c8      	cmp	r8, r9
 8000f44:	d2ae      	bcs.n	8000ea4 <__udivmoddi4+0x1e8>
 8000f46:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f4a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4e:	3801      	subs	r0, #1
 8000f50:	e7a8      	b.n	8000ea4 <__udivmoddi4+0x1e8>
 8000f52:	4631      	mov	r1, r6
 8000f54:	e7ed      	b.n	8000f32 <__udivmoddi4+0x276>
 8000f56:	4603      	mov	r3, r0
 8000f58:	e799      	b.n	8000e8e <__udivmoddi4+0x1d2>
 8000f5a:	4630      	mov	r0, r6
 8000f5c:	e7d4      	b.n	8000f08 <__udivmoddi4+0x24c>
 8000f5e:	46d6      	mov	lr, sl
 8000f60:	e77f      	b.n	8000e62 <__udivmoddi4+0x1a6>
 8000f62:	4463      	add	r3, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e74d      	b.n	8000e04 <__udivmoddi4+0x148>
 8000f68:	4606      	mov	r6, r0
 8000f6a:	4623      	mov	r3, r4
 8000f6c:	4608      	mov	r0, r1
 8000f6e:	e70f      	b.n	8000d90 <__udivmoddi4+0xd4>
 8000f70:	3e02      	subs	r6, #2
 8000f72:	4463      	add	r3, ip
 8000f74:	e730      	b.n	8000dd8 <__udivmoddi4+0x11c>
 8000f76:	bf00      	nop

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08a      	sub	sp, #40	@ 0x28
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8000f88:	f006 fa52 	bl	8007430 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8000f8c:	4b5a      	ldr	r3, [pc, #360]	@ (80010f8 <pvPortMallocMicroROS+0x17c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d101      	bne.n	8000f98 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8000f94:	f000 f986 	bl	80012a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000f98:	4b58      	ldr	r3, [pc, #352]	@ (80010fc <pvPortMallocMicroROS+0x180>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	f040 8090 	bne.w	80010c6 <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d01e      	beq.n	8000fea <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8000fac:	2208      	movs	r2, #8
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d015      	beq.n	8000fea <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f023 0307 	bic.w	r3, r3, #7
 8000fc4:	3308      	adds	r3, #8
 8000fc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d00b      	beq.n	8000fea <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fd6:	f383 8811 	msr	BASEPRI, r3
 8000fda:	f3bf 8f6f 	isb	sy
 8000fde:	f3bf 8f4f 	dsb	sy
 8000fe2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000fe4:	bf00      	nop
 8000fe6:	bf00      	nop
 8000fe8:	e7fd      	b.n	8000fe6 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d06a      	beq.n	80010c6 <pvPortMallocMicroROS+0x14a>
 8000ff0:	4b43      	ldr	r3, [pc, #268]	@ (8001100 <pvPortMallocMicroROS+0x184>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d865      	bhi.n	80010c6 <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8000ffa:	4b42      	ldr	r3, [pc, #264]	@ (8001104 <pvPortMallocMicroROS+0x188>)
 8000ffc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8000ffe:	4b41      	ldr	r3, [pc, #260]	@ (8001104 <pvPortMallocMicroROS+0x188>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001004:	e004      	b.n	8001010 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 8001006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001008:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800100a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	429a      	cmp	r2, r3
 8001018:	d903      	bls.n	8001022 <pvPortMallocMicroROS+0xa6>
 800101a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d1f1      	bne.n	8001006 <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001022:	4b35      	ldr	r3, [pc, #212]	@ (80010f8 <pvPortMallocMicroROS+0x17c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001028:	429a      	cmp	r2, r3
 800102a:	d04c      	beq.n	80010c6 <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800102c:	6a3b      	ldr	r3, [r7, #32]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2208      	movs	r2, #8
 8001032:	4413      	add	r3, r2
 8001034:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	6a3b      	ldr	r3, [r7, #32]
 800103c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800103e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	1ad2      	subs	r2, r2, r3
 8001046:	2308      	movs	r3, #8
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	429a      	cmp	r2, r3
 800104c:	d920      	bls.n	8001090 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800104e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4413      	add	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	f003 0307 	and.w	r3, r3, #7
 800105c:	2b00      	cmp	r3, #0
 800105e:	d00b      	beq.n	8001078 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001064:	f383 8811 	msr	BASEPRI, r3
 8001068:	f3bf 8f6f 	isb	sy
 800106c:	f3bf 8f4f 	dsb	sy
 8001070:	613b      	str	r3, [r7, #16]
}
 8001072:	bf00      	nop
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800107a:	685a      	ldr	r2, [r3, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	1ad2      	subs	r2, r2, r3
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800108a:	69b8      	ldr	r0, [r7, #24]
 800108c:	f000 f96c 	bl	8001368 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001090:	4b1b      	ldr	r3, [pc, #108]	@ (8001100 <pvPortMallocMicroROS+0x184>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	4a19      	ldr	r2, [pc, #100]	@ (8001100 <pvPortMallocMicroROS+0x184>)
 800109c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800109e:	4b18      	ldr	r3, [pc, #96]	@ (8001100 <pvPortMallocMicroROS+0x184>)
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	4b19      	ldr	r3, [pc, #100]	@ (8001108 <pvPortMallocMicroROS+0x18c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d203      	bcs.n	80010b2 <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80010aa:	4b15      	ldr	r3, [pc, #84]	@ (8001100 <pvPortMallocMicroROS+0x184>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a16      	ldr	r2, [pc, #88]	@ (8001108 <pvPortMallocMicroROS+0x18c>)
 80010b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80010b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <pvPortMallocMicroROS+0x180>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	431a      	orrs	r2, r3
 80010bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80010c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80010c6:	f006 f9c1 	bl	800744c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	f003 0307 	and.w	r3, r3, #7
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d00b      	beq.n	80010ec <pvPortMallocMicroROS+0x170>
	__asm volatile
 80010d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010d8:	f383 8811 	msr	BASEPRI, r3
 80010dc:	f3bf 8f6f 	isb	sy
 80010e0:	f3bf 8f4f 	dsb	sy
 80010e4:	60fb      	str	r3, [r7, #12]
}
 80010e6:	bf00      	nop
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80010ec:	69fb      	ldr	r3, [r7, #28]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3728      	adds	r7, #40	@ 0x28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20003edc 	.word	0x20003edc
 80010fc:	20003ee8 	.word	0x20003ee8
 8001100:	20003ee0 	.word	0x20003ee0
 8001104:	20003ed4 	.word	0x20003ed4
 8001108:	20003ee4 	.word	0x20003ee4

0800110c <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d04a      	beq.n	80011b4 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800111e:	2308      	movs	r3, #8
 8001120:	425b      	negs	r3, r3
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	4413      	add	r3, r2
 8001126:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	685a      	ldr	r2, [r3, #4]
 8001130:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <vPortFreeMicroROS+0xb0>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4013      	ands	r3, r2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d10b      	bne.n	8001152 <vPortFreeMicroROS+0x46>
	__asm volatile
 800113a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800113e:	f383 8811 	msr	BASEPRI, r3
 8001142:	f3bf 8f6f 	isb	sy
 8001146:	f3bf 8f4f 	dsb	sy
 800114a:	60fb      	str	r3, [r7, #12]
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	e7fd      	b.n	800114e <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d00b      	beq.n	8001172 <vPortFreeMicroROS+0x66>
	__asm volatile
 800115a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800115e:	f383 8811 	msr	BASEPRI, r3
 8001162:	f3bf 8f6f 	isb	sy
 8001166:	f3bf 8f4f 	dsb	sy
 800116a:	60bb      	str	r3, [r7, #8]
}
 800116c:	bf00      	nop
 800116e:	bf00      	nop
 8001170:	e7fd      	b.n	800116e <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	685a      	ldr	r2, [r3, #4]
 8001176:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <vPortFreeMicroROS+0xb0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4013      	ands	r3, r2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d019      	beq.n	80011b4 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d115      	bne.n	80011b4 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	685a      	ldr	r2, [r3, #4]
 800118c:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <vPortFreeMicroROS+0xb0>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	43db      	mvns	r3, r3
 8001192:	401a      	ands	r2, r3
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001198:	f006 f94a 	bl	8007430 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	685a      	ldr	r2, [r3, #4]
 80011a0:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <vPortFreeMicroROS+0xb4>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4413      	add	r3, r2
 80011a6:	4a06      	ldr	r2, [pc, #24]	@ (80011c0 <vPortFreeMicroROS+0xb4>)
 80011a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80011aa:	6938      	ldr	r0, [r7, #16]
 80011ac:	f000 f8dc 	bl	8001368 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80011b0:	f006 f94c 	bl	800744c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80011b4:	bf00      	nop
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20003ee8 	.word	0x20003ee8
 80011c0:	20003ee0 	.word	0x20003ee0

080011c4 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80011c4:	b480      	push	{r7}
 80011c6:	b087      	sub	sp, #28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80011d0:	2308      	movs	r3, #8
 80011d2:	425b      	negs	r3, r3
 80011d4:	697a      	ldr	r2, [r7, #20]
 80011d6:	4413      	add	r3, r2
 80011d8:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <getBlockSize+0x38>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	4013      	ands	r3, r2
 80011ea:	60fb      	str	r3, [r7, #12]

	return count;
 80011ec:	68fb      	ldr	r3, [r7, #12]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	371c      	adds	r7, #28
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20003ee8 	.word	0x20003ee8

08001200 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800120a:	f006 f911 	bl	8007430 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 800120e:	6838      	ldr	r0, [r7, #0]
 8001210:	f7ff feb4 	bl	8000f7c <pvPortMallocMicroROS>
 8001214:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d017      	beq.n	800124c <pvPortReallocMicroROS+0x4c>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d014      	beq.n	800124c <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f7ff ffce 	bl	80011c4 <getBlockSize>
 8001228:	4603      	mov	r3, r0
 800122a:	2208      	movs	r2, #8
 800122c:	1a9b      	subs	r3, r3, r2
 800122e:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	429a      	cmp	r2, r3
 8001236:	d201      	bcs.n	800123c <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	6879      	ldr	r1, [r7, #4]
 8001240:	68b8      	ldr	r0, [r7, #8]
 8001242:	f015 f8c6 	bl	80163d2 <memcpy>

		vPortFreeMicroROS(pv);
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff ff60 	bl	800110c <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 800124c:	f006 f8fe 	bl	800744c <xTaskResumeAll>

	return newmem;
 8001250:	68bb      	ldr	r3, [r7, #8]
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b086      	sub	sp, #24
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
 8001262:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001264:	f006 f8e4 	bl	8007430 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	fb02 f303 	mul.w	r3, r2, r3
 8001270:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8001272:	6978      	ldr	r0, [r7, #20]
 8001274:	f7ff fe82 	bl	8000f7c <pvPortMallocMicroROS>
 8001278:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	613b      	str	r3, [r7, #16]

  	while(count--)
 800127e:	e004      	b.n	800128a <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	1c5a      	adds	r2, r3, #1
 8001284:	613a      	str	r2, [r7, #16]
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	1e5a      	subs	r2, r3, #1
 800128e:	617a      	str	r2, [r7, #20]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d1f5      	bne.n	8001280 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8001294:	f006 f8da 	bl	800744c <xTaskResumeAll>
  	return mem;
 8001298:	68fb      	ldr	r3, [r7, #12]
}
 800129a:	4618      	mov	r0, r3
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80012aa:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80012ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80012b0:	4b27      	ldr	r3, [pc, #156]	@ (8001350 <prvHeapInit+0xac>)
 80012b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00c      	beq.n	80012d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	3307      	adds	r3, #7
 80012c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f023 0307 	bic.w	r3, r3, #7
 80012ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80012cc:	68ba      	ldr	r2, [r7, #8]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001350 <prvHeapInit+0xac>)
 80012d4:	4413      	add	r3, r2
 80012d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80012dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001354 <prvHeapInit+0xb0>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <prvHeapInit+0xb0>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	68ba      	ldr	r2, [r7, #8]
 80012ec:	4413      	add	r3, r2
 80012ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80012f0:	2208      	movs	r2, #8
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	1a9b      	subs	r3, r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f023 0307 	bic.w	r3, r3, #7
 80012fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	4a15      	ldr	r2, [pc, #84]	@ (8001358 <prvHeapInit+0xb4>)
 8001304:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001306:	4b14      	ldr	r3, [pc, #80]	@ (8001358 <prvHeapInit+0xb4>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800130e:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <prvHeapInit+0xb4>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	1ad2      	subs	r2, r2, r3
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001324:	4b0c      	ldr	r3, [pc, #48]	@ (8001358 <prvHeapInit+0xb4>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <prvHeapInit+0xb8>)
 8001332:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	4a09      	ldr	r2, [pc, #36]	@ (8001360 <prvHeapInit+0xbc>)
 800133a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800133c:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <prvHeapInit+0xc0>)
 800133e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001342:	601a      	str	r2, [r3, #0]
}
 8001344:	bf00      	nop
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	200002d4 	.word	0x200002d4
 8001354:	20003ed4 	.word	0x20003ed4
 8001358:	20003edc 	.word	0x20003edc
 800135c:	20003ee4 	.word	0x20003ee4
 8001360:	20003ee0 	.word	0x20003ee0
 8001364:	20003ee8 	.word	0x20003ee8

08001368 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001370:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <prvInsertBlockIntoFreeList+0xac>)
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	e002      	b.n	800137c <prvInsertBlockIntoFreeList+0x14>
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	429a      	cmp	r2, r3
 8001384:	d8f7      	bhi.n	8001376 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	68ba      	ldr	r2, [r7, #8]
 8001390:	4413      	add	r3, r2
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	429a      	cmp	r2, r3
 8001396:	d108      	bne.n	80013aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	441a      	add	r2, r3
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	441a      	add	r2, r3
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d118      	bne.n	80013f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	4b15      	ldr	r3, [pc, #84]	@ (8001418 <prvInsertBlockIntoFreeList+0xb0>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d00d      	beq.n	80013e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	441a      	add	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	e008      	b.n	80013f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80013e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <prvInsertBlockIntoFreeList+0xb0>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	e003      	b.n	80013f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d002      	beq.n	8001406 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001406:	bf00      	nop
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20003ed4 	.word	0x20003ed4
 8001418:	20003edc 	.word	0x20003edc
 800141c:	00000000 	.word	0x00000000

08001420 <subscription_cmd_vel_callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void subscription_cmd_vel_callback(const void * msgin)
{
 8001420:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001424:	b088      	sub	sp, #32
 8001426:	af00      	add	r7, sp, #0
 8001428:	6178      	str	r0, [r7, #20]
	geometry_msgs__msg__Twist * msg = (geometry_msgs__msg__Twist *)msgin;
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	61fb      	str	r3, [r7, #28]

	LeftWheelVelocity = msg->linear.x - msg->angular.z*Length;
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800143a:	a3af      	add	r3, pc, #700	@ (adr r3, 80016f8 <subscription_cmd_vel_callback+0x2d8>)
 800143c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001440:	f7ff f8f2 	bl	8000628 <__aeabi_dmul>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	4620      	mov	r0, r4
 800144a:	4629      	mov	r1, r5
 800144c:	f7fe ff34 	bl	80002b8 <__aeabi_dsub>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	49b0      	ldr	r1, [pc, #704]	@ (8001718 <subscription_cmd_vel_callback+0x2f8>)
 8001456:	e9c1 2300 	strd	r2, r3, [r1]
	RightWheelVelocity = msg->linear.x + msg->angular.z*Length;
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001466:	a3a4      	add	r3, pc, #656	@ (adr r3, 80016f8 <subscription_cmd_vel_callback+0x2d8>)
 8001468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146c:	f7ff f8dc 	bl	8000628 <__aeabi_dmul>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4620      	mov	r0, r4
 8001476:	4629      	mov	r1, r5
 8001478:	f7fe ff20 	bl	80002bc <__adddf3>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	49a6      	ldr	r1, [pc, #664]	@ (800171c <subscription_cmd_vel_callback+0x2fc>)
 8001482:	e9c1 2300 	strd	r2, r3, [r1]


	LeftMotorSpeed = (int)(LeftWheelVelocity/WheelRadius) * 60/6.2831;            //w of motor in rpm
 8001486:	4ba4      	ldr	r3, [pc, #656]	@ (8001718 <subscription_cmd_vel_callback+0x2f8>)
 8001488:	e9d3 0100 	ldrd	r0, r1, [r3]
 800148c:	a39c      	add	r3, pc, #624	@ (adr r3, 8001700 <subscription_cmd_vel_callback+0x2e0>)
 800148e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001492:	f7ff f9f3 	bl	800087c <__aeabi_ddiv>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	4610      	mov	r0, r2
 800149c:	4619      	mov	r1, r3
 800149e:	f7ff fb5d 	bl	8000b5c <__aeabi_d2iz>
 80014a2:	4602      	mov	r2, r0
 80014a4:	4613      	mov	r3, r2
 80014a6:	011b      	lsls	r3, r3, #4
 80014a8:	1a9b      	subs	r3, r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff f851 	bl	8000554 <__aeabi_i2d>
 80014b2:	a395      	add	r3, pc, #596	@ (adr r3, 8001708 <subscription_cmd_vel_callback+0x2e8>)
 80014b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b8:	f7ff f9e0 	bl	800087c <__aeabi_ddiv>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4997      	ldr	r1, [pc, #604]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 80014c2:	e9c1 2300 	strd	r2, r3, [r1]
	RightMotorSpeed = (int)(RightWheelVelocity/WheelRadius) * 60/6.2831;
 80014c6:	4b95      	ldr	r3, [pc, #596]	@ (800171c <subscription_cmd_vel_callback+0x2fc>)
 80014c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014cc:	a38c      	add	r3, pc, #560	@ (adr r3, 8001700 <subscription_cmd_vel_callback+0x2e0>)
 80014ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d2:	f7ff f9d3 	bl	800087c <__aeabi_ddiv>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	4610      	mov	r0, r2
 80014dc:	4619      	mov	r1, r3
 80014de:	f7ff fb3d 	bl	8000b5c <__aeabi_d2iz>
 80014e2:	4602      	mov	r2, r0
 80014e4:	4613      	mov	r3, r2
 80014e6:	011b      	lsls	r3, r3, #4
 80014e8:	1a9b      	subs	r3, r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f831 	bl	8000554 <__aeabi_i2d>
 80014f2:	a385      	add	r3, pc, #532	@ (adr r3, 8001708 <subscription_cmd_vel_callback+0x2e8>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff f9c0 	bl	800087c <__aeabi_ddiv>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4988      	ldr	r1, [pc, #544]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 8001502:	e9c1 2300 	strd	r2, r3, [r1]
	//PWM2 Right motor PA6
	//PWM1 Right motor PA7
	//PWM2 Left motor PB1
	//PWM1 Left motor PB0

	if (LeftMotorSpeed>=0 && LeftMotorSpeed<=1000 && RightMotorSpeed>=0 && RightMotorSpeed<=1000)	//front
 8001506:	4b86      	ldr	r3, [pc, #536]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 8001508:	e9d3 0100 	ldrd	r0, r1, [r3]
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	f7ff fb0e 	bl	8000b34 <__aeabi_dcmpge>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d042      	beq.n	80015a4 <subscription_cmd_vel_callback+0x184>
 800151e:	4b80      	ldr	r3, [pc, #512]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 8001520:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001524:	f04f 0200 	mov.w	r2, #0
 8001528:	4b7f      	ldr	r3, [pc, #508]	@ (8001728 <subscription_cmd_vel_callback+0x308>)
 800152a:	f7ff faf9 	bl	8000b20 <__aeabi_dcmple>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d037      	beq.n	80015a4 <subscription_cmd_vel_callback+0x184>
 8001534:	4b7b      	ldr	r3, [pc, #492]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 8001536:	e9d3 0100 	ldrd	r0, r1, [r3]
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	f04f 0300 	mov.w	r3, #0
 8001542:	f7ff faf7 	bl	8000b34 <__aeabi_dcmpge>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d02b      	beq.n	80015a4 <subscription_cmd_vel_callback+0x184>
 800154c:	4b75      	ldr	r3, [pc, #468]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 800154e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	4b74      	ldr	r3, [pc, #464]	@ (8001728 <subscription_cmd_vel_callback+0x308>)
 8001558:	f7ff fae2 	bl	8000b20 <__aeabi_dcmple>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d020      	beq.n	80015a4 <subscription_cmd_vel_callback+0x184>
	{
 		TIM3->CCR1 = LeftMotorSpeed;
 8001562:	4b6f      	ldr	r3, [pc, #444]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 8001564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001568:	4c70      	ldr	r4, [pc, #448]	@ (800172c <subscription_cmd_vel_callback+0x30c>)
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	f7ff fb1d 	bl	8000bac <__aeabi_d2uiz>
 8001572:	4603      	mov	r3, r0
 8001574:	6363      	str	r3, [r4, #52]	@ 0x34
//		TIM3->CCR2 = 0;
		TIM3->CCR3 = RightMotorSpeed;
 8001576:	4b6b      	ldr	r3, [pc, #428]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	4c6b      	ldr	r4, [pc, #428]	@ (800172c <subscription_cmd_vel_callback+0x30c>)
 800157e:	4610      	mov	r0, r2
 8001580:	4619      	mov	r1, r3
 8001582:	f7ff fb13 	bl	8000bac <__aeabi_d2uiz>
 8001586:	4603      	mov	r3, r0
 8001588:	63e3      	str	r3, [r4, #60]	@ 0x3c
//		TIM3->CCR4 = 0;
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 800158a:	2201      	movs	r2, #1
 800158c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001590:	4867      	ldr	r0, [pc, #412]	@ (8001730 <subscription_cmd_vel_callback+0x310>)
 8001592:	f002 f8a7 	bl	80036e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
 8001596:	2200      	movs	r2, #0
 8001598:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800159c:	4864      	ldr	r0, [pc, #400]	@ (8001730 <subscription_cmd_vel_callback+0x310>)
 800159e:	f002 f8a1 	bl	80036e4 <HAL_GPIO_WritePin>
 80015a2:	e126      	b.n	80017f2 <subscription_cmd_vel_callback+0x3d2>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
	}
	else if (LeftMotorSpeed<=0 && LeftMotorSpeed>=-1000 && RightMotorSpeed<=0 && RightMotorSpeed>=-1000)	//back
 80015a4:	4b5e      	ldr	r3, [pc, #376]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 80015a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015aa:	f04f 0200 	mov.w	r2, #0
 80015ae:	f04f 0300 	mov.w	r3, #0
 80015b2:	f7ff fab5 	bl	8000b20 <__aeabi_dcmple>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d04a      	beq.n	8001652 <subscription_cmd_vel_callback+0x232>
 80015bc:	4b58      	ldr	r3, [pc, #352]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 80015be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015c2:	a353      	add	r3, pc, #332	@ (adr r3, 8001710 <subscription_cmd_vel_callback+0x2f0>)
 80015c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c8:	f7ff fab4 	bl	8000b34 <__aeabi_dcmpge>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d03f      	beq.n	8001652 <subscription_cmd_vel_callback+0x232>
 80015d2:	4b54      	ldr	r3, [pc, #336]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 80015d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	f04f 0300 	mov.w	r3, #0
 80015e0:	f7ff fa9e 	bl	8000b20 <__aeabi_dcmple>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d033      	beq.n	8001652 <subscription_cmd_vel_callback+0x232>
 80015ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 80015ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015f0:	a347      	add	r3, pc, #284	@ (adr r3, 8001710 <subscription_cmd_vel_callback+0x2f0>)
 80015f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f6:	f7ff fa9d 	bl	8000b34 <__aeabi_dcmpge>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d028      	beq.n	8001652 <subscription_cmd_vel_callback+0x232>
//		TIM3->CCR4 = -RightMotorSpeed;
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
		TIM3->CCR1 = -LeftMotorSpeed;
 8001600:	4b47      	ldr	r3, [pc, #284]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 8001602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001606:	60ba      	str	r2, [r7, #8]
 8001608:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	4c47      	ldr	r4, [pc, #284]	@ (800172c <subscription_cmd_vel_callback+0x30c>)
 8001610:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001614:	f7ff faca 	bl	8000bac <__aeabi_d2uiz>
 8001618:	4603      	mov	r3, r0
 800161a:	6363      	str	r3, [r4, #52]	@ 0x34
//		TIM3->CCR2 = 0;
		TIM3->CCR3 = -RightMotorSpeed;
 800161c:	4b41      	ldr	r3, [pc, #260]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 800161e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001622:	603a      	str	r2, [r7, #0]
 8001624:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001628:	607b      	str	r3, [r7, #4]
 800162a:	4c40      	ldr	r4, [pc, #256]	@ (800172c <subscription_cmd_vel_callback+0x30c>)
 800162c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001630:	f7ff fabc 	bl	8000bac <__aeabi_d2uiz>
 8001634:	4603      	mov	r3, r0
 8001636:	63e3      	str	r3, [r4, #60]	@ 0x3c
//		TIM3->CCR4 = 0;
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800163e:	483c      	ldr	r0, [pc, #240]	@ (8001730 <subscription_cmd_vel_callback+0x310>)
 8001640:	f002 f850 	bl	80036e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800164a:	4839      	ldr	r0, [pc, #228]	@ (8001730 <subscription_cmd_vel_callback+0x310>)
 800164c:	f002 f84a 	bl	80036e4 <HAL_GPIO_WritePin>
 8001650:	e0cf      	b.n	80017f2 <subscription_cmd_vel_callback+0x3d2>
	}
	else if (LeftMotorSpeed<=0 && LeftMotorSpeed>=-1000 && RightMotorSpeed>=0 && RightMotorSpeed<=1000)		//left
 8001652:	4b33      	ldr	r3, [pc, #204]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 8001654:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	f7ff fa5e 	bl	8000b20 <__aeabi_dcmple>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d064      	beq.n	8001734 <subscription_cmd_vel_callback+0x314>
 800166a:	4b2d      	ldr	r3, [pc, #180]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 800166c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001670:	a327      	add	r3, pc, #156	@ (adr r3, 8001710 <subscription_cmd_vel_callback+0x2f0>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	f7ff fa5d 	bl	8000b34 <__aeabi_dcmpge>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d059      	beq.n	8001734 <subscription_cmd_vel_callback+0x314>
 8001680:	4b28      	ldr	r3, [pc, #160]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 8001682:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001686:	f04f 0200 	mov.w	r2, #0
 800168a:	f04f 0300 	mov.w	r3, #0
 800168e:	f7ff fa51 	bl	8000b34 <__aeabi_dcmpge>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d04d      	beq.n	8001734 <subscription_cmd_vel_callback+0x314>
 8001698:	4b22      	ldr	r3, [pc, #136]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 800169a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	4b21      	ldr	r3, [pc, #132]	@ (8001728 <subscription_cmd_vel_callback+0x308>)
 80016a4:	f7ff fa3c 	bl	8000b20 <__aeabi_dcmple>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d042      	beq.n	8001734 <subscription_cmd_vel_callback+0x314>
//		TIM3->CCR4 = RightMotorSpeed;
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 1);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
		TIM3->CCR1 = -LeftMotorSpeed;
 80016ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001720 <subscription_cmd_vel_callback+0x300>)
 80016b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b4:	4692      	mov	sl, r2
 80016b6:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 80016ba:	4c1c      	ldr	r4, [pc, #112]	@ (800172c <subscription_cmd_vel_callback+0x30c>)
 80016bc:	4650      	mov	r0, sl
 80016be:	4659      	mov	r1, fp
 80016c0:	f7ff fa74 	bl	8000bac <__aeabi_d2uiz>
 80016c4:	4603      	mov	r3, r0
 80016c6:	6363      	str	r3, [r4, #52]	@ 0x34
//		TIM3->CCR2 = 0;
		TIM3->CCR3 = RightMotorSpeed;
 80016c8:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <subscription_cmd_vel_callback+0x304>)
 80016ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ce:	4c17      	ldr	r4, [pc, #92]	@ (800172c <subscription_cmd_vel_callback+0x30c>)
 80016d0:	4610      	mov	r0, r2
 80016d2:	4619      	mov	r1, r3
 80016d4:	f7ff fa6a 	bl	8000bac <__aeabi_d2uiz>
 80016d8:	4603      	mov	r3, r0
 80016da:	63e3      	str	r3, [r4, #60]	@ 0x3c
//		TIM3->CCR4 = 0;
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 80016dc:	2200      	movs	r2, #0
 80016de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016e2:	4813      	ldr	r0, [pc, #76]	@ (8001730 <subscription_cmd_vel_callback+0x310>)
 80016e4:	f001 fffe 	bl	80036e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
 80016e8:	2200      	movs	r2, #0
 80016ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016ee:	4810      	ldr	r0, [pc, #64]	@ (8001730 <subscription_cmd_vel_callback+0x310>)
 80016f0:	f001 fff8 	bl	80036e4 <HAL_GPIO_WritePin>
 80016f4:	e07d      	b.n	80017f2 <subscription_cmd_vel_callback+0x3d2>
 80016f6:	bf00      	nop
 80016f8:	cccccccd 	.word	0xcccccccd
 80016fc:	3fcccccc 	.word	0x3fcccccc
 8001700:	1eb851ec 	.word	0x1eb851ec
 8001704:	3fb1eb85 	.word	0x3fb1eb85
 8001708:	f765fd8b 	.word	0xf765fd8b
 800170c:	401921e4 	.word	0x401921e4
 8001710:	00000000 	.word	0x00000000
 8001714:	c08f4000 	.word	0xc08f4000
 8001718:	20004048 	.word	0x20004048
 800171c:	20004050 	.word	0x20004050
 8001720:	20004058 	.word	0x20004058
 8001724:	20004060 	.word	0x20004060
 8001728:	408f4000 	.word	0x408f4000
 800172c:	40000400 	.word	0x40000400
 8001730:	40020c00 	.word	0x40020c00
	}
	else if (LeftMotorSpeed>=0 && LeftMotorSpeed<=1000 && RightMotorSpeed<=0 && RightMotorSpeed>=-1000)		//right
 8001734:	4b34      	ldr	r3, [pc, #208]	@ (8001808 <subscription_cmd_vel_callback+0x3e8>)
 8001736:	e9d3 0100 	ldrd	r0, r1, [r3]
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	f7ff f9f7 	bl	8000b34 <__aeabi_dcmpge>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d045      	beq.n	80017d8 <subscription_cmd_vel_callback+0x3b8>
 800174c:	4b2e      	ldr	r3, [pc, #184]	@ (8001808 <subscription_cmd_vel_callback+0x3e8>)
 800174e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	4b2d      	ldr	r3, [pc, #180]	@ (800180c <subscription_cmd_vel_callback+0x3ec>)
 8001758:	f7ff f9e2 	bl	8000b20 <__aeabi_dcmple>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d03a      	beq.n	80017d8 <subscription_cmd_vel_callback+0x3b8>
 8001762:	4b2b      	ldr	r3, [pc, #172]	@ (8001810 <subscription_cmd_vel_callback+0x3f0>)
 8001764:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	f7ff f9d6 	bl	8000b20 <__aeabi_dcmple>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d02e      	beq.n	80017d8 <subscription_cmd_vel_callback+0x3b8>
 800177a:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <subscription_cmd_vel_callback+0x3f0>)
 800177c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001780:	a31f      	add	r3, pc, #124	@ (adr r3, 8001800 <subscription_cmd_vel_callback+0x3e0>)
 8001782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001786:	f7ff f9d5 	bl	8000b34 <__aeabi_dcmpge>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d023      	beq.n	80017d8 <subscription_cmd_vel_callback+0x3b8>
//		TIM3->CCR4 = 0;
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);
		TIM3->CCR1 = LeftMotorSpeed;
 8001790:	4b1d      	ldr	r3, [pc, #116]	@ (8001808 <subscription_cmd_vel_callback+0x3e8>)
 8001792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001796:	4c1f      	ldr	r4, [pc, #124]	@ (8001814 <subscription_cmd_vel_callback+0x3f4>)
 8001798:	4610      	mov	r0, r2
 800179a:	4619      	mov	r1, r3
 800179c:	f7ff fa06 	bl	8000bac <__aeabi_d2uiz>
 80017a0:	4603      	mov	r3, r0
 80017a2:	6363      	str	r3, [r4, #52]	@ 0x34
//		TIM3->CCR2 = 0;
		TIM3->CCR3 = -RightMotorSpeed;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <subscription_cmd_vel_callback+0x3f0>)
 80017a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017aa:	4690      	mov	r8, r2
 80017ac:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 80017b0:	4c18      	ldr	r4, [pc, #96]	@ (8001814 <subscription_cmd_vel_callback+0x3f4>)
 80017b2:	4640      	mov	r0, r8
 80017b4:	4649      	mov	r1, r9
 80017b6:	f7ff f9f9 	bl	8000bac <__aeabi_d2uiz>
 80017ba:	4603      	mov	r3, r0
 80017bc:	63e3      	str	r3, [r4, #60]	@ 0x3c
//		TIM3->CCR4 = 0;
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017c4:	4814      	ldr	r0, [pc, #80]	@ (8001818 <subscription_cmd_vel_callback+0x3f8>)
 80017c6:	f001 ff8d 	bl	80036e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
 80017ca:	2201      	movs	r2, #1
 80017cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017d0:	4811      	ldr	r0, [pc, #68]	@ (8001818 <subscription_cmd_vel_callback+0x3f8>)
 80017d2:	f001 ff87 	bl	80036e4 <HAL_GPIO_WritePin>
 80017d6:	e00c      	b.n	80017f2 <subscription_cmd_vel_callback+0x3d2>
	}
	else
	{
		TIM3->CCR1 = 0;
 80017d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <subscription_cmd_vel_callback+0x3f4>)
 80017da:	2200      	movs	r2, #0
 80017dc:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM3->CCR2 = 0;
 80017de:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <subscription_cmd_vel_callback+0x3f4>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR3 = 0;
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <subscription_cmd_vel_callback+0x3f4>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3->CCR4 = 0;
 80017ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001814 <subscription_cmd_vel_callback+0x3f4>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	641a      	str	r2, [r3, #64]	@ 0x40
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
	}
}
 80017f0:	bf00      	nop
 80017f2:	bf00      	nop
 80017f4:	3720      	adds	r7, #32
 80017f6:	46bd      	mov	sp, r7
 80017f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017fc:	f3af 8000 	nop.w
 8001800:	00000000 	.word	0x00000000
 8001804:	c08f4000 	.word	0xc08f4000
 8001808:	20004058 	.word	0x20004058
 800180c:	408f4000 	.word	0x408f4000
 8001810:	20004060 	.word	0x20004060
 8001814:	40000400 	.word	0x40000400
 8001818:	40020c00 	.word	0x40020c00

0800181c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0)					//PA0 LeftWheelEncoderChannelA  PE11 LeftWheelEncoderChannelB
 8001826:	88fb      	ldrh	r3, [r7, #6]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d11b      	bne.n	8001864 <HAL_GPIO_EXTI_Callback+0x48>
	{
//		LeftWheelEncoder++;
		if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_11) == 1) LeftWheelEncoder++;
 800182c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001830:	481d      	ldr	r0, [pc, #116]	@ (80018a8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001832:	f001 ff3f 	bl	80036b4 <HAL_GPIO_ReadPin>
 8001836:	4603      	mov	r3, r0
 8001838:	2b01      	cmp	r3, #1
 800183a:	d105      	bne.n	8001848 <HAL_GPIO_EXTI_Callback+0x2c>
 800183c:	4b1b      	ldr	r3, [pc, #108]	@ (80018ac <HAL_GPIO_EXTI_Callback+0x90>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	3301      	adds	r3, #1
 8001842:	4a1a      	ldr	r2, [pc, #104]	@ (80018ac <HAL_GPIO_EXTI_Callback+0x90>)
 8001844:	6013      	str	r3, [r2, #0]
	{
//		RightWheelEncoder++;
		if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_12) == 0) RightWheelEncoder++;
		else if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_12) == 1) RightWheelEncoder--;
	}
}
 8001846:	e02b      	b.n	80018a0 <HAL_GPIO_EXTI_Callback+0x84>
		else if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_11) == 0) LeftWheelEncoder--;
 8001848:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800184c:	4816      	ldr	r0, [pc, #88]	@ (80018a8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800184e:	f001 ff31 	bl	80036b4 <HAL_GPIO_ReadPin>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d123      	bne.n	80018a0 <HAL_GPIO_EXTI_Callback+0x84>
 8001858:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <HAL_GPIO_EXTI_Callback+0x90>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	3b01      	subs	r3, #1
 800185e:	4a13      	ldr	r2, [pc, #76]	@ (80018ac <HAL_GPIO_EXTI_Callback+0x90>)
 8001860:	6013      	str	r3, [r2, #0]
}
 8001862:	e01d      	b.n	80018a0 <HAL_GPIO_EXTI_Callback+0x84>
	else if (GPIO_Pin == GPIO_PIN_1)					//PA1 RightWheelEncoderChannelA  PE12 RightWheelEncoderChannelB
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	2b02      	cmp	r3, #2
 8001868:	d11a      	bne.n	80018a0 <HAL_GPIO_EXTI_Callback+0x84>
		if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_12) == 0) RightWheelEncoder++;
 800186a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800186e:	480e      	ldr	r0, [pc, #56]	@ (80018a8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001870:	f001 ff20 	bl	80036b4 <HAL_GPIO_ReadPin>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d105      	bne.n	8001886 <HAL_GPIO_EXTI_Callback+0x6a>
 800187a:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x94>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	3301      	adds	r3, #1
 8001880:	4a0b      	ldr	r2, [pc, #44]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x94>)
 8001882:	6013      	str	r3, [r2, #0]
}
 8001884:	e00c      	b.n	80018a0 <HAL_GPIO_EXTI_Callback+0x84>
		else if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_12) == 1) RightWheelEncoder--;
 8001886:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800188a:	4807      	ldr	r0, [pc, #28]	@ (80018a8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800188c:	f001 ff12 	bl	80036b4 <HAL_GPIO_ReadPin>
 8001890:	4603      	mov	r3, r0
 8001892:	2b01      	cmp	r3, #1
 8001894:	d104      	bne.n	80018a0 <HAL_GPIO_EXTI_Callback+0x84>
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x94>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	3b01      	subs	r3, #1
 800189c:	4a04      	ldr	r2, [pc, #16]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x94>)
 800189e:	6013      	str	r3, [r2, #0]
}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40021000 	.word	0x40021000
 80018ac:	20004040 	.word	0x20004040
 80018b0:	20004044 	.word	0x20004044

080018b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018b8:	f000 fff2 	bl	80028a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018bc:	f000 f82e 	bl	800191c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c0:	f000 f97e 	bl	8001bc0 <MX_GPIO_Init>
  MX_DMA_Init();
 80018c4:	f000 f954 	bl	8001b70 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80018c8:	f000 f928 	bl	8001b1c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80018cc:	f000 f88e 	bl	80019ec <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 80018d0:	2100      	movs	r1, #0
 80018d2:	480e      	ldr	r0, [pc, #56]	@ (800190c <main+0x58>)
 80018d4:	f002 fc78 	bl	80041c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 80018d8:	2104      	movs	r1, #4
 80018da:	480c      	ldr	r0, [pc, #48]	@ (800190c <main+0x58>)
 80018dc:	f002 fc74 	bl	80041c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 80018e0:	2108      	movs	r1, #8
 80018e2:	480a      	ldr	r0, [pc, #40]	@ (800190c <main+0x58>)
 80018e4:	f002 fc70 	bl	80041c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4);
 80018e8:	210c      	movs	r1, #12
 80018ea:	4808      	ldr	r0, [pc, #32]	@ (800190c <main+0x58>)
 80018ec:	f002 fc6c 	bl	80041c8 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80018f0:	f004 fc80 	bl	80061f4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80018f4:	4a06      	ldr	r2, [pc, #24]	@ (8001910 <main+0x5c>)
 80018f6:	2100      	movs	r1, #0
 80018f8:	4806      	ldr	r0, [pc, #24]	@ (8001914 <main+0x60>)
 80018fa:	f004 fcc5 	bl	8006288 <osThreadNew>
 80018fe:	4603      	mov	r3, r0
 8001900:	4a05      	ldr	r2, [pc, #20]	@ (8001918 <main+0x64>)
 8001902:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001904:	f004 fc9a 	bl	800623c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <main+0x54>
 800190c:	20003eec 	.word	0x20003eec
 8001910:	08017248 	.word	0x08017248
 8001914:	08001d31 	.word	0x08001d31
 8001918:	2000403c 	.word	0x2000403c

0800191c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b094      	sub	sp, #80	@ 0x50
 8001920:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001922:	f107 0320 	add.w	r3, r7, #32
 8001926:	2230      	movs	r2, #48	@ 0x30
 8001928:	2100      	movs	r1, #0
 800192a:	4618      	mov	r0, r3
 800192c:	f014 fc88 	bl	8016240 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001940:	2300      	movs	r3, #0
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	4b27      	ldr	r3, [pc, #156]	@ (80019e4 <SystemClock_Config+0xc8>)
 8001946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001948:	4a26      	ldr	r2, [pc, #152]	@ (80019e4 <SystemClock_Config+0xc8>)
 800194a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800194e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001950:	4b24      	ldr	r3, [pc, #144]	@ (80019e4 <SystemClock_Config+0xc8>)
 8001952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800195c:	2300      	movs	r3, #0
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	4b21      	ldr	r3, [pc, #132]	@ (80019e8 <SystemClock_Config+0xcc>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a20      	ldr	r2, [pc, #128]	@ (80019e8 <SystemClock_Config+0xcc>)
 8001966:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	4b1e      	ldr	r3, [pc, #120]	@ (80019e8 <SystemClock_Config+0xcc>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001978:	2301      	movs	r3, #1
 800197a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800197c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001980:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001982:	2302      	movs	r3, #2
 8001984:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001986:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800198a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800198c:	2304      	movs	r3, #4
 800198e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001990:	23c0      	movs	r3, #192	@ 0xc0
 8001992:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001994:	2304      	movs	r3, #4
 8001996:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001998:	2308      	movs	r3, #8
 800199a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800199c:	f107 0320 	add.w	r3, r7, #32
 80019a0:	4618      	mov	r0, r3
 80019a2:	f001 fed1 	bl	8003748 <HAL_RCC_OscConfig>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019ac:	f000 faa8 	bl	8001f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019b0:	230f      	movs	r3, #15
 80019b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019b4:	2302      	movs	r3, #2
 80019b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019bc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80019c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80019c6:	f107 030c 	add.w	r3, r7, #12
 80019ca:	2103      	movs	r1, #3
 80019cc:	4618      	mov	r0, r3
 80019ce:	f002 f933 	bl	8003c38 <HAL_RCC_ClockConfig>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80019d8:	f000 fa92 	bl	8001f00 <Error_Handler>
  }
}
 80019dc:	bf00      	nop
 80019de:	3750      	adds	r7, #80	@ 0x50
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40007000 	.word	0x40007000

080019ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08e      	sub	sp, #56	@ 0x38
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a00:	f107 0320 	add.w	r3, r7, #32
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	611a      	str	r2, [r3, #16]
 8001a18:	615a      	str	r2, [r3, #20]
 8001a1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a1e:	4a3e      	ldr	r2, [pc, #248]	@ (8001b18 <MX_TIM3_Init+0x12c>)
 8001a20:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9;
 8001a22:	4b3c      	ldr	r3, [pc, #240]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a24:	2209      	movs	r2, #9
 8001a26:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a28:	4b3a      	ldr	r3, [pc, #232]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001a2e:	4b39      	ldr	r3, [pc, #228]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a30:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a34:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a36:	4b37      	ldr	r3, [pc, #220]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a3c:	4b35      	ldr	r3, [pc, #212]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a3e:	2280      	movs	r2, #128	@ 0x80
 8001a40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a42:	4834      	ldr	r0, [pc, #208]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a44:	f002 fb18 	bl	8004078 <HAL_TIM_Base_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001a4e:	f000 fa57 	bl	8001f00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a58:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	482d      	ldr	r0, [pc, #180]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a60:	f002 fd24 	bl	80044ac <HAL_TIM_ConfigClockSource>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001a6a:	f000 fa49 	bl	8001f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a6e:	4829      	ldr	r0, [pc, #164]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a70:	f002 fb51 	bl	8004116 <HAL_TIM_PWM_Init>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001a7a:	f000 fa41 	bl	8001f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a86:	f107 0320 	add.w	r3, r7, #32
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4821      	ldr	r0, [pc, #132]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001a8e:	f003 f8ad 	bl	8004bec <HAL_TIMEx_MasterConfigSynchronization>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001a98:	f000 fa32 	bl	8001f00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a9c:	2360      	movs	r3, #96	@ 0x60
 8001a9e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4818      	ldr	r0, [pc, #96]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001ab4:	f002 fc38 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001abe:	f000 fa1f 	bl	8001f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	2204      	movs	r2, #4
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4812      	ldr	r0, [pc, #72]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001aca:	f002 fc2d 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001ad4:	f000 fa14 	bl	8001f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2208      	movs	r2, #8
 8001adc:	4619      	mov	r1, r3
 8001ade:	480d      	ldr	r0, [pc, #52]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001ae0:	f002 fc22 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001aea:	f000 fa09 	bl	8001f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001aee:	1d3b      	adds	r3, r7, #4
 8001af0:	220c      	movs	r2, #12
 8001af2:	4619      	mov	r1, r3
 8001af4:	4807      	ldr	r0, [pc, #28]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001af6:	f002 fc17 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001b00:	f000 f9fe 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b04:	4803      	ldr	r0, [pc, #12]	@ (8001b14 <MX_TIM3_Init+0x128>)
 8001b06:	f000 fbb5 	bl	8002274 <HAL_TIM_MspPostInit>

}
 8001b0a:	bf00      	nop
 8001b0c:	3738      	adds	r7, #56	@ 0x38
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20003eec 	.word	0x20003eec
 8001b18:	40000400 	.word	0x40000400

08001b1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b20:	4b11      	ldr	r3, [pc, #68]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b22:	4a12      	ldr	r2, [pc, #72]	@ (8001b6c <MX_USART2_UART_Init+0x50>)
 8001b24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b26:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b34:	4b0c      	ldr	r3, [pc, #48]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b40:	4b09      	ldr	r3, [pc, #36]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b42:	220c      	movs	r2, #12
 8001b44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b46:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b4c:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b52:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <MX_USART2_UART_Init+0x4c>)
 8001b54:	f003 f8b8 	bl	8004cc8 <HAL_UART_Init>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b5e:	f000 f9cf 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20003f34 	.word	0x20003f34
 8001b6c:	40004400 	.word	0x40004400

08001b70 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	607b      	str	r3, [r7, #4]
 8001b7a:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <MX_DMA_Init+0x4c>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	4a0f      	ldr	r2, [pc, #60]	@ (8001bbc <MX_DMA_Init+0x4c>)
 8001b80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b86:	4b0d      	ldr	r3, [pc, #52]	@ (8001bbc <MX_DMA_Init+0x4c>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b8e:	607b      	str	r3, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2105      	movs	r1, #5
 8001b96:	2010      	movs	r0, #16
 8001b98:	f000 ffcf 	bl	8002b3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b9c:	2010      	movs	r0, #16
 8001b9e:	f000 ffe8 	bl	8002b72 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	2011      	movs	r0, #17
 8001ba8:	f000 ffc7 	bl	8002b3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001bac:	2011      	movs	r0, #17
 8001bae:	f000 ffe0 	bl	8002b72 <HAL_NVIC_EnableIRQ>

}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800

08001bc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08c      	sub	sp, #48	@ 0x30
 8001bc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc6:	f107 031c 	add.w	r3, r7, #28
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	605a      	str	r2, [r3, #4]
 8001bd0:	609a      	str	r2, [r3, #8]
 8001bd2:	60da      	str	r2, [r3, #12]
 8001bd4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61bb      	str	r3, [r7, #24]
 8001bda:	4b51      	ldr	r3, [pc, #324]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	4a50      	ldr	r2, [pc, #320]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001be0:	f043 0304 	orr.w	r3, r3, #4
 8001be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be6:	4b4e      	ldr	r3, [pc, #312]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	f003 0304 	and.w	r3, r3, #4
 8001bee:	61bb      	str	r3, [r7, #24]
 8001bf0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	4a49      	ldr	r2, [pc, #292]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001bfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c02:	4b47      	ldr	r3, [pc, #284]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	613b      	str	r3, [r7, #16]
 8001c12:	4b43      	ldr	r3, [pc, #268]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	4a42      	ldr	r2, [pc, #264]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c18:	f043 0301 	orr.w	r3, r3, #1
 8001c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1e:	4b40      	ldr	r3, [pc, #256]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	4a3b      	ldr	r2, [pc, #236]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c34:	f043 0302 	orr.w	r3, r3, #2
 8001c38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c3a:	4b39      	ldr	r3, [pc, #228]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	4b35      	ldr	r3, [pc, #212]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	4a34      	ldr	r2, [pc, #208]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c50:	f043 0310 	orr.w	r3, r3, #16
 8001c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c56:	4b32      	ldr	r3, [pc, #200]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	f003 0310 	and.w	r3, r3, #16
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	607b      	str	r3, [r7, #4]
 8001c66:	4b2e      	ldr	r3, [pc, #184]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	4a2d      	ldr	r2, [pc, #180]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c6c:	f043 0308 	orr.w	r3, r3, #8
 8001c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c72:	4b2b      	ldr	r3, [pc, #172]	@ (8001d20 <MX_GPIO_Init+0x160>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	f003 0308 	and.w	r3, r3, #8
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001c84:	4827      	ldr	r0, [pc, #156]	@ (8001d24 <MX_GPIO_Init+0x164>)
 8001c86:	f001 fd2d 	bl	80036e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c8e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c98:	f107 031c 	add.w	r3, r7, #28
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4822      	ldr	r0, [pc, #136]	@ (8001d28 <MX_GPIO_Init+0x168>)
 8001ca0:	f001 fb84 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PE11 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ca4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ca8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001caa:	2300      	movs	r3, #0
 8001cac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cb2:	f107 031c 	add.w	r3, r7, #28
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	481c      	ldr	r0, [pc, #112]	@ (8001d2c <MX_GPIO_Init+0x16c>)
 8001cba:	f001 fb77 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001cbe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001cc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ccc:	f107 031c 	add.w	r3, r7, #28
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4814      	ldr	r0, [pc, #80]	@ (8001d24 <MX_GPIO_Init+0x164>)
 8001cd4:	f001 fb6a 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001cd8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	4619      	mov	r1, r3
 8001cf0:	480c      	ldr	r0, [pc, #48]	@ (8001d24 <MX_GPIO_Init+0x164>)
 8001cf2:	f001 fb5b 	bl	80033ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2105      	movs	r1, #5
 8001cfa:	2006      	movs	r0, #6
 8001cfc:	f000 ff1d 	bl	8002b3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001d00:	2006      	movs	r0, #6
 8001d02:	f000 ff36 	bl	8002b72 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001d06:	2200      	movs	r2, #0
 8001d08:	2105      	movs	r1, #5
 8001d0a:	2007      	movs	r0, #7
 8001d0c:	f000 ff15 	bl	8002b3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001d10:	2007      	movs	r0, #7
 8001d12:	f000 ff2e 	bl	8002b72 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d16:	bf00      	nop
 8001d18:	3730      	adds	r7, #48	@ 0x30
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40023800 	.word	0x40023800
 8001d24:	40020c00 	.word	0x40020c00
 8001d28:	40020000 	.word	0x40020000
 8001d2c:	40021000 	.word	0x40021000

08001d30 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001d30:	b5b0      	push	{r4, r5, r7, lr}
 8001d32:	b0d8      	sub	sp, #352	@ 0x160
 8001d34:	af02      	add	r7, sp, #8
 8001d36:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001d3a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001d3e:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 8001d40:	4b5c      	ldr	r3, [pc, #368]	@ (8001eb4 <StartDefaultTask+0x184>)
 8001d42:	9301      	str	r3, [sp, #4]
 8001d44:	4b5c      	ldr	r3, [pc, #368]	@ (8001eb8 <StartDefaultTask+0x188>)
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	4b5c      	ldr	r3, [pc, #368]	@ (8001ebc <StartDefaultTask+0x18c>)
 8001d4a:	4a5d      	ldr	r2, [pc, #372]	@ (8001ec0 <StartDefaultTask+0x190>)
 8001d4c:	495d      	ldr	r1, [pc, #372]	@ (8001ec4 <StartDefaultTask+0x194>)
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f009 fc06 	bl	800b560 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001d54:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f009 fb33 	bl	800b3c4 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 8001d5e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ec8 <StartDefaultTask+0x198>)
 8001d60:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
	  freeRTOS_allocator.deallocate = microros_deallocate;
 8001d64:	4b59      	ldr	r3, [pc, #356]	@ (8001ecc <StartDefaultTask+0x19c>)
 8001d66:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8001d6a:	4b59      	ldr	r3, [pc, #356]	@ (8001ed0 <StartDefaultTask+0x1a0>)
 8001d6c:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001d70:	4b58      	ldr	r3, [pc, #352]	@ (8001ed4 <StartDefaultTask+0x1a4>)
 8001d72:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001d76:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f009 fb30 	bl	800b3e0 <rcutils_set_default_allocator>
 8001d80:	4603      	mov	r3, r0
 8001d82:	f083 0301 	eor.w	r3, r3, #1
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d004      	beq.n	8001d96 <StartDefaultTask+0x66>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 8001d8c:	f240 2133 	movw	r1, #563	@ 0x233
 8001d90:	4851      	ldr	r0, [pc, #324]	@ (8001ed8 <StartDefaultTask+0x1a8>)
 8001d92:	f014 f969 	bl	8016068 <iprintf>
	  geometry_msgs__msg__Twist sub_cmd_vel_msg;
	  rclc_support_t support;
	  rcl_allocator_t allocator;
	  rcl_node_t node;

	  allocator = rcl_get_default_allocator();
 8001d96:	463b      	mov	r3, r7
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f009 fb3f 	bl	800b41c <rcutils_get_default_allocator>
 8001d9e:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001da2:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001da6:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 8001daa:	461d      	mov	r5, r3
 8001dac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001db0:	682b      	ldr	r3, [r5, #0]
 8001db2:	6023      	str	r3, [r4, #0]

	  //create init_options
	  rclc_support_init(&support, 0, NULL, &allocator);
 8001db4:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001db8:	f107 00c4 	add.w	r0, r7, #196	@ 0xc4
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	f009 fa0a 	bl	800b1d8 <rclc_support_init>

	  // create node
	  rclc_node_init_default(&node, "stm32_microros", "", &support);
 8001dc4:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001dc8:	f107 00a8 	add.w	r0, r7, #168	@ 0xa8
 8001dcc:	4a43      	ldr	r2, [pc, #268]	@ (8001edc <StartDefaultTask+0x1ac>)
 8001dce:	4944      	ldr	r1, [pc, #272]	@ (8001ee0 <StartDefaultTask+0x1b0>)
 8001dd0:	f009 fa4c 	bl	800b26c <rclc_node_init_default>

	  // create publisher
	  rclc_publisher_init_default(
 8001dd4:	f00a f91e 	bl	800c014 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 8001dde:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8001de2:	4b40      	ldr	r3, [pc, #256]	@ (8001ee4 <StartDefaultTask+0x1b4>)
 8001de4:	f009 fa7e 	bl	800b2e4 <rclc_publisher_init_default>
	    &publisher1,
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int16),
	    "lwheel");

	  rclc_publisher_init_default(
 8001de8:	f00a f914 	bl	800c014 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16>
 8001dec:	4602      	mov	r2, r0
 8001dee:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 8001df2:	f507 709a 	add.w	r0, r7, #308	@ 0x134
 8001df6:	4b3c      	ldr	r3, [pc, #240]	@ (8001ee8 <StartDefaultTask+0x1b8>)
 8001df8:	f009 fa74 	bl	800b2e4 <rclc_publisher_init_default>
	  	    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int16),
	  	    "rwheel");

	  // create subscriber

	  	  rclc_subscription_init_default(
 8001dfc:	f006 ffa4 	bl	8008d48 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8001e00:	4602      	mov	r2, r0
 8001e02:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 8001e06:	f507 7098 	add.w	r0, r7, #304	@ 0x130
 8001e0a:	4b38      	ldr	r3, [pc, #224]	@ (8001eec <StartDefaultTask+0x1bc>)
 8001e0c:	f009 fa9e 	bl	800b34c <rclc_subscription_init_default>
	  	     &node,
	  	     ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
	  	     "cmd_vel");

	  	// create executor
	  	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 8001e10:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001e14:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f008 ff09 	bl	800ac30 <rclc_executor_get_zero_initialized_executor>
	  	rclc_executor_init(&executor, &support.context, 2, &allocator);
 8001e1e:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001e22:	f107 01c4 	add.w	r1, r7, #196	@ 0xc4
 8001e26:	f107 0020 	add.w	r0, r7, #32
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	f008 ff0c 	bl	800ac48 <rclc_executor_init>
	  	rclc_executor_add_subscription(&executor, &subscriber_cmd_vel, &sub_cmd_vel_msg, &subscription_cmd_vel_callback, ON_NEW_DATA);
 8001e30:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 8001e34:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8001e38:	f107 0020 	add.w	r0, r7, #32
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef0 <StartDefaultTask+0x1c0>)
 8001e42:	f008 ff71 	bl	800ad28 <rclc_executor_add_subscription>

	  for(;;)
	  {
		msg1.data = LeftWheelEncoder;
 8001e46:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef4 <StartDefaultTask+0x1c4>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	b21b      	sxth	r3, r3
 8001e4c:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
		msg2.data = RightWheelEncoder;
 8001e50:	4b29      	ldr	r3, [pc, #164]	@ (8001ef8 <StartDefaultTask+0x1c8>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	b21b      	sxth	r3, r3
 8001e56:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
	    rcl_ret_t ret1 = rcl_publish(&publisher1, &msg1, NULL);
 8001e5a:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 8001e5e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001e62:	2200      	movs	r2, #0
 8001e64:	4618      	mov	r0, r3
 8001e66:	f008 fb55 	bl	800a514 <rcl_publish>
 8001e6a:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154
	    rcl_ret_t ret2 = rcl_publish(&publisher2, &msg2, NULL);
 8001e6e:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8001e72:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001e76:	2200      	movs	r2, #0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f008 fb4b 	bl	800a514 <rcl_publish>
 8001e7e:	f8c7 0150 	str.w	r0, [r7, #336]	@ 0x150
	    rclc_executor_spin_some(&executor, 1000);    						// waits for 1000ns for ros data, theres no data it continues, if there is data then it executes subscription callback
 8001e82:	f107 0120 	add.w	r1, r7, #32
 8001e86:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e8a:	f04f 0300 	mov.w	r3, #0
 8001e8e:	4608      	mov	r0, r1
 8001e90:	f009 f96a 	bl	800b168 <rclc_executor_spin_some>

	    if ((ret1 | ret2) != RCL_RET_OK)
 8001e94:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8001e98:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d004      	beq.n	8001eac <StartDefaultTask+0x17c>
	    {
	      printf("Error publishing (line %d)\n", __LINE__);
 8001ea2:	f240 216e 	movw	r1, #622	@ 0x26e
 8001ea6:	4815      	ldr	r0, [pc, #84]	@ (8001efc <StartDefaultTask+0x1cc>)
 8001ea8:	f014 f8de 	bl	8016068 <iprintf>
	    }
	    osDelay(10);
 8001eac:	200a      	movs	r0, #10
 8001eae:	f004 fa7d 	bl	80063ac <osDelay>
	  {
 8001eb2:	e7c8      	b.n	8001e46 <StartDefaultTask+0x116>
 8001eb4:	080027a5 	.word	0x080027a5
 8001eb8:	0800273d 	.word	0x0800273d
 8001ebc:	0800271d 	.word	0x0800271d
 8001ec0:	080026f1 	.word	0x080026f1
 8001ec4:	20003f34 	.word	0x20003f34
 8001ec8:	08001f0d 	.word	0x08001f0d
 8001ecc:	08001f51 	.word	0x08001f51
 8001ed0:	08001f89 	.word	0x08001f89
 8001ed4:	08001ff5 	.word	0x08001ff5
 8001ed8:	080171a4 	.word	0x080171a4
 8001edc:	080171cc 	.word	0x080171cc
 8001ee0:	080171d0 	.word	0x080171d0
 8001ee4:	080171e0 	.word	0x080171e0
 8001ee8:	080171e8 	.word	0x080171e8
 8001eec:	080171f0 	.word	0x080171f0
 8001ef0:	08001421 	.word	0x08001421
 8001ef4:	20004040 	.word	0x20004040
 8001ef8:	20004044 	.word	0x20004044
 8001efc:	080171f8 	.word	0x080171f8

08001f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f04:	b672      	cpsid	i
}
 8001f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <Error_Handler+0x8>

08001f0c <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001f16:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <microros_allocate+0x3c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4413      	add	r3, r2
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b09      	ldr	r3, [pc, #36]	@ (8001f48 <microros_allocate+0x3c>)
 8001f24:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001f26:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <microros_allocate+0x40>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4413      	add	r3, r2
 8001f30:	461a      	mov	r2, r3
 8001f32:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <microros_allocate+0x40>)
 8001f34:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f7ff f820 	bl	8000f7c <pvPortMallocMicroROS>
 8001f3c:	4603      	mov	r3, r0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20004068 	.word	0x20004068
 8001f4c:	2000406c 	.word	0x2000406c

08001f50 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00c      	beq.n	8001f7a <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff f92f 	bl	80011c4 <getBlockSize>
 8001f66:	4603      	mov	r3, r0
 8001f68:	4a06      	ldr	r2, [pc, #24]	@ (8001f84 <microros_deallocate+0x34>)
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	461a      	mov	r2, r3
 8001f70:	4b04      	ldr	r3, [pc, #16]	@ (8001f84 <microros_deallocate+0x34>)
 8001f72:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff f8c9 	bl	800110c <vPortFreeMicroROS>
  }
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	2000406c 	.word	0x2000406c

08001f88 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001f94:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <microros_reallocate+0x64>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <microros_reallocate+0x64>)
 8001fa2:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001fa4:	4b12      	ldr	r3, [pc, #72]	@ (8001ff0 <microros_reallocate+0x68>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	4413      	add	r3, r2
 8001fae:	461a      	mov	r2, r3
 8001fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ff0 <microros_reallocate+0x68>)
 8001fb2:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d104      	bne.n	8001fc4 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8001fba:	68b8      	ldr	r0, [r7, #8]
 8001fbc:	f7fe ffde 	bl	8000f7c <pvPortMallocMicroROS>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	e00e      	b.n	8001fe2 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f7ff f8fd 	bl	80011c4 <getBlockSize>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	4a08      	ldr	r2, [pc, #32]	@ (8001ff0 <microros_reallocate+0x68>)
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <microros_reallocate+0x68>)
 8001fd6:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8001fd8:	68b9      	ldr	r1, [r7, #8]
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	f7ff f910 	bl	8001200 <pvPortReallocMicroROS>
 8001fe0:	4603      	mov	r3, r0
  }
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20004068 	.word	0x20004068
 8001ff0:	2000406c 	.word	0x2000406c

08001ff4 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	fb02 f303 	mul.w	r3, r2, r3
 8002008:	4a0c      	ldr	r2, [pc, #48]	@ (800203c <microros_zero_allocate+0x48>)
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	4413      	add	r3, r2
 800200e:	461a      	mov	r2, r3
 8002010:	4b0a      	ldr	r3, [pc, #40]	@ (800203c <microros_zero_allocate+0x48>)
 8002012:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	fb02 f303 	mul.w	r3, r2, r3
 800201c:	4a08      	ldr	r2, [pc, #32]	@ (8002040 <microros_zero_allocate+0x4c>)
 800201e:	6812      	ldr	r2, [r2, #0]
 8002020:	4413      	add	r3, r2
 8002022:	461a      	mov	r2, r3
 8002024:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <microros_zero_allocate+0x4c>)
 8002026:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002028:	68b9      	ldr	r1, [r7, #8]
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f7ff f915 	bl	800125a <pvPortCallocMicroROS>
 8002030:	4603      	mov	r3, r0
 8002032:	4618      	mov	r0, r3
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20004068 	.word	0x20004068
 8002040:	2000406c 	.word	0x2000406c
 8002044:	00000000 	.word	0x00000000

08002048 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002048:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800204c:	b086      	sub	sp, #24
 800204e:	af00      	add	r7, sp, #0
 8002050:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 800205a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800205e:	a320      	add	r3, pc, #128	@ (adr r3, 80020e0 <UTILS_NanosecondsToTimespec+0x98>)
 8002060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002064:	f7fe fdc2 	bl	8000bec <__aeabi_ldivmod>
 8002068:	4602      	mov	r2, r0
 800206a:	460b      	mov	r3, r1
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002072:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002076:	a31a      	add	r3, pc, #104	@ (adr r3, 80020e0 <UTILS_NanosecondsToTimespec+0x98>)
 8002078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207c:	f7fe fdb6 	bl	8000bec <__aeabi_ldivmod>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	2b00      	cmp	r3, #0
 800208a:	da20      	bge.n	80020ce <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	4a11      	ldr	r2, [pc, #68]	@ (80020d8 <UTILS_NanosecondsToTimespec+0x90>)
 8002092:	fb82 1203 	smull	r1, r2, r2, r3
 8002096:	1712      	asrs	r2, r2, #28
 8002098:	17db      	asrs	r3, r3, #31
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	3301      	adds	r3, #1
 800209e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a6:	6979      	ldr	r1, [r7, #20]
 80020a8:	17c8      	asrs	r0, r1, #31
 80020aa:	460c      	mov	r4, r1
 80020ac:	4605      	mov	r5, r0
 80020ae:	ebb2 0804 	subs.w	r8, r2, r4
 80020b2:	eb63 0905 	sbc.w	r9, r3, r5
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	4906      	ldr	r1, [pc, #24]	@ (80020dc <UTILS_NanosecondsToTimespec+0x94>)
 80020c4:	fb01 f303 	mul.w	r3, r1, r3
 80020c8:	441a      	add	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	609a      	str	r2, [r3, #8]
    }
}
 80020ce:	bf00      	nop
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80020d8:	44b82fa1 	.word	0x44b82fa1
 80020dc:	3b9aca00 	.word	0x3b9aca00
 80020e0:	3b9aca00 	.word	0x3b9aca00
 80020e4:	00000000 	.word	0x00000000

080020e8 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80020e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020ec:	b08e      	sub	sp, #56	@ 0x38
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80020f2:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80020f4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80020f8:	2300      	movs	r3, #0
 80020fa:	6013      	str	r3, [r2, #0]
 80020fc:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	f04f 0300 	mov.w	r3, #0
 8002106:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800210a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800210e:	4618      	mov	r0, r3
 8002110:	f005 fc18 	bl	8007944 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002116:	17da      	asrs	r2, r3, #31
 8002118:	61bb      	str	r3, [r7, #24]
 800211a:	61fa      	str	r2, [r7, #28]
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	f04f 0300 	mov.w	r3, #0
 8002124:	69b9      	ldr	r1, [r7, #24]
 8002126:	000b      	movs	r3, r1
 8002128:	2200      	movs	r2, #0
 800212a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800212e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002130:	2200      	movs	r2, #0
 8002132:	461c      	mov	r4, r3
 8002134:	4615      	mov	r5, r2
 8002136:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800213a:	1911      	adds	r1, r2, r4
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	416b      	adcs	r3, r5
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002146:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800214a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800214e:	4602      	mov	r2, r0
 8002150:	460b      	mov	r3, r1
 8002152:	f04f 0400 	mov.w	r4, #0
 8002156:	f04f 0500 	mov.w	r5, #0
 800215a:	015d      	lsls	r5, r3, #5
 800215c:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002160:	0154      	lsls	r4, r2, #5
 8002162:	4622      	mov	r2, r4
 8002164:	462b      	mov	r3, r5
 8002166:	ebb2 0800 	subs.w	r8, r2, r0
 800216a:	eb63 0901 	sbc.w	r9, r3, r1
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	f04f 0300 	mov.w	r3, #0
 8002176:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800217a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800217e:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002182:	4690      	mov	r8, r2
 8002184:	4699      	mov	r9, r3
 8002186:	eb18 0a00 	adds.w	sl, r8, r0
 800218a:	eb49 0b01 	adc.w	fp, r9, r1
 800218e:	f04f 0200 	mov.w	r2, #0
 8002192:	f04f 0300 	mov.w	r3, #0
 8002196:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800219a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800219e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80021a2:	ebb2 040a 	subs.w	r4, r2, sl
 80021a6:	603c      	str	r4, [r7, #0]
 80021a8:	eb63 030b 	sbc.w	r3, r3, fp
 80021ac:	607b      	str	r3, [r7, #4]
 80021ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021b2:	4623      	mov	r3, r4
 80021b4:	181b      	adds	r3, r3, r0
 80021b6:	613b      	str	r3, [r7, #16]
 80021b8:	462b      	mov	r3, r5
 80021ba:	eb41 0303 	adc.w	r3, r1, r3
 80021be:	617b      	str	r3, [r7, #20]
 80021c0:	6a3a      	ldr	r2, [r7, #32]
 80021c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80021c6:	f7ff ff3f 	bl	8002048 <UTILS_NanosecondsToTimespec>

    return 0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	4618      	mov	r0, r3
 80021ce:	3738      	adds	r7, #56	@ 0x38
 80021d0:	46bd      	mov	sp, r7
 80021d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080021d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
 80021e2:	4b12      	ldr	r3, [pc, #72]	@ (800222c <HAL_MspInit+0x54>)
 80021e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e6:	4a11      	ldr	r2, [pc, #68]	@ (800222c <HAL_MspInit+0x54>)
 80021e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ee:	4b0f      	ldr	r3, [pc, #60]	@ (800222c <HAL_MspInit+0x54>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021f6:	607b      	str	r3, [r7, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	603b      	str	r3, [r7, #0]
 80021fe:	4b0b      	ldr	r3, [pc, #44]	@ (800222c <HAL_MspInit+0x54>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002202:	4a0a      	ldr	r2, [pc, #40]	@ (800222c <HAL_MspInit+0x54>)
 8002204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002208:	6413      	str	r3, [r2, #64]	@ 0x40
 800220a:	4b08      	ldr	r3, [pc, #32]	@ (800222c <HAL_MspInit+0x54>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002212:	603b      	str	r3, [r7, #0]
 8002214:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002216:	2200      	movs	r2, #0
 8002218:	210f      	movs	r1, #15
 800221a:	f06f 0001 	mvn.w	r0, #1
 800221e:	f000 fc8c 	bl	8002b3a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40023800 	.word	0x40023800

08002230 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0b      	ldr	r2, [pc, #44]	@ (800226c <HAL_TIM_Base_MspInit+0x3c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d10d      	bne.n	800225e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	4b0a      	ldr	r3, [pc, #40]	@ (8002270 <HAL_TIM_Base_MspInit+0x40>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224a:	4a09      	ldr	r2, [pc, #36]	@ (8002270 <HAL_TIM_Base_MspInit+0x40>)
 800224c:	f043 0302 	orr.w	r3, r3, #2
 8002250:	6413      	str	r3, [r2, #64]	@ 0x40
 8002252:	4b07      	ldr	r3, [pc, #28]	@ (8002270 <HAL_TIM_Base_MspInit+0x40>)
 8002254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800225e:	bf00      	nop
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	40000400 	.word	0x40000400
 8002270:	40023800 	.word	0x40023800

08002274 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08a      	sub	sp, #40	@ 0x28
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800227c:	f107 0314 	add.w	r3, r7, #20
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	60da      	str	r2, [r3, #12]
 800228a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a21      	ldr	r2, [pc, #132]	@ (8002318 <HAL_TIM_MspPostInit+0xa4>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d13b      	bne.n	800230e <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	4b20      	ldr	r3, [pc, #128]	@ (800231c <HAL_TIM_MspPostInit+0xa8>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	4a1f      	ldr	r2, [pc, #124]	@ (800231c <HAL_TIM_MspPostInit+0xa8>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a6:	4b1d      	ldr	r3, [pc, #116]	@ (800231c <HAL_TIM_MspPostInit+0xa8>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	4b19      	ldr	r3, [pc, #100]	@ (800231c <HAL_TIM_MspPostInit+0xa8>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	4a18      	ldr	r2, [pc, #96]	@ (800231c <HAL_TIM_MspPostInit+0xa8>)
 80022bc:	f043 0302 	orr.w	r3, r3, #2
 80022c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c2:	4b16      	ldr	r3, [pc, #88]	@ (800231c <HAL_TIM_MspPostInit+0xa8>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022ce:	23c0      	movs	r3, #192	@ 0xc0
 80022d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d2:	2302      	movs	r3, #2
 80022d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022da:	2300      	movs	r3, #0
 80022dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022de:	2302      	movs	r3, #2
 80022e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e2:	f107 0314 	add.w	r3, r7, #20
 80022e6:	4619      	mov	r1, r3
 80022e8:	480d      	ldr	r0, [pc, #52]	@ (8002320 <HAL_TIM_MspPostInit+0xac>)
 80022ea:	f001 f85f 	bl	80033ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022ee:	2303      	movs	r3, #3
 80022f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f2:	2302      	movs	r3, #2
 80022f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fa:	2300      	movs	r3, #0
 80022fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022fe:	2302      	movs	r3, #2
 8002300:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002302:	f107 0314 	add.w	r3, r7, #20
 8002306:	4619      	mov	r1, r3
 8002308:	4806      	ldr	r0, [pc, #24]	@ (8002324 <HAL_TIM_MspPostInit+0xb0>)
 800230a:	f001 f84f 	bl	80033ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800230e:	bf00      	nop
 8002310:	3728      	adds	r7, #40	@ 0x28
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40000400 	.word	0x40000400
 800231c:	40023800 	.word	0x40023800
 8002320:	40020000 	.word	0x40020000
 8002324:	40020400 	.word	0x40020400

08002328 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	@ 0x28
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a4d      	ldr	r2, [pc, #308]	@ (800247c <HAL_UART_MspInit+0x154>)
 8002346:	4293      	cmp	r3, r2
 8002348:	f040 8093 	bne.w	8002472 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800234c:	2300      	movs	r3, #0
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	4b4b      	ldr	r3, [pc, #300]	@ (8002480 <HAL_UART_MspInit+0x158>)
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	4a4a      	ldr	r2, [pc, #296]	@ (8002480 <HAL_UART_MspInit+0x158>)
 8002356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800235a:	6413      	str	r3, [r2, #64]	@ 0x40
 800235c:	4b48      	ldr	r3, [pc, #288]	@ (8002480 <HAL_UART_MspInit+0x158>)
 800235e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002360:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002368:	2300      	movs	r3, #0
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	4b44      	ldr	r3, [pc, #272]	@ (8002480 <HAL_UART_MspInit+0x158>)
 800236e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002370:	4a43      	ldr	r2, [pc, #268]	@ (8002480 <HAL_UART_MspInit+0x158>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	6313      	str	r3, [r2, #48]	@ 0x30
 8002378:	4b41      	ldr	r3, [pc, #260]	@ (8002480 <HAL_UART_MspInit+0x158>)
 800237a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002384:	230c      	movs	r3, #12
 8002386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002388:	2302      	movs	r3, #2
 800238a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002390:	2303      	movs	r3, #3
 8002392:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002394:	2307      	movs	r3, #7
 8002396:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	4619      	mov	r1, r3
 800239e:	4839      	ldr	r0, [pc, #228]	@ (8002484 <HAL_UART_MspInit+0x15c>)
 80023a0:	f001 f804 	bl	80033ac <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80023a4:	4b38      	ldr	r3, [pc, #224]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023a6:	4a39      	ldr	r2, [pc, #228]	@ (800248c <HAL_UART_MspInit+0x164>)
 80023a8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80023aa:	4b37      	ldr	r3, [pc, #220]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023ac:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023b2:	4b35      	ldr	r3, [pc, #212]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023b8:	4b33      	ldr	r3, [pc, #204]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023be:	4b32      	ldr	r3, [pc, #200]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023c6:	4b30      	ldr	r3, [pc, #192]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80023d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023d8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80023da:	4b2b      	ldr	r3, [pc, #172]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023dc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80023e0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023e2:	4b29      	ldr	r3, [pc, #164]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80023e8:	4827      	ldr	r0, [pc, #156]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023ea:	f000 fbdd 	bl	8002ba8 <HAL_DMA_Init>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80023f4:	f7ff fd84 	bl	8001f00 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a23      	ldr	r2, [pc, #140]	@ (8002488 <HAL_UART_MspInit+0x160>)
 80023fc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80023fe:	4a22      	ldr	r2, [pc, #136]	@ (8002488 <HAL_UART_MspInit+0x160>)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002404:	4b22      	ldr	r3, [pc, #136]	@ (8002490 <HAL_UART_MspInit+0x168>)
 8002406:	4a23      	ldr	r2, [pc, #140]	@ (8002494 <HAL_UART_MspInit+0x16c>)
 8002408:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800240a:	4b21      	ldr	r3, [pc, #132]	@ (8002490 <HAL_UART_MspInit+0x168>)
 800240c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002410:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002412:	4b1f      	ldr	r3, [pc, #124]	@ (8002490 <HAL_UART_MspInit+0x168>)
 8002414:	2240      	movs	r2, #64	@ 0x40
 8002416:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002418:	4b1d      	ldr	r3, [pc, #116]	@ (8002490 <HAL_UART_MspInit+0x168>)
 800241a:	2200      	movs	r2, #0
 800241c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800241e:	4b1c      	ldr	r3, [pc, #112]	@ (8002490 <HAL_UART_MspInit+0x168>)
 8002420:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002424:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002426:	4b1a      	ldr	r3, [pc, #104]	@ (8002490 <HAL_UART_MspInit+0x168>)
 8002428:	2200      	movs	r2, #0
 800242a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800242c:	4b18      	ldr	r3, [pc, #96]	@ (8002490 <HAL_UART_MspInit+0x168>)
 800242e:	2200      	movs	r2, #0
 8002430:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002432:	4b17      	ldr	r3, [pc, #92]	@ (8002490 <HAL_UART_MspInit+0x168>)
 8002434:	2200      	movs	r2, #0
 8002436:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002438:	4b15      	ldr	r3, [pc, #84]	@ (8002490 <HAL_UART_MspInit+0x168>)
 800243a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800243e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002440:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <HAL_UART_MspInit+0x168>)
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002446:	4812      	ldr	r0, [pc, #72]	@ (8002490 <HAL_UART_MspInit+0x168>)
 8002448:	f000 fbae 	bl	8002ba8 <HAL_DMA_Init>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002452:	f7ff fd55 	bl	8001f00 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a0d      	ldr	r2, [pc, #52]	@ (8002490 <HAL_UART_MspInit+0x168>)
 800245a:	639a      	str	r2, [r3, #56]	@ 0x38
 800245c:	4a0c      	ldr	r2, [pc, #48]	@ (8002490 <HAL_UART_MspInit+0x168>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002462:	2200      	movs	r2, #0
 8002464:	2105      	movs	r1, #5
 8002466:	2026      	movs	r0, #38	@ 0x26
 8002468:	f000 fb67 	bl	8002b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800246c:	2026      	movs	r0, #38	@ 0x26
 800246e:	f000 fb80 	bl	8002b72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002472:	bf00      	nop
 8002474:	3728      	adds	r7, #40	@ 0x28
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40004400 	.word	0x40004400
 8002480:	40023800 	.word	0x40023800
 8002484:	40020000 	.word	0x40020000
 8002488:	20003f7c 	.word	0x20003f7c
 800248c:	40026088 	.word	0x40026088
 8002490:	20003fdc 	.word	0x20003fdc
 8002494:	400260a0 	.word	0x400260a0

08002498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800249c:	bf00      	nop
 800249e:	e7fd      	b.n	800249c <NMI_Handler+0x4>

080024a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024a4:	bf00      	nop
 80024a6:	e7fd      	b.n	80024a4 <HardFault_Handler+0x4>

080024a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024ac:	bf00      	nop
 80024ae:	e7fd      	b.n	80024ac <MemManage_Handler+0x4>

080024b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024b4:	bf00      	nop
 80024b6:	e7fd      	b.n	80024b4 <BusFault_Handler+0x4>

080024b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024bc:	bf00      	nop
 80024be:	e7fd      	b.n	80024bc <UsageFault_Handler+0x4>

080024c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d2:	f000 fa37 	bl	8002944 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80024d6:	f005 fbb9 	bl	8007c4c <xTaskGetSchedulerState>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d001      	beq.n	80024e4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80024e0:	f006 f9b2 	bl	8008848 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024e4:	bf00      	nop
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80024ec:	2001      	movs	r0, #1
 80024ee:	f001 f913 	bl	8003718 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80024fa:	2002      	movs	r0, #2
 80024fc:	f001 f90c 	bl	8003718 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002500:	bf00      	nop
 8002502:	bd80      	pop	{r7, pc}

08002504 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002508:	4802      	ldr	r0, [pc, #8]	@ (8002514 <DMA1_Stream5_IRQHandler+0x10>)
 800250a:	f000 fce5 	bl	8002ed8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20003f7c 	.word	0x20003f7c

08002518 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800251c:	4802      	ldr	r0, [pc, #8]	@ (8002528 <DMA1_Stream6_IRQHandler+0x10>)
 800251e:	f000 fcdb 	bl	8002ed8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20003fdc 	.word	0x20003fdc

0800252c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002530:	4802      	ldr	r0, [pc, #8]	@ (800253c <USART2_IRQHandler+0x10>)
 8002532:	f002 fd2d 	bl	8004f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	20003f34 	.word	0x20003f34

08002540 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return 1;
 8002544:	2301      	movs	r3, #1
}
 8002546:	4618      	mov	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <_kill>:

int _kill(int pid, int sig)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800255a:	f013 ff05 	bl	8016368 <__errno>
 800255e:	4603      	mov	r3, r0
 8002560:	2216      	movs	r2, #22
 8002562:	601a      	str	r2, [r3, #0]
  return -1;
 8002564:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <_exit>:

void _exit (int status)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002578:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f7ff ffe7 	bl	8002550 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002582:	bf00      	nop
 8002584:	e7fd      	b.n	8002582 <_exit+0x12>

08002586 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b086      	sub	sp, #24
 800258a:	af00      	add	r7, sp, #0
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	60b9      	str	r1, [r7, #8]
 8002590:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	e00a      	b.n	80025ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002598:	f3af 8000 	nop.w
 800259c:	4601      	mov	r1, r0
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	1c5a      	adds	r2, r3, #1
 80025a2:	60ba      	str	r2, [r7, #8]
 80025a4:	b2ca      	uxtb	r2, r1
 80025a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	3301      	adds	r3, #1
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	dbf0      	blt.n	8002598 <_read+0x12>
  }

  return len;
 80025b6:	687b      	ldr	r3, [r7, #4]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	e009      	b.n	80025e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1c5a      	adds	r2, r3, #1
 80025d6:	60ba      	str	r2, [r7, #8]
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	3301      	adds	r3, #1
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	dbf1      	blt.n	80025d2 <_write+0x12>
  }
  return len;
 80025ee:	687b      	ldr	r3, [r7, #4]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <_close>:

int _close(int file)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002600:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002604:	4618      	mov	r0, r3
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002620:	605a      	str	r2, [r3, #4]
  return 0;
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <_isatty>:

int _isatty(int file)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002638:	2301      	movs	r3, #1
}
 800263a:	4618      	mov	r0, r3
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002646:	b480      	push	{r7}
 8002648:	b085      	sub	sp, #20
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002668:	4a14      	ldr	r2, [pc, #80]	@ (80026bc <_sbrk+0x5c>)
 800266a:	4b15      	ldr	r3, [pc, #84]	@ (80026c0 <_sbrk+0x60>)
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002674:	4b13      	ldr	r3, [pc, #76]	@ (80026c4 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800267c:	4b11      	ldr	r3, [pc, #68]	@ (80026c4 <_sbrk+0x64>)
 800267e:	4a12      	ldr	r2, [pc, #72]	@ (80026c8 <_sbrk+0x68>)
 8002680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002682:	4b10      	ldr	r3, [pc, #64]	@ (80026c4 <_sbrk+0x64>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	429a      	cmp	r2, r3
 800268e:	d207      	bcs.n	80026a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002690:	f013 fe6a 	bl	8016368 <__errno>
 8002694:	4603      	mov	r3, r0
 8002696:	220c      	movs	r2, #12
 8002698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800269a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800269e:	e009      	b.n	80026b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026a0:	4b08      	ldr	r3, [pc, #32]	@ (80026c4 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026a6:	4b07      	ldr	r3, [pc, #28]	@ (80026c4 <_sbrk+0x64>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4413      	add	r3, r2
 80026ae:	4a05      	ldr	r2, [pc, #20]	@ (80026c4 <_sbrk+0x64>)
 80026b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026b2:	68fb      	ldr	r3, [r7, #12]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	20020000 	.word	0x20020000
 80026c0:	00000400 	.word	0x00000400
 80026c4:	20004074 	.word	0x20004074
 80026c8:	2000dea0 	.word	0x2000dea0

080026cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026d0:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <SystemInit+0x20>)
 80026d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d6:	4a05      	ldr	r2, [pc, #20]	@ (80026ec <SystemInit+0x20>)
 80026d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026e0:	bf00      	nop
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80026fe:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002700:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002704:	4904      	ldr	r1, [pc, #16]	@ (8002718 <cubemx_transport_open+0x28>)
 8002706:	68f8      	ldr	r0, [r7, #12]
 8002708:	f002 fb9e 	bl	8004e48 <HAL_UART_Receive_DMA>
    return true;
 800270c:	2301      	movs	r3, #1
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20004078 	.word	0x20004078

0800271c <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800272a:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f002 fbb0 	bl	8004e92 <HAL_UART_DMAStop>
    return true;
 8002732:	2301      	movs	r3, #1
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002750:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b20      	cmp	r3, #32
 800275c:	d11c      	bne.n	8002798 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	b29b      	uxth	r3, r3
 8002762:	461a      	mov	r2, r3
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	6978      	ldr	r0, [r7, #20]
 8002768:	f002 fafe 	bl	8004d68 <HAL_UART_Transmit_DMA>
 800276c:	4603      	mov	r3, r0
 800276e:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002770:	e002      	b.n	8002778 <cubemx_transport_write+0x3c>
            osDelay(1);
 8002772:	2001      	movs	r0, #1
 8002774:	f003 fe1a 	bl	80063ac <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002778:	7cfb      	ldrb	r3, [r7, #19]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d105      	bne.n	800278a <cubemx_transport_write+0x4e>
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b20      	cmp	r3, #32
 8002788:	d1f3      	bne.n	8002772 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 800278a:	7cfb      	ldrb	r3, [r7, #19]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <cubemx_transport_write+0x58>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	e002      	b.n	800279a <cubemx_transport_write+0x5e>
 8002794:	2300      	movs	r3, #0
 8002796:	e000      	b.n	800279a <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002798:	2300      	movs	r3, #0
    }
}
 800279a:	4618      	mov	r0, r3
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b088      	sub	sp, #32
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80027b8:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80027be:	b672      	cpsid	i
}
 80027c0:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80027ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002840 <cubemx_transport_read+0x9c>)
 80027d0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80027d2:	b662      	cpsie	i
}
 80027d4:	bf00      	nop
        __enable_irq();
        ms_used++;
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	3301      	adds	r3, #1
 80027da:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80027dc:	2001      	movs	r0, #1
 80027de:	f003 fde5 	bl	80063ac <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80027e2:	4b18      	ldr	r3, [pc, #96]	@ (8002844 <cubemx_transport_read+0xa0>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	4b16      	ldr	r3, [pc, #88]	@ (8002840 <cubemx_transport_read+0x9c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d103      	bne.n	80027f6 <cubemx_transport_read+0x52>
 80027ee:	69fa      	ldr	r2, [r7, #28]
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	dbe3      	blt.n	80027be <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80027f6:	2300      	movs	r3, #0
 80027f8:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80027fa:	e011      	b.n	8002820 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80027fc:	4b11      	ldr	r3, [pc, #68]	@ (8002844 <cubemx_transport_read+0xa0>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68b9      	ldr	r1, [r7, #8]
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	440b      	add	r3, r1
 8002806:	4910      	ldr	r1, [pc, #64]	@ (8002848 <cubemx_transport_read+0xa4>)
 8002808:	5c8a      	ldrb	r2, [r1, r2]
 800280a:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 800280c:	4b0d      	ldr	r3, [pc, #52]	@ (8002844 <cubemx_transport_read+0xa0>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	3301      	adds	r3, #1
 8002812:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002816:	4a0b      	ldr	r2, [pc, #44]	@ (8002844 <cubemx_transport_read+0xa0>)
 8002818:	6013      	str	r3, [r2, #0]
        wrote++;
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	3301      	adds	r3, #1
 800281e:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002820:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <cubemx_transport_read+0xa0>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <cubemx_transport_read+0x9c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	429a      	cmp	r2, r3
 800282a:	d003      	beq.n	8002834 <cubemx_transport_read+0x90>
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	429a      	cmp	r2, r3
 8002832:	d3e3      	bcc.n	80027fc <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002834:	69bb      	ldr	r3, [r7, #24]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3720      	adds	r7, #32
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	2000487c 	.word	0x2000487c
 8002844:	20004878 	.word	0x20004878
 8002848:	20004078 	.word	0x20004078

0800284c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800284c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002884 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002850:	f7ff ff3c 	bl	80026cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002854:	480c      	ldr	r0, [pc, #48]	@ (8002888 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002856:	490d      	ldr	r1, [pc, #52]	@ (800288c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002858:	4a0d      	ldr	r2, [pc, #52]	@ (8002890 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800285a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800285c:	e002      	b.n	8002864 <LoopCopyDataInit>

0800285e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800285e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002860:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002862:	3304      	adds	r3, #4

08002864 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002864:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002866:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002868:	d3f9      	bcc.n	800285e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800286a:	4a0a      	ldr	r2, [pc, #40]	@ (8002894 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800286c:	4c0a      	ldr	r4, [pc, #40]	@ (8002898 <LoopFillZerobss+0x22>)
  movs r3, #0
 800286e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002870:	e001      	b.n	8002876 <LoopFillZerobss>

08002872 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002872:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002874:	3204      	adds	r2, #4

08002876 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002876:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002878:	d3fb      	bcc.n	8002872 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800287a:	f013 fd7b 	bl	8016374 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800287e:	f7ff f819 	bl	80018b4 <main>
  bx  lr    
 8002882:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002884:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800288c:	200002b8 	.word	0x200002b8
  ldr r2, =_sidata
 8002890:	0801813c 	.word	0x0801813c
  ldr r2, =_sbss
 8002894:	200002b8 	.word	0x200002b8
  ldr r4, =_ebss
 8002898:	2000de9c 	.word	0x2000de9c

0800289c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800289c:	e7fe      	b.n	800289c <ADC_IRQHandler>
	...

080028a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028a4:	4b0e      	ldr	r3, [pc, #56]	@ (80028e0 <HAL_Init+0x40>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a0d      	ldr	r2, [pc, #52]	@ (80028e0 <HAL_Init+0x40>)
 80028aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028b0:	4b0b      	ldr	r3, [pc, #44]	@ (80028e0 <HAL_Init+0x40>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0a      	ldr	r2, [pc, #40]	@ (80028e0 <HAL_Init+0x40>)
 80028b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028bc:	4b08      	ldr	r3, [pc, #32]	@ (80028e0 <HAL_Init+0x40>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a07      	ldr	r2, [pc, #28]	@ (80028e0 <HAL_Init+0x40>)
 80028c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028c8:	2003      	movs	r0, #3
 80028ca:	f000 f92b 	bl	8002b24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ce:	200f      	movs	r0, #15
 80028d0:	f000 f808 	bl	80028e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028d4:	f7ff fc80 	bl	80021d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40023c00 	.word	0x40023c00

080028e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028ec:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <HAL_InitTick+0x54>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b12      	ldr	r3, [pc, #72]	@ (800293c <HAL_InitTick+0x58>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	4619      	mov	r1, r3
 80028f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80028fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002902:	4618      	mov	r0, r3
 8002904:	f000 f943 	bl	8002b8e <HAL_SYSTICK_Config>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e00e      	b.n	8002930 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b0f      	cmp	r3, #15
 8002916:	d80a      	bhi.n	800292e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002918:	2200      	movs	r2, #0
 800291a:	6879      	ldr	r1, [r7, #4]
 800291c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002920:	f000 f90b 	bl	8002b3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002924:	4a06      	ldr	r2, [pc, #24]	@ (8002940 <HAL_InitTick+0x5c>)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e000      	b.n	8002930 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
}
 8002930:	4618      	mov	r0, r3
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	20000004 	.word	0x20000004
 800293c:	2000000c 	.word	0x2000000c
 8002940:	20000008 	.word	0x20000008

08002944 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002948:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <HAL_IncTick+0x20>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	4b06      	ldr	r3, [pc, #24]	@ (8002968 <HAL_IncTick+0x24>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4413      	add	r3, r2
 8002954:	4a04      	ldr	r2, [pc, #16]	@ (8002968 <HAL_IncTick+0x24>)
 8002956:	6013      	str	r3, [r2, #0]
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	2000000c 	.word	0x2000000c
 8002968:	20004880 	.word	0x20004880

0800296c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  return uwTick;
 8002970:	4b03      	ldr	r3, [pc, #12]	@ (8002980 <HAL_GetTick+0x14>)
 8002972:	681b      	ldr	r3, [r3, #0]
}
 8002974:	4618      	mov	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	20004880 	.word	0x20004880

08002984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002994:	4b0c      	ldr	r3, [pc, #48]	@ (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029a0:	4013      	ands	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029b6:	4a04      	ldr	r2, [pc, #16]	@ (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	60d3      	str	r3, [r2, #12]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029d0:	4b04      	ldr	r3, [pc, #16]	@ (80029e4 <__NVIC_GetPriorityGrouping+0x18>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	0a1b      	lsrs	r3, r3, #8
 80029d6:	f003 0307 	and.w	r3, r3, #7
}
 80029da:	4618      	mov	r0, r3
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	db0b      	blt.n	8002a12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	f003 021f 	and.w	r2, r3, #31
 8002a00:	4907      	ldr	r1, [pc, #28]	@ (8002a20 <__NVIC_EnableIRQ+0x38>)
 8002a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a06:	095b      	lsrs	r3, r3, #5
 8002a08:	2001      	movs	r0, #1
 8002a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	e000e100 	.word	0xe000e100

08002a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	6039      	str	r1, [r7, #0]
 8002a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	db0a      	blt.n	8002a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	b2da      	uxtb	r2, r3
 8002a3c:	490c      	ldr	r1, [pc, #48]	@ (8002a70 <__NVIC_SetPriority+0x4c>)
 8002a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a42:	0112      	lsls	r2, r2, #4
 8002a44:	b2d2      	uxtb	r2, r2
 8002a46:	440b      	add	r3, r1
 8002a48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a4c:	e00a      	b.n	8002a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	4908      	ldr	r1, [pc, #32]	@ (8002a74 <__NVIC_SetPriority+0x50>)
 8002a54:	79fb      	ldrb	r3, [r7, #7]
 8002a56:	f003 030f 	and.w	r3, r3, #15
 8002a5a:	3b04      	subs	r3, #4
 8002a5c:	0112      	lsls	r2, r2, #4
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	440b      	add	r3, r1
 8002a62:	761a      	strb	r2, [r3, #24]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	e000e100 	.word	0xe000e100
 8002a74:	e000ed00 	.word	0xe000ed00

08002a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b089      	sub	sp, #36	@ 0x24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f1c3 0307 	rsb	r3, r3, #7
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	bf28      	it	cs
 8002a96:	2304      	movcs	r3, #4
 8002a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	3304      	adds	r3, #4
 8002a9e:	2b06      	cmp	r3, #6
 8002aa0:	d902      	bls.n	8002aa8 <NVIC_EncodePriority+0x30>
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	3b03      	subs	r3, #3
 8002aa6:	e000      	b.n	8002aaa <NVIC_EncodePriority+0x32>
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	43da      	mvns	r2, r3
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	401a      	ands	r2, r3
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ac0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aca:	43d9      	mvns	r1, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad0:	4313      	orrs	r3, r2
         );
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3724      	adds	r7, #36	@ 0x24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
	...

08002ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002af0:	d301      	bcc.n	8002af6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002af2:	2301      	movs	r3, #1
 8002af4:	e00f      	b.n	8002b16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002af6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b20 <SysTick_Config+0x40>)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3b01      	subs	r3, #1
 8002afc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002afe:	210f      	movs	r1, #15
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b04:	f7ff ff8e 	bl	8002a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b08:	4b05      	ldr	r3, [pc, #20]	@ (8002b20 <SysTick_Config+0x40>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b0e:	4b04      	ldr	r3, [pc, #16]	@ (8002b20 <SysTick_Config+0x40>)
 8002b10:	2207      	movs	r2, #7
 8002b12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	e000e010 	.word	0xe000e010

08002b24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff ff29 	bl	8002984 <__NVIC_SetPriorityGrouping>
}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b086      	sub	sp, #24
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	4603      	mov	r3, r0
 8002b42:	60b9      	str	r1, [r7, #8]
 8002b44:	607a      	str	r2, [r7, #4]
 8002b46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b4c:	f7ff ff3e 	bl	80029cc <__NVIC_GetPriorityGrouping>
 8002b50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	68b9      	ldr	r1, [r7, #8]
 8002b56:	6978      	ldr	r0, [r7, #20]
 8002b58:	f7ff ff8e 	bl	8002a78 <NVIC_EncodePriority>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b62:	4611      	mov	r1, r2
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ff5d 	bl	8002a24 <__NVIC_SetPriority>
}
 8002b6a:	bf00      	nop
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff ff31 	bl	80029e8 <__NVIC_EnableIRQ>
}
 8002b86:	bf00      	nop
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff ffa2 	bl	8002ae0 <SysTick_Config>
 8002b9c:	4603      	mov	r3, r0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
	...

08002ba8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002bb4:	f7ff feda 	bl	800296c <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e099      	b.n	8002cf8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 0201 	bic.w	r2, r2, #1
 8002be2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002be4:	e00f      	b.n	8002c06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002be6:	f7ff fec1 	bl	800296c <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	2b05      	cmp	r3, #5
 8002bf2:	d908      	bls.n	8002c06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2203      	movs	r2, #3
 8002bfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e078      	b.n	8002cf8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1e8      	bne.n	8002be6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	4b38      	ldr	r3, [pc, #224]	@ (8002d00 <HAL_DMA_Init+0x158>)
 8002c20:	4013      	ands	r3, r2
 8002c22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5c:	2b04      	cmp	r3, #4
 8002c5e:	d107      	bne.n	8002c70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	f023 0307 	bic.w	r3, r3, #7
 8002c86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8c:	697a      	ldr	r2, [r7, #20]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d117      	bne.n	8002cca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d00e      	beq.n	8002cca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f000 fb01 	bl	80032b4 <DMA_CheckFifoParam>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d008      	beq.n	8002cca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2240      	movs	r2, #64	@ 0x40
 8002cbc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e016      	b.n	8002cf8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 fab8 	bl	8003248 <DMA_CalcBaseAndBitshift>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce0:	223f      	movs	r2, #63	@ 0x3f
 8002ce2:	409a      	lsls	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3718      	adds	r7, #24
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	f010803f 	.word	0xf010803f

08002d04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
 8002d10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d12:	2300      	movs	r3, #0
 8002d14:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d101      	bne.n	8002d2a <HAL_DMA_Start_IT+0x26>
 8002d26:	2302      	movs	r3, #2
 8002d28:	e040      	b.n	8002dac <HAL_DMA_Start_IT+0xa8>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d12f      	bne.n	8002d9e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2202      	movs	r2, #2
 8002d42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	68b9      	ldr	r1, [r7, #8]
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f000 fa4a 	bl	80031ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d5c:	223f      	movs	r2, #63	@ 0x3f
 8002d5e:	409a      	lsls	r2, r3
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f042 0216 	orr.w	r2, r2, #22
 8002d72:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d007      	beq.n	8002d8c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0208 	orr.w	r2, r2, #8
 8002d8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0201 	orr.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	e005      	b.n	8002daa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002da6:	2302      	movs	r3, #2
 8002da8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3718      	adds	r7, #24
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002dc2:	f7ff fdd3 	bl	800296c <HAL_GetTick>
 8002dc6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d008      	beq.n	8002de6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2280      	movs	r2, #128	@ 0x80
 8002dd8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e052      	b.n	8002e8c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0216 	bic.w	r2, r2, #22
 8002df4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	695a      	ldr	r2, [r3, #20]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e04:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d103      	bne.n	8002e16 <HAL_DMA_Abort+0x62>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d007      	beq.n	8002e26 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0208 	bic.w	r2, r2, #8
 8002e24:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0201 	bic.w	r2, r2, #1
 8002e34:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e36:	e013      	b.n	8002e60 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e38:	f7ff fd98 	bl	800296c <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b05      	cmp	r3, #5
 8002e44:	d90c      	bls.n	8002e60 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2220      	movs	r2, #32
 8002e4a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2203      	movs	r2, #3
 8002e50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e015      	b.n	8002e8c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1e4      	bne.n	8002e38 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e72:	223f      	movs	r2, #63	@ 0x3f
 8002e74:	409a      	lsls	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d004      	beq.n	8002eb2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2280      	movs	r2, #128	@ 0x80
 8002eac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e00c      	b.n	8002ecc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2205      	movs	r2, #5
 8002eb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0201 	bic.w	r2, r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ee4:	4b8e      	ldr	r3, [pc, #568]	@ (8003120 <HAL_DMA_IRQHandler+0x248>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a8e      	ldr	r2, [pc, #568]	@ (8003124 <HAL_DMA_IRQHandler+0x24c>)
 8002eea:	fba2 2303 	umull	r2, r3, r2, r3
 8002eee:	0a9b      	lsrs	r3, r3, #10
 8002ef0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f02:	2208      	movs	r2, #8
 8002f04:	409a      	lsls	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d01a      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0304 	and.w	r3, r3, #4
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d013      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 0204 	bic.w	r2, r2, #4
 8002f2a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f30:	2208      	movs	r2, #8
 8002f32:	409a      	lsls	r2, r3
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f3c:	f043 0201 	orr.w	r2, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f48:	2201      	movs	r2, #1
 8002f4a:	409a      	lsls	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d012      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00b      	beq.n	8002f7a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f66:	2201      	movs	r2, #1
 8002f68:	409a      	lsls	r2, r3
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f72:	f043 0202 	orr.w	r2, r3, #2
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f7e:	2204      	movs	r2, #4
 8002f80:	409a      	lsls	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d012      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00b      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9c:	2204      	movs	r2, #4
 8002f9e:	409a      	lsls	r2, r3
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa8:	f043 0204 	orr.w	r2, r3, #4
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb4:	2210      	movs	r2, #16
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d043      	beq.n	8003048 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0308 	and.w	r3, r3, #8
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d03c      	beq.n	8003048 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd2:	2210      	movs	r2, #16
 8002fd4:	409a      	lsls	r2, r3
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d018      	beq.n	800301a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d108      	bne.n	8003008 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d024      	beq.n	8003048 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	4798      	blx	r3
 8003006:	e01f      	b.n	8003048 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800300c:	2b00      	cmp	r3, #0
 800300e:	d01b      	beq.n	8003048 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	4798      	blx	r3
 8003018:	e016      	b.n	8003048 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003024:	2b00      	cmp	r3, #0
 8003026:	d107      	bne.n	8003038 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0208 	bic.w	r2, r2, #8
 8003036:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	2b00      	cmp	r3, #0
 800303e:	d003      	beq.n	8003048 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304c:	2220      	movs	r2, #32
 800304e:	409a      	lsls	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	4013      	ands	r3, r2
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 808f 	beq.w	8003178 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0310 	and.w	r3, r3, #16
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 8087 	beq.w	8003178 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306e:	2220      	movs	r2, #32
 8003070:	409a      	lsls	r2, r3
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b05      	cmp	r3, #5
 8003080:	d136      	bne.n	80030f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 0216 	bic.w	r2, r2, #22
 8003090:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695a      	ldr	r2, [r3, #20]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d103      	bne.n	80030b2 <HAL_DMA_IRQHandler+0x1da>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d007      	beq.n	80030c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 0208 	bic.w	r2, r2, #8
 80030c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c6:	223f      	movs	r2, #63	@ 0x3f
 80030c8:	409a      	lsls	r2, r3
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d07e      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	4798      	blx	r3
        }
        return;
 80030ee:	e079      	b.n	80031e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d01d      	beq.n	800313a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d10d      	bne.n	8003128 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003110:	2b00      	cmp	r3, #0
 8003112:	d031      	beq.n	8003178 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	4798      	blx	r3
 800311c:	e02c      	b.n	8003178 <HAL_DMA_IRQHandler+0x2a0>
 800311e:	bf00      	nop
 8003120:	20000004 	.word	0x20000004
 8003124:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800312c:	2b00      	cmp	r3, #0
 800312e:	d023      	beq.n	8003178 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	4798      	blx	r3
 8003138:	e01e      	b.n	8003178 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10f      	bne.n	8003168 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0210 	bic.w	r2, r2, #16
 8003156:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800317c:	2b00      	cmp	r3, #0
 800317e:	d032      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	2b00      	cmp	r3, #0
 800318a:	d022      	beq.n	80031d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2205      	movs	r2, #5
 8003190:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0201 	bic.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	3301      	adds	r3, #1
 80031a8:	60bb      	str	r3, [r7, #8]
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d307      	bcc.n	80031c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f2      	bne.n	80031a4 <HAL_DMA_IRQHandler+0x2cc>
 80031be:	e000      	b.n	80031c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d005      	beq.n	80031e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	4798      	blx	r3
 80031e2:	e000      	b.n	80031e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80031e4:	bf00      	nop
    }
  }
}
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
 80031f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003208:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	2b40      	cmp	r3, #64	@ 0x40
 8003218:	d108      	bne.n	800322c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800322a:	e007      	b.n	800323c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	60da      	str	r2, [r3, #12]
}
 800323c:	bf00      	nop
 800323e:	3714      	adds	r7, #20
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003248:	b480      	push	{r7}
 800324a:	b085      	sub	sp, #20
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	b2db      	uxtb	r3, r3
 8003256:	3b10      	subs	r3, #16
 8003258:	4a14      	ldr	r2, [pc, #80]	@ (80032ac <DMA_CalcBaseAndBitshift+0x64>)
 800325a:	fba2 2303 	umull	r2, r3, r2, r3
 800325e:	091b      	lsrs	r3, r3, #4
 8003260:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003262:	4a13      	ldr	r2, [pc, #76]	@ (80032b0 <DMA_CalcBaseAndBitshift+0x68>)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4413      	add	r3, r2
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	461a      	mov	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2b03      	cmp	r3, #3
 8003274:	d909      	bls.n	800328a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800327e:	f023 0303 	bic.w	r3, r3, #3
 8003282:	1d1a      	adds	r2, r3, #4
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	659a      	str	r2, [r3, #88]	@ 0x58
 8003288:	e007      	b.n	800329a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003292:	f023 0303 	bic.w	r3, r3, #3
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3714      	adds	r7, #20
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	aaaaaaab 	.word	0xaaaaaaab
 80032b0:	08017284 	.word	0x08017284

080032b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032bc:	2300      	movs	r3, #0
 80032be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d11f      	bne.n	800330e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	2b03      	cmp	r3, #3
 80032d2:	d856      	bhi.n	8003382 <DMA_CheckFifoParam+0xce>
 80032d4:	a201      	add	r2, pc, #4	@ (adr r2, 80032dc <DMA_CheckFifoParam+0x28>)
 80032d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032da:	bf00      	nop
 80032dc:	080032ed 	.word	0x080032ed
 80032e0:	080032ff 	.word	0x080032ff
 80032e4:	080032ed 	.word	0x080032ed
 80032e8:	08003383 	.word	0x08003383
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d046      	beq.n	8003386 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032fc:	e043      	b.n	8003386 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003302:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003306:	d140      	bne.n	800338a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800330c:	e03d      	b.n	800338a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003316:	d121      	bne.n	800335c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	2b03      	cmp	r3, #3
 800331c:	d837      	bhi.n	800338e <DMA_CheckFifoParam+0xda>
 800331e:	a201      	add	r2, pc, #4	@ (adr r2, 8003324 <DMA_CheckFifoParam+0x70>)
 8003320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003324:	08003335 	.word	0x08003335
 8003328:	0800333b 	.word	0x0800333b
 800332c:	08003335 	.word	0x08003335
 8003330:	0800334d 	.word	0x0800334d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
      break;
 8003338:	e030      	b.n	800339c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d025      	beq.n	8003392 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800334a:	e022      	b.n	8003392 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003350:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003354:	d11f      	bne.n	8003396 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800335a:	e01c      	b.n	8003396 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b02      	cmp	r3, #2
 8003360:	d903      	bls.n	800336a <DMA_CheckFifoParam+0xb6>
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2b03      	cmp	r3, #3
 8003366:	d003      	beq.n	8003370 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003368:	e018      	b.n	800339c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	73fb      	strb	r3, [r7, #15]
      break;
 800336e:	e015      	b.n	800339c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003374:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00e      	beq.n	800339a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	73fb      	strb	r3, [r7, #15]
      break;
 8003380:	e00b      	b.n	800339a <DMA_CheckFifoParam+0xe6>
      break;
 8003382:	bf00      	nop
 8003384:	e00a      	b.n	800339c <DMA_CheckFifoParam+0xe8>
      break;
 8003386:	bf00      	nop
 8003388:	e008      	b.n	800339c <DMA_CheckFifoParam+0xe8>
      break;
 800338a:	bf00      	nop
 800338c:	e006      	b.n	800339c <DMA_CheckFifoParam+0xe8>
      break;
 800338e:	bf00      	nop
 8003390:	e004      	b.n	800339c <DMA_CheckFifoParam+0xe8>
      break;
 8003392:	bf00      	nop
 8003394:	e002      	b.n	800339c <DMA_CheckFifoParam+0xe8>
      break;   
 8003396:	bf00      	nop
 8003398:	e000      	b.n	800339c <DMA_CheckFifoParam+0xe8>
      break;
 800339a:	bf00      	nop
    }
  } 
  
  return status; 
 800339c:	7bfb      	ldrb	r3, [r7, #15]
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop

080033ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b089      	sub	sp, #36	@ 0x24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033be:	2300      	movs	r3, #0
 80033c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033c2:	2300      	movs	r3, #0
 80033c4:	61fb      	str	r3, [r7, #28]
 80033c6:	e159      	b.n	800367c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033c8:	2201      	movs	r2, #1
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	4013      	ands	r3, r2
 80033da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	f040 8148 	bne.w	8003676 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f003 0303 	and.w	r3, r3, #3
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d005      	beq.n	80033fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d130      	bne.n	8003460 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	2203      	movs	r2, #3
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43db      	mvns	r3, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4013      	ands	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	69ba      	ldr	r2, [r7, #24]
 8003424:	4313      	orrs	r3, r2
 8003426:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003434:	2201      	movs	r2, #1
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43db      	mvns	r3, r3
 800343e:	69ba      	ldr	r2, [r7, #24]
 8003440:	4013      	ands	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	091b      	lsrs	r3, r3, #4
 800344a:	f003 0201 	and.w	r2, r3, #1
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4313      	orrs	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f003 0303 	and.w	r3, r3, #3
 8003468:	2b03      	cmp	r3, #3
 800346a:	d017      	beq.n	800349c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	2203      	movs	r2, #3
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	43db      	mvns	r3, r3
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4013      	ands	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	689a      	ldr	r2, [r3, #8]
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	4313      	orrs	r3, r2
 8003494:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f003 0303 	and.w	r3, r3, #3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d123      	bne.n	80034f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	08da      	lsrs	r2, r3, #3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	3208      	adds	r2, #8
 80034b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	f003 0307 	and.w	r3, r3, #7
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	220f      	movs	r2, #15
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	691a      	ldr	r2, [r3, #16]
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4313      	orrs	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	08da      	lsrs	r2, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	3208      	adds	r2, #8
 80034ea:	69b9      	ldr	r1, [r7, #24]
 80034ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	2203      	movs	r2, #3
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4013      	ands	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f003 0203 	and.w	r2, r3, #3
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4313      	orrs	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 80a2 	beq.w	8003676 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	4b57      	ldr	r3, [pc, #348]	@ (8003694 <HAL_GPIO_Init+0x2e8>)
 8003538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353a:	4a56      	ldr	r2, [pc, #344]	@ (8003694 <HAL_GPIO_Init+0x2e8>)
 800353c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003540:	6453      	str	r3, [r2, #68]	@ 0x44
 8003542:	4b54      	ldr	r3, [pc, #336]	@ (8003694 <HAL_GPIO_Init+0x2e8>)
 8003544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800354e:	4a52      	ldr	r2, [pc, #328]	@ (8003698 <HAL_GPIO_Init+0x2ec>)
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	089b      	lsrs	r3, r3, #2
 8003554:	3302      	adds	r3, #2
 8003556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800355a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	220f      	movs	r2, #15
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43db      	mvns	r3, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4013      	ands	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a49      	ldr	r2, [pc, #292]	@ (800369c <HAL_GPIO_Init+0x2f0>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d019      	beq.n	80035ae <HAL_GPIO_Init+0x202>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a48      	ldr	r2, [pc, #288]	@ (80036a0 <HAL_GPIO_Init+0x2f4>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d013      	beq.n	80035aa <HAL_GPIO_Init+0x1fe>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a47      	ldr	r2, [pc, #284]	@ (80036a4 <HAL_GPIO_Init+0x2f8>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d00d      	beq.n	80035a6 <HAL_GPIO_Init+0x1fa>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a46      	ldr	r2, [pc, #280]	@ (80036a8 <HAL_GPIO_Init+0x2fc>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d007      	beq.n	80035a2 <HAL_GPIO_Init+0x1f6>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a45      	ldr	r2, [pc, #276]	@ (80036ac <HAL_GPIO_Init+0x300>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d101      	bne.n	800359e <HAL_GPIO_Init+0x1f2>
 800359a:	2304      	movs	r3, #4
 800359c:	e008      	b.n	80035b0 <HAL_GPIO_Init+0x204>
 800359e:	2307      	movs	r3, #7
 80035a0:	e006      	b.n	80035b0 <HAL_GPIO_Init+0x204>
 80035a2:	2303      	movs	r3, #3
 80035a4:	e004      	b.n	80035b0 <HAL_GPIO_Init+0x204>
 80035a6:	2302      	movs	r3, #2
 80035a8:	e002      	b.n	80035b0 <HAL_GPIO_Init+0x204>
 80035aa:	2301      	movs	r3, #1
 80035ac:	e000      	b.n	80035b0 <HAL_GPIO_Init+0x204>
 80035ae:	2300      	movs	r3, #0
 80035b0:	69fa      	ldr	r2, [r7, #28]
 80035b2:	f002 0203 	and.w	r2, r2, #3
 80035b6:	0092      	lsls	r2, r2, #2
 80035b8:	4093      	lsls	r3, r2
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	4313      	orrs	r3, r2
 80035be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035c0:	4935      	ldr	r1, [pc, #212]	@ (8003698 <HAL_GPIO_Init+0x2ec>)
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	089b      	lsrs	r3, r3, #2
 80035c6:	3302      	adds	r3, #2
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035ce:	4b38      	ldr	r3, [pc, #224]	@ (80036b0 <HAL_GPIO_Init+0x304>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	43db      	mvns	r3, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4013      	ands	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035f2:	4a2f      	ldr	r2, [pc, #188]	@ (80036b0 <HAL_GPIO_Init+0x304>)
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035f8:	4b2d      	ldr	r3, [pc, #180]	@ (80036b0 <HAL_GPIO_Init+0x304>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	43db      	mvns	r3, r3
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	4013      	ands	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	4313      	orrs	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800361c:	4a24      	ldr	r2, [pc, #144]	@ (80036b0 <HAL_GPIO_Init+0x304>)
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003622:	4b23      	ldr	r3, [pc, #140]	@ (80036b0 <HAL_GPIO_Init+0x304>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	43db      	mvns	r3, r3
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	4013      	ands	r3, r2
 8003630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	4313      	orrs	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003646:	4a1a      	ldr	r2, [pc, #104]	@ (80036b0 <HAL_GPIO_Init+0x304>)
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800364c:	4b18      	ldr	r3, [pc, #96]	@ (80036b0 <HAL_GPIO_Init+0x304>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	43db      	mvns	r3, r3
 8003656:	69ba      	ldr	r2, [r7, #24]
 8003658:	4013      	ands	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d003      	beq.n	8003670 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	4313      	orrs	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003670:	4a0f      	ldr	r2, [pc, #60]	@ (80036b0 <HAL_GPIO_Init+0x304>)
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	3301      	adds	r3, #1
 800367a:	61fb      	str	r3, [r7, #28]
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	2b0f      	cmp	r3, #15
 8003680:	f67f aea2 	bls.w	80033c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003684:	bf00      	nop
 8003686:	bf00      	nop
 8003688:	3724      	adds	r7, #36	@ 0x24
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40023800 	.word	0x40023800
 8003698:	40013800 	.word	0x40013800
 800369c:	40020000 	.word	0x40020000
 80036a0:	40020400 	.word	0x40020400
 80036a4:	40020800 	.word	0x40020800
 80036a8:	40020c00 	.word	0x40020c00
 80036ac:	40021000 	.word	0x40021000
 80036b0:	40013c00 	.word	0x40013c00

080036b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	691a      	ldr	r2, [r3, #16]
 80036c4:	887b      	ldrh	r3, [r7, #2]
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d002      	beq.n	80036d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036cc:	2301      	movs	r3, #1
 80036ce:	73fb      	strb	r3, [r7, #15]
 80036d0:	e001      	b.n	80036d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036d2:	2300      	movs	r3, #0
 80036d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	460b      	mov	r3, r1
 80036ee:	807b      	strh	r3, [r7, #2]
 80036f0:	4613      	mov	r3, r2
 80036f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036f4:	787b      	ldrb	r3, [r7, #1]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036fa:	887a      	ldrh	r2, [r7, #2]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003700:	e003      	b.n	800370a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003702:	887b      	ldrh	r3, [r7, #2]
 8003704:	041a      	lsls	r2, r3, #16
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	619a      	str	r2, [r3, #24]
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
	...

08003718 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	4603      	mov	r3, r0
 8003720:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003722:	4b08      	ldr	r3, [pc, #32]	@ (8003744 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003724:	695a      	ldr	r2, [r3, #20]
 8003726:	88fb      	ldrh	r3, [r7, #6]
 8003728:	4013      	ands	r3, r2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d006      	beq.n	800373c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800372e:	4a05      	ldr	r2, [pc, #20]	@ (8003744 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003730:	88fb      	ldrh	r3, [r7, #6]
 8003732:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003734:	88fb      	ldrh	r3, [r7, #6]
 8003736:	4618      	mov	r0, r3
 8003738:	f7fe f870 	bl	800181c <HAL_GPIO_EXTI_Callback>
  }
}
 800373c:	bf00      	nop
 800373e:	3708      	adds	r7, #8
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	40013c00 	.word	0x40013c00

08003748 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e267      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d075      	beq.n	8003852 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003766:	4b88      	ldr	r3, [pc, #544]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 030c 	and.w	r3, r3, #12
 800376e:	2b04      	cmp	r3, #4
 8003770:	d00c      	beq.n	800378c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003772:	4b85      	ldr	r3, [pc, #532]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800377a:	2b08      	cmp	r3, #8
 800377c:	d112      	bne.n	80037a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800377e:	4b82      	ldr	r3, [pc, #520]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003786:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800378a:	d10b      	bne.n	80037a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800378c:	4b7e      	ldr	r3, [pc, #504]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d05b      	beq.n	8003850 <HAL_RCC_OscConfig+0x108>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d157      	bne.n	8003850 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e242      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037ac:	d106      	bne.n	80037bc <HAL_RCC_OscConfig+0x74>
 80037ae:	4b76      	ldr	r3, [pc, #472]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a75      	ldr	r2, [pc, #468]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037b8:	6013      	str	r3, [r2, #0]
 80037ba:	e01d      	b.n	80037f8 <HAL_RCC_OscConfig+0xb0>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037c4:	d10c      	bne.n	80037e0 <HAL_RCC_OscConfig+0x98>
 80037c6:	4b70      	ldr	r3, [pc, #448]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a6f      	ldr	r2, [pc, #444]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037d0:	6013      	str	r3, [r2, #0]
 80037d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a6c      	ldr	r2, [pc, #432]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	e00b      	b.n	80037f8 <HAL_RCC_OscConfig+0xb0>
 80037e0:	4b69      	ldr	r3, [pc, #420]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a68      	ldr	r2, [pc, #416]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ea:	6013      	str	r3, [r2, #0]
 80037ec:	4b66      	ldr	r3, [pc, #408]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a65      	ldr	r2, [pc, #404]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80037f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d013      	beq.n	8003828 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003800:	f7ff f8b4 	bl	800296c <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003808:	f7ff f8b0 	bl	800296c <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b64      	cmp	r3, #100	@ 0x64
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e207      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800381a:	4b5b      	ldr	r3, [pc, #364]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0f0      	beq.n	8003808 <HAL_RCC_OscConfig+0xc0>
 8003826:	e014      	b.n	8003852 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003828:	f7ff f8a0 	bl	800296c <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003830:	f7ff f89c 	bl	800296c <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b64      	cmp	r3, #100	@ 0x64
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e1f3      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003842:	4b51      	ldr	r3, [pc, #324]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0xe8>
 800384e:	e000      	b.n	8003852 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d063      	beq.n	8003926 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800385e:	4b4a      	ldr	r3, [pc, #296]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 030c 	and.w	r3, r3, #12
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00b      	beq.n	8003882 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800386a:	4b47      	ldr	r3, [pc, #284]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003872:	2b08      	cmp	r3, #8
 8003874:	d11c      	bne.n	80038b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003876:	4b44      	ldr	r3, [pc, #272]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d116      	bne.n	80038b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003882:	4b41      	ldr	r3, [pc, #260]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d005      	beq.n	800389a <HAL_RCC_OscConfig+0x152>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d001      	beq.n	800389a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e1c7      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800389a:	4b3b      	ldr	r3, [pc, #236]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	00db      	lsls	r3, r3, #3
 80038a8:	4937      	ldr	r1, [pc, #220]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ae:	e03a      	b.n	8003926 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d020      	beq.n	80038fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038b8:	4b34      	ldr	r3, [pc, #208]	@ (800398c <HAL_RCC_OscConfig+0x244>)
 80038ba:	2201      	movs	r2, #1
 80038bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038be:	f7ff f855 	bl	800296c <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038c6:	f7ff f851 	bl	800296c <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e1a8      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d0f0      	beq.n	80038c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038e4:	4b28      	ldr	r3, [pc, #160]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	00db      	lsls	r3, r3, #3
 80038f2:	4925      	ldr	r1, [pc, #148]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	600b      	str	r3, [r1, #0]
 80038f8:	e015      	b.n	8003926 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038fa:	4b24      	ldr	r3, [pc, #144]	@ (800398c <HAL_RCC_OscConfig+0x244>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003900:	f7ff f834 	bl	800296c <HAL_GetTick>
 8003904:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003906:	e008      	b.n	800391a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003908:	f7ff f830 	bl	800296c <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d901      	bls.n	800391a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e187      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800391a:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1f0      	bne.n	8003908 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0308 	and.w	r3, r3, #8
 800392e:	2b00      	cmp	r3, #0
 8003930:	d036      	beq.n	80039a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d016      	beq.n	8003968 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800393a:	4b15      	ldr	r3, [pc, #84]	@ (8003990 <HAL_RCC_OscConfig+0x248>)
 800393c:	2201      	movs	r2, #1
 800393e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003940:	f7ff f814 	bl	800296c <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003948:	f7ff f810 	bl	800296c <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e167      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800395a:	4b0b      	ldr	r3, [pc, #44]	@ (8003988 <HAL_RCC_OscConfig+0x240>)
 800395c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d0f0      	beq.n	8003948 <HAL_RCC_OscConfig+0x200>
 8003966:	e01b      	b.n	80039a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003968:	4b09      	ldr	r3, [pc, #36]	@ (8003990 <HAL_RCC_OscConfig+0x248>)
 800396a:	2200      	movs	r2, #0
 800396c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800396e:	f7fe fffd 	bl	800296c <HAL_GetTick>
 8003972:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003974:	e00e      	b.n	8003994 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003976:	f7fe fff9 	bl	800296c <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	2b02      	cmp	r3, #2
 8003982:	d907      	bls.n	8003994 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e150      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
 8003988:	40023800 	.word	0x40023800
 800398c:	42470000 	.word	0x42470000
 8003990:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003994:	4b88      	ldr	r3, [pc, #544]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003996:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1ea      	bne.n	8003976 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 8097 	beq.w	8003adc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ae:	2300      	movs	r3, #0
 80039b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039b2:	4b81      	ldr	r3, [pc, #516]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 80039b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d10f      	bne.n	80039de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	60bb      	str	r3, [r7, #8]
 80039c2:	4b7d      	ldr	r3, [pc, #500]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 80039c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c6:	4a7c      	ldr	r2, [pc, #496]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 80039c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80039ce:	4b7a      	ldr	r3, [pc, #488]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039d6:	60bb      	str	r3, [r7, #8]
 80039d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039da:	2301      	movs	r3, #1
 80039dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039de:	4b77      	ldr	r3, [pc, #476]	@ (8003bbc <HAL_RCC_OscConfig+0x474>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d118      	bne.n	8003a1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039ea:	4b74      	ldr	r3, [pc, #464]	@ (8003bbc <HAL_RCC_OscConfig+0x474>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a73      	ldr	r2, [pc, #460]	@ (8003bbc <HAL_RCC_OscConfig+0x474>)
 80039f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039f6:	f7fe ffb9 	bl	800296c <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039fc:	e008      	b.n	8003a10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039fe:	f7fe ffb5 	bl	800296c <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e10c      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a10:	4b6a      	ldr	r3, [pc, #424]	@ (8003bbc <HAL_RCC_OscConfig+0x474>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0f0      	beq.n	80039fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d106      	bne.n	8003a32 <HAL_RCC_OscConfig+0x2ea>
 8003a24:	4b64      	ldr	r3, [pc, #400]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a28:	4a63      	ldr	r2, [pc, #396]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a2a:	f043 0301 	orr.w	r3, r3, #1
 8003a2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a30:	e01c      	b.n	8003a6c <HAL_RCC_OscConfig+0x324>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2b05      	cmp	r3, #5
 8003a38:	d10c      	bne.n	8003a54 <HAL_RCC_OscConfig+0x30c>
 8003a3a:	4b5f      	ldr	r3, [pc, #380]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a3e:	4a5e      	ldr	r2, [pc, #376]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a40:	f043 0304 	orr.w	r3, r3, #4
 8003a44:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a46:	4b5c      	ldr	r3, [pc, #368]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4a:	4a5b      	ldr	r2, [pc, #364]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a52:	e00b      	b.n	8003a6c <HAL_RCC_OscConfig+0x324>
 8003a54:	4b58      	ldr	r3, [pc, #352]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a58:	4a57      	ldr	r2, [pc, #348]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a5a:	f023 0301 	bic.w	r3, r3, #1
 8003a5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a60:	4b55      	ldr	r3, [pc, #340]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a64:	4a54      	ldr	r2, [pc, #336]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a66:	f023 0304 	bic.w	r3, r3, #4
 8003a6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d015      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a74:	f7fe ff7a 	bl	800296c <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7a:	e00a      	b.n	8003a92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a7c:	f7fe ff76 	bl	800296c <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e0cb      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a92:	4b49      	ldr	r3, [pc, #292]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0ee      	beq.n	8003a7c <HAL_RCC_OscConfig+0x334>
 8003a9e:	e014      	b.n	8003aca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa0:	f7fe ff64 	bl	800296c <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aa6:	e00a      	b.n	8003abe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aa8:	f7fe ff60 	bl	800296c <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e0b5      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003abe:	4b3e      	ldr	r3, [pc, #248]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1ee      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003aca:	7dfb      	ldrb	r3, [r7, #23]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d105      	bne.n	8003adc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ad0:	4b39      	ldr	r3, [pc, #228]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad4:	4a38      	ldr	r2, [pc, #224]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003ad6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ada:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 80a1 	beq.w	8003c28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ae6:	4b34      	ldr	r3, [pc, #208]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f003 030c 	and.w	r3, r3, #12
 8003aee:	2b08      	cmp	r3, #8
 8003af0:	d05c      	beq.n	8003bac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d141      	bne.n	8003b7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afa:	4b31      	ldr	r3, [pc, #196]	@ (8003bc0 <HAL_RCC_OscConfig+0x478>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b00:	f7fe ff34 	bl	800296c <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b08:	f7fe ff30 	bl	800296c <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e087      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b1a:	4b27      	ldr	r3, [pc, #156]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	69da      	ldr	r2, [r3, #28]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b34:	019b      	lsls	r3, r3, #6
 8003b36:	431a      	orrs	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3c:	085b      	lsrs	r3, r3, #1
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	041b      	lsls	r3, r3, #16
 8003b42:	431a      	orrs	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b48:	061b      	lsls	r3, r3, #24
 8003b4a:	491b      	ldr	r1, [pc, #108]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b50:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc0 <HAL_RCC_OscConfig+0x478>)
 8003b52:	2201      	movs	r2, #1
 8003b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b56:	f7fe ff09 	bl	800296c <HAL_GetTick>
 8003b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b5c:	e008      	b.n	8003b70 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b5e:	f7fe ff05 	bl	800296c <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d901      	bls.n	8003b70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e05c      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b70:	4b11      	ldr	r3, [pc, #68]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d0f0      	beq.n	8003b5e <HAL_RCC_OscConfig+0x416>
 8003b7c:	e054      	b.n	8003c28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b7e:	4b10      	ldr	r3, [pc, #64]	@ (8003bc0 <HAL_RCC_OscConfig+0x478>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b84:	f7fe fef2 	bl	800296c <HAL_GetTick>
 8003b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b8c:	f7fe feee 	bl	800296c <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e045      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b9e:	4b06      	ldr	r3, [pc, #24]	@ (8003bb8 <HAL_RCC_OscConfig+0x470>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1f0      	bne.n	8003b8c <HAL_RCC_OscConfig+0x444>
 8003baa:	e03d      	b.n	8003c28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d107      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e038      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	40007000 	.word	0x40007000
 8003bc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003c34 <HAL_RCC_OscConfig+0x4ec>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d028      	beq.n	8003c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d121      	bne.n	8003c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d11a      	bne.n	8003c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bfa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d111      	bne.n	8003c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0a:	085b      	lsrs	r3, r3, #1
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d107      	bne.n	8003c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d001      	beq.n	8003c28 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e000      	b.n	8003c2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3718      	adds	r7, #24
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	40023800 	.word	0x40023800

08003c38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e0cc      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c4c:	4b68      	ldr	r3, [pc, #416]	@ (8003df0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	683a      	ldr	r2, [r7, #0]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d90c      	bls.n	8003c74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c5a:	4b65      	ldr	r3, [pc, #404]	@ (8003df0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c62:	4b63      	ldr	r3, [pc, #396]	@ (8003df0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0307 	and.w	r3, r3, #7
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d001      	beq.n	8003c74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e0b8      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d020      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0304 	and.w	r3, r3, #4
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d005      	beq.n	8003c98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c8c:	4b59      	ldr	r3, [pc, #356]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	4a58      	ldr	r2, [pc, #352]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d005      	beq.n	8003cb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ca4:	4b53      	ldr	r3, [pc, #332]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	4a52      	ldr	r2, [pc, #328]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003caa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003cae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cb0:	4b50      	ldr	r3, [pc, #320]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	494d      	ldr	r1, [pc, #308]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d044      	beq.n	8003d58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d107      	bne.n	8003ce6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cd6:	4b47      	ldr	r3, [pc, #284]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d119      	bne.n	8003d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e07f      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d003      	beq.n	8003cf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cf2:	2b03      	cmp	r3, #3
 8003cf4:	d107      	bne.n	8003d06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cf6:	4b3f      	ldr	r3, [pc, #252]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d109      	bne.n	8003d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e06f      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d06:	4b3b      	ldr	r3, [pc, #236]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d101      	bne.n	8003d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e067      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d16:	4b37      	ldr	r3, [pc, #220]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f023 0203 	bic.w	r2, r3, #3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	4934      	ldr	r1, [pc, #208]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d28:	f7fe fe20 	bl	800296c <HAL_GetTick>
 8003d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d2e:	e00a      	b.n	8003d46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d30:	f7fe fe1c 	bl	800296c <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e04f      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d46:	4b2b      	ldr	r3, [pc, #172]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f003 020c 	and.w	r2, r3, #12
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d1eb      	bne.n	8003d30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d58:	4b25      	ldr	r3, [pc, #148]	@ (8003df0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0307 	and.w	r3, r3, #7
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d20c      	bcs.n	8003d80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d66:	4b22      	ldr	r3, [pc, #136]	@ (8003df0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d68:	683a      	ldr	r2, [r7, #0]
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d6e:	4b20      	ldr	r3, [pc, #128]	@ (8003df0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0307 	and.w	r3, r3, #7
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d001      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e032      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0304 	and.w	r3, r3, #4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d008      	beq.n	8003d9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d8c:	4b19      	ldr	r3, [pc, #100]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	4916      	ldr	r1, [pc, #88]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d009      	beq.n	8003dbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003daa:	4b12      	ldr	r3, [pc, #72]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	490e      	ldr	r1, [pc, #56]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003dbe:	f000 f821 	bl	8003e04 <HAL_RCC_GetSysClockFreq>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003df4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	091b      	lsrs	r3, r3, #4
 8003dca:	f003 030f 	and.w	r3, r3, #15
 8003dce:	490a      	ldr	r1, [pc, #40]	@ (8003df8 <HAL_RCC_ClockConfig+0x1c0>)
 8003dd0:	5ccb      	ldrb	r3, [r1, r3]
 8003dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8003dd6:	4a09      	ldr	r2, [pc, #36]	@ (8003dfc <HAL_RCC_ClockConfig+0x1c4>)
 8003dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003dda:	4b09      	ldr	r3, [pc, #36]	@ (8003e00 <HAL_RCC_ClockConfig+0x1c8>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fe fd80 	bl	80028e4 <HAL_InitTick>

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40023c00 	.word	0x40023c00
 8003df4:	40023800 	.word	0x40023800
 8003df8:	0801726c 	.word	0x0801726c
 8003dfc:	20000004 	.word	0x20000004
 8003e00:	20000008 	.word	0x20000008

08003e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e08:	b094      	sub	sp, #80	@ 0x50
 8003e0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e10:	2300      	movs	r3, #0
 8003e12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e14:	2300      	movs	r3, #0
 8003e16:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e1c:	4b79      	ldr	r3, [pc, #484]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f003 030c 	and.w	r3, r3, #12
 8003e24:	2b08      	cmp	r3, #8
 8003e26:	d00d      	beq.n	8003e44 <HAL_RCC_GetSysClockFreq+0x40>
 8003e28:	2b08      	cmp	r3, #8
 8003e2a:	f200 80e1 	bhi.w	8003ff0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <HAL_RCC_GetSysClockFreq+0x34>
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	d003      	beq.n	8003e3e <HAL_RCC_GetSysClockFreq+0x3a>
 8003e36:	e0db      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e38:	4b73      	ldr	r3, [pc, #460]	@ (8004008 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003e3c:	e0db      	b.n	8003ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e3e:	4b73      	ldr	r3, [pc, #460]	@ (800400c <HAL_RCC_GetSysClockFreq+0x208>)
 8003e40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e42:	e0d8      	b.n	8003ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e44:	4b6f      	ldr	r3, [pc, #444]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e4c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e4e:	4b6d      	ldr	r3, [pc, #436]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d063      	beq.n	8003f22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e5a:	4b6a      	ldr	r3, [pc, #424]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	099b      	lsrs	r3, r3, #6
 8003e60:	2200      	movs	r2, #0
 8003e62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e6e:	2300      	movs	r3, #0
 8003e70:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e76:	4622      	mov	r2, r4
 8003e78:	462b      	mov	r3, r5
 8003e7a:	f04f 0000 	mov.w	r0, #0
 8003e7e:	f04f 0100 	mov.w	r1, #0
 8003e82:	0159      	lsls	r1, r3, #5
 8003e84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e88:	0150      	lsls	r0, r2, #5
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	4621      	mov	r1, r4
 8003e90:	1a51      	subs	r1, r2, r1
 8003e92:	6139      	str	r1, [r7, #16]
 8003e94:	4629      	mov	r1, r5
 8003e96:	eb63 0301 	sbc.w	r3, r3, r1
 8003e9a:	617b      	str	r3, [r7, #20]
 8003e9c:	f04f 0200 	mov.w	r2, #0
 8003ea0:	f04f 0300 	mov.w	r3, #0
 8003ea4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ea8:	4659      	mov	r1, fp
 8003eaa:	018b      	lsls	r3, r1, #6
 8003eac:	4651      	mov	r1, sl
 8003eae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003eb2:	4651      	mov	r1, sl
 8003eb4:	018a      	lsls	r2, r1, #6
 8003eb6:	4651      	mov	r1, sl
 8003eb8:	ebb2 0801 	subs.w	r8, r2, r1
 8003ebc:	4659      	mov	r1, fp
 8003ebe:	eb63 0901 	sbc.w	r9, r3, r1
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	f04f 0300 	mov.w	r3, #0
 8003eca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ece:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ed2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ed6:	4690      	mov	r8, r2
 8003ed8:	4699      	mov	r9, r3
 8003eda:	4623      	mov	r3, r4
 8003edc:	eb18 0303 	adds.w	r3, r8, r3
 8003ee0:	60bb      	str	r3, [r7, #8]
 8003ee2:	462b      	mov	r3, r5
 8003ee4:	eb49 0303 	adc.w	r3, r9, r3
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	f04f 0300 	mov.w	r3, #0
 8003ef2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ef6:	4629      	mov	r1, r5
 8003ef8:	024b      	lsls	r3, r1, #9
 8003efa:	4621      	mov	r1, r4
 8003efc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f00:	4621      	mov	r1, r4
 8003f02:	024a      	lsls	r2, r1, #9
 8003f04:	4610      	mov	r0, r2
 8003f06:	4619      	mov	r1, r3
 8003f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f14:	f7fc feba 	bl	8000c8c <__aeabi_uldivmod>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f20:	e058      	b.n	8003fd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f22:	4b38      	ldr	r3, [pc, #224]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	099b      	lsrs	r3, r3, #6
 8003f28:	2200      	movs	r2, #0
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	4611      	mov	r1, r2
 8003f2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f32:	623b      	str	r3, [r7, #32]
 8003f34:	2300      	movs	r3, #0
 8003f36:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f3c:	4642      	mov	r2, r8
 8003f3e:	464b      	mov	r3, r9
 8003f40:	f04f 0000 	mov.w	r0, #0
 8003f44:	f04f 0100 	mov.w	r1, #0
 8003f48:	0159      	lsls	r1, r3, #5
 8003f4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f4e:	0150      	lsls	r0, r2, #5
 8003f50:	4602      	mov	r2, r0
 8003f52:	460b      	mov	r3, r1
 8003f54:	4641      	mov	r1, r8
 8003f56:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f5a:	4649      	mov	r1, r9
 8003f5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f60:	f04f 0200 	mov.w	r2, #0
 8003f64:	f04f 0300 	mov.w	r3, #0
 8003f68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f74:	ebb2 040a 	subs.w	r4, r2, sl
 8003f78:	eb63 050b 	sbc.w	r5, r3, fp
 8003f7c:	f04f 0200 	mov.w	r2, #0
 8003f80:	f04f 0300 	mov.w	r3, #0
 8003f84:	00eb      	lsls	r3, r5, #3
 8003f86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f8a:	00e2      	lsls	r2, r4, #3
 8003f8c:	4614      	mov	r4, r2
 8003f8e:	461d      	mov	r5, r3
 8003f90:	4643      	mov	r3, r8
 8003f92:	18e3      	adds	r3, r4, r3
 8003f94:	603b      	str	r3, [r7, #0]
 8003f96:	464b      	mov	r3, r9
 8003f98:	eb45 0303 	adc.w	r3, r5, r3
 8003f9c:	607b      	str	r3, [r7, #4]
 8003f9e:	f04f 0200 	mov.w	r2, #0
 8003fa2:	f04f 0300 	mov.w	r3, #0
 8003fa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003faa:	4629      	mov	r1, r5
 8003fac:	028b      	lsls	r3, r1, #10
 8003fae:	4621      	mov	r1, r4
 8003fb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fb4:	4621      	mov	r1, r4
 8003fb6:	028a      	lsls	r2, r1, #10
 8003fb8:	4610      	mov	r0, r2
 8003fba:	4619      	mov	r1, r3
 8003fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	61bb      	str	r3, [r7, #24]
 8003fc2:	61fa      	str	r2, [r7, #28]
 8003fc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fc8:	f7fc fe60 	bl	8000c8c <__aeabi_uldivmod>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	460b      	mov	r3, r1
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	0c1b      	lsrs	r3, r3, #16
 8003fda:	f003 0303 	and.w	r3, r3, #3
 8003fde:	3301      	adds	r3, #1
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003fe4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fe6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fee:	e002      	b.n	8003ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ff0:	4b05      	ldr	r3, [pc, #20]	@ (8004008 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ff4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3750      	adds	r7, #80	@ 0x50
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004002:	bf00      	nop
 8004004:	40023800 	.word	0x40023800
 8004008:	00f42400 	.word	0x00f42400
 800400c:	007a1200 	.word	0x007a1200

08004010 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004014:	4b03      	ldr	r3, [pc, #12]	@ (8004024 <HAL_RCC_GetHCLKFreq+0x14>)
 8004016:	681b      	ldr	r3, [r3, #0]
}
 8004018:	4618      	mov	r0, r3
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	20000004 	.word	0x20000004

08004028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800402c:	f7ff fff0 	bl	8004010 <HAL_RCC_GetHCLKFreq>
 8004030:	4602      	mov	r2, r0
 8004032:	4b05      	ldr	r3, [pc, #20]	@ (8004048 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	0a9b      	lsrs	r3, r3, #10
 8004038:	f003 0307 	and.w	r3, r3, #7
 800403c:	4903      	ldr	r1, [pc, #12]	@ (800404c <HAL_RCC_GetPCLK1Freq+0x24>)
 800403e:	5ccb      	ldrb	r3, [r1, r3]
 8004040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004044:	4618      	mov	r0, r3
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40023800 	.word	0x40023800
 800404c:	0801727c 	.word	0x0801727c

08004050 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004054:	f7ff ffdc 	bl	8004010 <HAL_RCC_GetHCLKFreq>
 8004058:	4602      	mov	r2, r0
 800405a:	4b05      	ldr	r3, [pc, #20]	@ (8004070 <HAL_RCC_GetPCLK2Freq+0x20>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	0b5b      	lsrs	r3, r3, #13
 8004060:	f003 0307 	and.w	r3, r3, #7
 8004064:	4903      	ldr	r1, [pc, #12]	@ (8004074 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004066:	5ccb      	ldrb	r3, [r1, r3]
 8004068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800406c:	4618      	mov	r0, r3
 800406e:	bd80      	pop	{r7, pc}
 8004070:	40023800 	.word	0x40023800
 8004074:	0801727c 	.word	0x0801727c

08004078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e041      	b.n	800410e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d106      	bne.n	80040a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7fe f8c6 	bl	8002230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	3304      	adds	r3, #4
 80040b4:	4619      	mov	r1, r3
 80040b6:	4610      	mov	r0, r2
 80040b8:	f000 fac0 	bl	800463c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b082      	sub	sp, #8
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d101      	bne.n	8004128 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e041      	b.n	80041ac <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	d106      	bne.n	8004142 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 f839 	bl	80041b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2202      	movs	r2, #2
 8004146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3304      	adds	r3, #4
 8004152:	4619      	mov	r1, r3
 8004154:	4610      	mov	r0, r2
 8004156:	f000 fa71 	bl	800463c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3708      	adds	r7, #8
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d109      	bne.n	80041ec <HAL_TIM_PWM_Start+0x24>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	bf14      	ite	ne
 80041e4:	2301      	movne	r3, #1
 80041e6:	2300      	moveq	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	e022      	b.n	8004232 <HAL_TIM_PWM_Start+0x6a>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d109      	bne.n	8004206 <HAL_TIM_PWM_Start+0x3e>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	bf14      	ite	ne
 80041fe:	2301      	movne	r3, #1
 8004200:	2300      	moveq	r3, #0
 8004202:	b2db      	uxtb	r3, r3
 8004204:	e015      	b.n	8004232 <HAL_TIM_PWM_Start+0x6a>
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	2b08      	cmp	r3, #8
 800420a:	d109      	bne.n	8004220 <HAL_TIM_PWM_Start+0x58>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b01      	cmp	r3, #1
 8004216:	bf14      	ite	ne
 8004218:	2301      	movne	r3, #1
 800421a:	2300      	moveq	r3, #0
 800421c:	b2db      	uxtb	r3, r3
 800421e:	e008      	b.n	8004232 <HAL_TIM_PWM_Start+0x6a>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b01      	cmp	r3, #1
 800422a:	bf14      	ite	ne
 800422c:	2301      	movne	r3, #1
 800422e:	2300      	moveq	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d001      	beq.n	800423a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e068      	b.n	800430c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d104      	bne.n	800424a <HAL_TIM_PWM_Start+0x82>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004248:	e013      	b.n	8004272 <HAL_TIM_PWM_Start+0xaa>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	2b04      	cmp	r3, #4
 800424e:	d104      	bne.n	800425a <HAL_TIM_PWM_Start+0x92>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004258:	e00b      	b.n	8004272 <HAL_TIM_PWM_Start+0xaa>
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	2b08      	cmp	r3, #8
 800425e:	d104      	bne.n	800426a <HAL_TIM_PWM_Start+0xa2>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004268:	e003      	b.n	8004272 <HAL_TIM_PWM_Start+0xaa>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2202      	movs	r2, #2
 800426e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2201      	movs	r2, #1
 8004278:	6839      	ldr	r1, [r7, #0]
 800427a:	4618      	mov	r0, r3
 800427c:	f000 fc90 	bl	8004ba0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a23      	ldr	r2, [pc, #140]	@ (8004314 <HAL_TIM_PWM_Start+0x14c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d107      	bne.n	800429a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004298:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a1d      	ldr	r2, [pc, #116]	@ (8004314 <HAL_TIM_PWM_Start+0x14c>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d018      	beq.n	80042d6 <HAL_TIM_PWM_Start+0x10e>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042ac:	d013      	beq.n	80042d6 <HAL_TIM_PWM_Start+0x10e>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a19      	ldr	r2, [pc, #100]	@ (8004318 <HAL_TIM_PWM_Start+0x150>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d00e      	beq.n	80042d6 <HAL_TIM_PWM_Start+0x10e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a17      	ldr	r2, [pc, #92]	@ (800431c <HAL_TIM_PWM_Start+0x154>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d009      	beq.n	80042d6 <HAL_TIM_PWM_Start+0x10e>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a16      	ldr	r2, [pc, #88]	@ (8004320 <HAL_TIM_PWM_Start+0x158>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d004      	beq.n	80042d6 <HAL_TIM_PWM_Start+0x10e>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a14      	ldr	r2, [pc, #80]	@ (8004324 <HAL_TIM_PWM_Start+0x15c>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d111      	bne.n	80042fa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f003 0307 	and.w	r3, r3, #7
 80042e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2b06      	cmp	r3, #6
 80042e6:	d010      	beq.n	800430a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0201 	orr.w	r2, r2, #1
 80042f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f8:	e007      	b.n	800430a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f042 0201 	orr.w	r2, r2, #1
 8004308:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40010000 	.word	0x40010000
 8004318:	40000400 	.word	0x40000400
 800431c:	40000800 	.word	0x40000800
 8004320:	40000c00 	.word	0x40000c00
 8004324:	40014000 	.word	0x40014000

08004328 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800433e:	2b01      	cmp	r3, #1
 8004340:	d101      	bne.n	8004346 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004342:	2302      	movs	r3, #2
 8004344:	e0ae      	b.n	80044a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b0c      	cmp	r3, #12
 8004352:	f200 809f 	bhi.w	8004494 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004356:	a201      	add	r2, pc, #4	@ (adr r2, 800435c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435c:	08004391 	.word	0x08004391
 8004360:	08004495 	.word	0x08004495
 8004364:	08004495 	.word	0x08004495
 8004368:	08004495 	.word	0x08004495
 800436c:	080043d1 	.word	0x080043d1
 8004370:	08004495 	.word	0x08004495
 8004374:	08004495 	.word	0x08004495
 8004378:	08004495 	.word	0x08004495
 800437c:	08004413 	.word	0x08004413
 8004380:	08004495 	.word	0x08004495
 8004384:	08004495 	.word	0x08004495
 8004388:	08004495 	.word	0x08004495
 800438c:	08004453 	.word	0x08004453
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68b9      	ldr	r1, [r7, #8]
 8004396:	4618      	mov	r0, r3
 8004398:	f000 f9dc 	bl	8004754 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	699a      	ldr	r2, [r3, #24]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f042 0208 	orr.w	r2, r2, #8
 80043aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	699a      	ldr	r2, [r3, #24]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0204 	bic.w	r2, r2, #4
 80043ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	6999      	ldr	r1, [r3, #24]
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	691a      	ldr	r2, [r3, #16]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	619a      	str	r2, [r3, #24]
      break;
 80043ce:	e064      	b.n	800449a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68b9      	ldr	r1, [r7, #8]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fa22 	bl	8004820 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	699a      	ldr	r2, [r3, #24]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	699a      	ldr	r2, [r3, #24]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6999      	ldr	r1, [r3, #24]
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	021a      	lsls	r2, r3, #8
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	430a      	orrs	r2, r1
 800440e:	619a      	str	r2, [r3, #24]
      break;
 8004410:	e043      	b.n	800449a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68b9      	ldr	r1, [r7, #8]
 8004418:	4618      	mov	r0, r3
 800441a:	f000 fa6d 	bl	80048f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	69da      	ldr	r2, [r3, #28]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0208 	orr.w	r2, r2, #8
 800442c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69da      	ldr	r2, [r3, #28]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 0204 	bic.w	r2, r2, #4
 800443c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	69d9      	ldr	r1, [r3, #28]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	691a      	ldr	r2, [r3, #16]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	61da      	str	r2, [r3, #28]
      break;
 8004450:	e023      	b.n	800449a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68b9      	ldr	r1, [r7, #8]
 8004458:	4618      	mov	r0, r3
 800445a:	f000 fab7 	bl	80049cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	69da      	ldr	r2, [r3, #28]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800446c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	69da      	ldr	r2, [r3, #28]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800447c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	69d9      	ldr	r1, [r3, #28]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	021a      	lsls	r2, r3, #8
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	61da      	str	r2, [r3, #28]
      break;
 8004492:	e002      	b.n	800449a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	75fb      	strb	r3, [r7, #23]
      break;
 8004498:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3718      	adds	r7, #24
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d101      	bne.n	80044c8 <HAL_TIM_ConfigClockSource+0x1c>
 80044c4:	2302      	movs	r3, #2
 80044c6:	e0b4      	b.n	8004632 <HAL_TIM_ConfigClockSource+0x186>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80044e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004500:	d03e      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0xd4>
 8004502:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004506:	f200 8087 	bhi.w	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 800450a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800450e:	f000 8086 	beq.w	800461e <HAL_TIM_ConfigClockSource+0x172>
 8004512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004516:	d87f      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004518:	2b70      	cmp	r3, #112	@ 0x70
 800451a:	d01a      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0xa6>
 800451c:	2b70      	cmp	r3, #112	@ 0x70
 800451e:	d87b      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004520:	2b60      	cmp	r3, #96	@ 0x60
 8004522:	d050      	beq.n	80045c6 <HAL_TIM_ConfigClockSource+0x11a>
 8004524:	2b60      	cmp	r3, #96	@ 0x60
 8004526:	d877      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004528:	2b50      	cmp	r3, #80	@ 0x50
 800452a:	d03c      	beq.n	80045a6 <HAL_TIM_ConfigClockSource+0xfa>
 800452c:	2b50      	cmp	r3, #80	@ 0x50
 800452e:	d873      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004530:	2b40      	cmp	r3, #64	@ 0x40
 8004532:	d058      	beq.n	80045e6 <HAL_TIM_ConfigClockSource+0x13a>
 8004534:	2b40      	cmp	r3, #64	@ 0x40
 8004536:	d86f      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004538:	2b30      	cmp	r3, #48	@ 0x30
 800453a:	d064      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 800453c:	2b30      	cmp	r3, #48	@ 0x30
 800453e:	d86b      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004540:	2b20      	cmp	r3, #32
 8004542:	d060      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 8004544:	2b20      	cmp	r3, #32
 8004546:	d867      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004548:	2b00      	cmp	r3, #0
 800454a:	d05c      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 800454c:	2b10      	cmp	r3, #16
 800454e:	d05a      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 8004550:	e062      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004562:	f000 fafd 	bl	8004b60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004574:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68ba      	ldr	r2, [r7, #8]
 800457c:	609a      	str	r2, [r3, #8]
      break;
 800457e:	e04f      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004590:	f000 fae6 	bl	8004b60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045a2:	609a      	str	r2, [r3, #8]
      break;
 80045a4:	e03c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045b2:	461a      	mov	r2, r3
 80045b4:	f000 fa5a 	bl	8004a6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2150      	movs	r1, #80	@ 0x50
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 fab3 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 80045c4:	e02c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045d2:	461a      	mov	r2, r3
 80045d4:	f000 fa79 	bl	8004aca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2160      	movs	r1, #96	@ 0x60
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 faa3 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 80045e4:	e01c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045f2:	461a      	mov	r2, r3
 80045f4:	f000 fa3a 	bl	8004a6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2140      	movs	r1, #64	@ 0x40
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 fa93 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004604:	e00c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4619      	mov	r1, r3
 8004610:	4610      	mov	r0, r2
 8004612:	f000 fa8a 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004616:	e003      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	73fb      	strb	r3, [r7, #15]
      break;
 800461c:	e000      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800461e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004630:	7bfb      	ldrb	r3, [r7, #15]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
	...

0800463c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a3a      	ldr	r2, [pc, #232]	@ (8004738 <TIM_Base_SetConfig+0xfc>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d00f      	beq.n	8004674 <TIM_Base_SetConfig+0x38>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800465a:	d00b      	beq.n	8004674 <TIM_Base_SetConfig+0x38>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a37      	ldr	r2, [pc, #220]	@ (800473c <TIM_Base_SetConfig+0x100>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d007      	beq.n	8004674 <TIM_Base_SetConfig+0x38>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a36      	ldr	r2, [pc, #216]	@ (8004740 <TIM_Base_SetConfig+0x104>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d003      	beq.n	8004674 <TIM_Base_SetConfig+0x38>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a35      	ldr	r2, [pc, #212]	@ (8004744 <TIM_Base_SetConfig+0x108>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d108      	bne.n	8004686 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800467a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	4313      	orrs	r3, r2
 8004684:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a2b      	ldr	r2, [pc, #172]	@ (8004738 <TIM_Base_SetConfig+0xfc>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d01b      	beq.n	80046c6 <TIM_Base_SetConfig+0x8a>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004694:	d017      	beq.n	80046c6 <TIM_Base_SetConfig+0x8a>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a28      	ldr	r2, [pc, #160]	@ (800473c <TIM_Base_SetConfig+0x100>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d013      	beq.n	80046c6 <TIM_Base_SetConfig+0x8a>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a27      	ldr	r2, [pc, #156]	@ (8004740 <TIM_Base_SetConfig+0x104>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d00f      	beq.n	80046c6 <TIM_Base_SetConfig+0x8a>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a26      	ldr	r2, [pc, #152]	@ (8004744 <TIM_Base_SetConfig+0x108>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d00b      	beq.n	80046c6 <TIM_Base_SetConfig+0x8a>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a25      	ldr	r2, [pc, #148]	@ (8004748 <TIM_Base_SetConfig+0x10c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d007      	beq.n	80046c6 <TIM_Base_SetConfig+0x8a>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a24      	ldr	r2, [pc, #144]	@ (800474c <TIM_Base_SetConfig+0x110>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d003      	beq.n	80046c6 <TIM_Base_SetConfig+0x8a>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a23      	ldr	r2, [pc, #140]	@ (8004750 <TIM_Base_SetConfig+0x114>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d108      	bne.n	80046d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	689a      	ldr	r2, [r3, #8]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004738 <TIM_Base_SetConfig+0xfc>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d103      	bne.n	800470c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b01      	cmp	r3, #1
 800471c:	d105      	bne.n	800472a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	f023 0201 	bic.w	r2, r3, #1
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	611a      	str	r2, [r3, #16]
  }
}
 800472a:	bf00      	nop
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40010000 	.word	0x40010000
 800473c:	40000400 	.word	0x40000400
 8004740:	40000800 	.word	0x40000800
 8004744:	40000c00 	.word	0x40000c00
 8004748:	40014000 	.word	0x40014000
 800474c:	40014400 	.word	0x40014400
 8004750:	40014800 	.word	0x40014800

08004754 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a1b      	ldr	r3, [r3, #32]
 8004762:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	f023 0201 	bic.w	r2, r3, #1
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f023 0303 	bic.w	r3, r3, #3
 800478a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	4313      	orrs	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f023 0302 	bic.w	r3, r3, #2
 800479c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a1c      	ldr	r2, [pc, #112]	@ (800481c <TIM_OC1_SetConfig+0xc8>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d10c      	bne.n	80047ca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	f023 0308 	bic.w	r3, r3, #8
 80047b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	697a      	ldr	r2, [r7, #20]
 80047be:	4313      	orrs	r3, r2
 80047c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	f023 0304 	bic.w	r3, r3, #4
 80047c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a13      	ldr	r2, [pc, #76]	@ (800481c <TIM_OC1_SetConfig+0xc8>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d111      	bne.n	80047f6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	621a      	str	r2, [r3, #32]
}
 8004810:	bf00      	nop
 8004812:	371c      	adds	r7, #28
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	40010000 	.word	0x40010000

08004820 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004820:	b480      	push	{r7}
 8004822:	b087      	sub	sp, #28
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	f023 0210 	bic.w	r2, r3, #16
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800484e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004856:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	021b      	lsls	r3, r3, #8
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	4313      	orrs	r3, r2
 8004862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f023 0320 	bic.w	r3, r3, #32
 800486a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	011b      	lsls	r3, r3, #4
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4313      	orrs	r3, r2
 8004876:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a1e      	ldr	r2, [pc, #120]	@ (80048f4 <TIM_OC2_SetConfig+0xd4>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d10d      	bne.n	800489c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004886:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	011b      	lsls	r3, r3, #4
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800489a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a15      	ldr	r2, [pc, #84]	@ (80048f4 <TIM_OC2_SetConfig+0xd4>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d113      	bne.n	80048cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	693a      	ldr	r2, [r7, #16]
 80048d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685a      	ldr	r2, [r3, #4]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	621a      	str	r2, [r3, #32]
}
 80048e6:	bf00      	nop
 80048e8:	371c      	adds	r7, #28
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	40010000 	.word	0x40010000

080048f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b087      	sub	sp, #28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f023 0303 	bic.w	r3, r3, #3
 800492e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	4313      	orrs	r3, r2
 8004938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004940:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	021b      	lsls	r3, r3, #8
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	4313      	orrs	r3, r2
 800494c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a1d      	ldr	r2, [pc, #116]	@ (80049c8 <TIM_OC3_SetConfig+0xd0>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d10d      	bne.n	8004972 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800495c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	021b      	lsls	r3, r3, #8
 8004964:	697a      	ldr	r2, [r7, #20]
 8004966:	4313      	orrs	r3, r2
 8004968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a14      	ldr	r2, [pc, #80]	@ (80049c8 <TIM_OC3_SetConfig+0xd0>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d113      	bne.n	80049a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	4313      	orrs	r3, r2
 8004994:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	621a      	str	r2, [r3, #32]
}
 80049bc:	bf00      	nop
 80049be:	371c      	adds	r7, #28
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	40010000 	.word	0x40010000

080049cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b087      	sub	sp, #28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	69db      	ldr	r3, [r3, #28]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	021b      	lsls	r3, r3, #8
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	031b      	lsls	r3, r3, #12
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a10      	ldr	r2, [pc, #64]	@ (8004a68 <TIM_OC4_SetConfig+0x9c>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d109      	bne.n	8004a40 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	695b      	ldr	r3, [r3, #20]
 8004a38:	019b      	lsls	r3, r3, #6
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	621a      	str	r2, [r3, #32]
}
 8004a5a:	bf00      	nop
 8004a5c:	371c      	adds	r7, #28
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	40010000 	.word	0x40010000

08004a6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b087      	sub	sp, #28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	f023 0201 	bic.w	r2, r3, #1
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f023 030a 	bic.w	r3, r3, #10
 8004aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	621a      	str	r2, [r3, #32]
}
 8004abe:	bf00      	nop
 8004ac0:	371c      	adds	r7, #28
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b087      	sub	sp, #28
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	60f8      	str	r0, [r7, #12]
 8004ad2:	60b9      	str	r1, [r7, #8]
 8004ad4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	f023 0210 	bic.w	r2, r3, #16
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004af4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	031b      	lsls	r3, r3, #12
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	621a      	str	r2, [r3, #32]
}
 8004b1e:	bf00      	nop
 8004b20:	371c      	adds	r7, #28
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr

08004b2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b085      	sub	sp, #20
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
 8004b32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b42:	683a      	ldr	r2, [r7, #0]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f043 0307 	orr.w	r3, r3, #7
 8004b4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	609a      	str	r2, [r3, #8]
}
 8004b54:	bf00      	nop
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	021a      	lsls	r2, r3, #8
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	609a      	str	r2, [r3, #8]
}
 8004b94:	bf00      	nop
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	f003 031f 	and.w	r3, r3, #31
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6a1a      	ldr	r2, [r3, #32]
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	401a      	ands	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6a1a      	ldr	r2, [r3, #32]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f003 031f 	and.w	r3, r3, #31
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	621a      	str	r2, [r3, #32]
}
 8004bde:	bf00      	nop
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
	...

08004bec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d101      	bne.n	8004c04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e050      	b.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2202      	movs	r2, #2
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a1c      	ldr	r2, [pc, #112]	@ (8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d018      	beq.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c50:	d013      	beq.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a18      	ldr	r2, [pc, #96]	@ (8004cb8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d00e      	beq.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a16      	ldr	r2, [pc, #88]	@ (8004cbc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d009      	beq.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a15      	ldr	r2, [pc, #84]	@ (8004cc0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d004      	beq.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a13      	ldr	r2, [pc, #76]	@ (8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d10c      	bne.n	8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3714      	adds	r7, #20
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	40010000 	.word	0x40010000
 8004cb8:	40000400 	.word	0x40000400
 8004cbc:	40000800 	.word	0x40000800
 8004cc0:	40000c00 	.word	0x40000c00
 8004cc4:	40014000 	.word	0x40014000

08004cc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e042      	b.n	8004d60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d106      	bne.n	8004cf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f7fd fb1a 	bl	8002328 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2224      	movs	r2, #36	@ 0x24
 8004cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 ffc9 	bl	8005ca4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	691a      	ldr	r2, [r3, #16]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695a      	ldr	r2, [r3, #20]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68da      	ldr	r2, [r3, #12]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3708      	adds	r7, #8
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08c      	sub	sp, #48	@ 0x30
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	4613      	mov	r3, r2
 8004d74:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b20      	cmp	r3, #32
 8004d80:	d156      	bne.n	8004e30 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <HAL_UART_Transmit_DMA+0x26>
 8004d88:	88fb      	ldrh	r3, [r7, #6]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e04f      	b.n	8004e32 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8004d92:	68ba      	ldr	r2, [r7, #8]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	88fa      	ldrh	r2, [r7, #6]
 8004d9c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	88fa      	ldrh	r2, [r7, #6]
 8004da2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2221      	movs	r2, #33	@ 0x21
 8004dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db6:	4a21      	ldr	r2, [pc, #132]	@ (8004e3c <HAL_UART_Transmit_DMA+0xd4>)
 8004db8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dbe:	4a20      	ldr	r2, [pc, #128]	@ (8004e40 <HAL_UART_Transmit_DMA+0xd8>)
 8004dc0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc6:	4a1f      	ldr	r2, [pc, #124]	@ (8004e44 <HAL_UART_Transmit_DMA+0xdc>)
 8004dc8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	2200      	movs	r2, #0
 8004dd0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004dd2:	f107 0308 	add.w	r3, r7, #8
 8004dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dde:	6819      	ldr	r1, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3304      	adds	r3, #4
 8004de6:	461a      	mov	r2, r3
 8004de8:	88fb      	ldrh	r3, [r7, #6]
 8004dea:	f7fd ff8b 	bl	8002d04 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004df6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3314      	adds	r3, #20
 8004dfe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	617b      	str	r3, [r7, #20]
   return(result);
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	3314      	adds	r3, #20
 8004e16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e18:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1c:	6a39      	ldr	r1, [r7, #32]
 8004e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e20:	e841 2300 	strex	r3, r2, [r1]
 8004e24:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e5      	bne.n	8004df8 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	e000      	b.n	8004e32 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004e30:	2302      	movs	r3, #2
  }
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3730      	adds	r7, #48	@ 0x30
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	08005531 	.word	0x08005531
 8004e40:	080055cb 	.word	0x080055cb
 8004e44:	0800574f 	.word	0x0800574f

08004e48 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	4613      	mov	r3, r2
 8004e54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b20      	cmp	r3, #32
 8004e60:	d112      	bne.n	8004e88 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d002      	beq.n	8004e6e <HAL_UART_Receive_DMA+0x26>
 8004e68:	88fb      	ldrh	r3, [r7, #6]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e00b      	b.n	8004e8a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004e78:	88fb      	ldrh	r3, [r7, #6]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	68b9      	ldr	r1, [r7, #8]
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 fcb0 	bl	80057e4 <UART_Start_Receive_DMA>
 8004e84:	4603      	mov	r3, r0
 8004e86:	e000      	b.n	8004e8a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004e88:	2302      	movs	r3, #2
  }
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b090      	sub	sp, #64	@ 0x40
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea8:	2b80      	cmp	r3, #128	@ 0x80
 8004eaa:	bf0c      	ite	eq
 8004eac:	2301      	moveq	r3, #1
 8004eae:	2300      	movne	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b21      	cmp	r3, #33	@ 0x21
 8004ebe:	d128      	bne.n	8004f12 <HAL_UART_DMAStop+0x80>
 8004ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d025      	beq.n	8004f12 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	3314      	adds	r3, #20
 8004ecc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed0:	e853 3f00 	ldrex	r3, [r3]
 8004ed4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004edc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	3314      	adds	r3, #20
 8004ee4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004ee6:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eee:	e841 2300 	strex	r3, r2, [r1]
 8004ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1e5      	bne.n	8004ec6 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d004      	beq.n	8004f0c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7fd ff54 	bl	8002db4 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f000 fd03 	bl	8005918 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f1c:	2b40      	cmp	r3, #64	@ 0x40
 8004f1e:	bf0c      	ite	eq
 8004f20:	2301      	moveq	r3, #1
 8004f22:	2300      	movne	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b22      	cmp	r3, #34	@ 0x22
 8004f32:	d128      	bne.n	8004f86 <HAL_UART_DMAStop+0xf4>
 8004f34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d025      	beq.n	8004f86 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	3314      	adds	r3, #20
 8004f40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	e853 3f00 	ldrex	r3, [r3]
 8004f48:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f50:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	3314      	adds	r3, #20
 8004f58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f5a:	61fa      	str	r2, [r7, #28]
 8004f5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5e:	69b9      	ldr	r1, [r7, #24]
 8004f60:	69fa      	ldr	r2, [r7, #28]
 8004f62:	e841 2300 	strex	r3, r2, [r1]
 8004f66:	617b      	str	r3, [r7, #20]
   return(result);
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1e5      	bne.n	8004f3a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d004      	beq.n	8004f80 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fd ff1a 	bl	8002db4 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 fcf1 	bl	8005968 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3740      	adds	r7, #64	@ 0x40
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b0ba      	sub	sp, #232	@ 0xe8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fc6:	f003 030f 	and.w	r3, r3, #15
 8004fca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004fce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d10f      	bne.n	8004ff6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fda:	f003 0320 	and.w	r3, r3, #32
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d009      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x66>
 8004fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fe6:	f003 0320 	and.w	r3, r3, #32
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 fd99 	bl	8005b26 <UART_Receive_IT>
      return;
 8004ff4:	e25b      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f000 80de 	beq.w	80051bc <HAL_UART_IRQHandler+0x22c>
 8005000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800500c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005010:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 80d1 	beq.w	80051bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800501a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00b      	beq.n	800503e <HAL_UART_IRQHandler+0xae>
 8005026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800502a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800502e:	2b00      	cmp	r3, #0
 8005030:	d005      	beq.n	800503e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005036:	f043 0201 	orr.w	r2, r3, #1
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800503e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005042:	f003 0304 	and.w	r3, r3, #4
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00b      	beq.n	8005062 <HAL_UART_IRQHandler+0xd2>
 800504a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d005      	beq.n	8005062 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800505a:	f043 0202 	orr.w	r2, r3, #2
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00b      	beq.n	8005086 <HAL_UART_IRQHandler+0xf6>
 800506e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005072:	f003 0301 	and.w	r3, r3, #1
 8005076:	2b00      	cmp	r3, #0
 8005078:	d005      	beq.n	8005086 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800507e:	f043 0204 	orr.w	r2, r3, #4
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800508a:	f003 0308 	and.w	r3, r3, #8
 800508e:	2b00      	cmp	r3, #0
 8005090:	d011      	beq.n	80050b6 <HAL_UART_IRQHandler+0x126>
 8005092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005096:	f003 0320 	and.w	r3, r3, #32
 800509a:	2b00      	cmp	r3, #0
 800509c:	d105      	bne.n	80050aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800509e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d005      	beq.n	80050b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ae:	f043 0208 	orr.w	r2, r3, #8
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	f000 81f2 	beq.w	80054a4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050c4:	f003 0320 	and.w	r3, r3, #32
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d008      	beq.n	80050de <HAL_UART_IRQHandler+0x14e>
 80050cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050d0:	f003 0320 	and.w	r3, r3, #32
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d002      	beq.n	80050de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fd24 	bl	8005b26 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050e8:	2b40      	cmp	r3, #64	@ 0x40
 80050ea:	bf0c      	ite	eq
 80050ec:	2301      	moveq	r3, #1
 80050ee:	2300      	movne	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fa:	f003 0308 	and.w	r3, r3, #8
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d103      	bne.n	800510a <HAL_UART_IRQHandler+0x17a>
 8005102:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005106:	2b00      	cmp	r3, #0
 8005108:	d04f      	beq.n	80051aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 fc2c 	bl	8005968 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800511a:	2b40      	cmp	r3, #64	@ 0x40
 800511c:	d141      	bne.n	80051a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3314      	adds	r3, #20
 8005124:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005128:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800512c:	e853 3f00 	ldrex	r3, [r3]
 8005130:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005134:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005138:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800513c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	3314      	adds	r3, #20
 8005146:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800514a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800514e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005152:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005156:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800515a:	e841 2300 	strex	r3, r2, [r1]
 800515e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005162:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1d9      	bne.n	800511e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800516e:	2b00      	cmp	r3, #0
 8005170:	d013      	beq.n	800519a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005176:	4a7e      	ldr	r2, [pc, #504]	@ (8005370 <HAL_UART_IRQHandler+0x3e0>)
 8005178:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800517e:	4618      	mov	r0, r3
 8005180:	f7fd fe88 	bl	8002e94 <HAL_DMA_Abort_IT>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d016      	beq.n	80051b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005194:	4610      	mov	r0, r2
 8005196:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005198:	e00e      	b.n	80051b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f9b2 	bl	8005504 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a0:	e00a      	b.n	80051b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f9ae 	bl	8005504 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a8:	e006      	b.n	80051b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f9aa 	bl	8005504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80051b6:	e175      	b.n	80054a4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b8:	bf00      	nop
    return;
 80051ba:	e173      	b.n	80054a4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	f040 814f 	bne.w	8005464 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80051c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051ca:	f003 0310 	and.w	r3, r3, #16
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f000 8148 	beq.w	8005464 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80051d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051d8:	f003 0310 	and.w	r3, r3, #16
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f000 8141 	beq.w	8005464 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051e2:	2300      	movs	r3, #0
 80051e4:	60bb      	str	r3, [r7, #8]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	60bb      	str	r3, [r7, #8]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	60bb      	str	r3, [r7, #8]
 80051f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005202:	2b40      	cmp	r3, #64	@ 0x40
 8005204:	f040 80b6 	bne.w	8005374 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005214:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 8145 	beq.w	80054a8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005222:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005226:	429a      	cmp	r2, r3
 8005228:	f080 813e 	bcs.w	80054a8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005232:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005238:	69db      	ldr	r3, [r3, #28]
 800523a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800523e:	f000 8088 	beq.w	8005352 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	330c      	adds	r3, #12
 8005248:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005250:	e853 3f00 	ldrex	r3, [r3]
 8005254:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005258:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800525c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005260:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	330c      	adds	r3, #12
 800526a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800526e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005272:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005276:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800527a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800527e:	e841 2300 	strex	r3, r2, [r1]
 8005282:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005286:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1d9      	bne.n	8005242 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	3314      	adds	r3, #20
 8005294:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005296:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005298:	e853 3f00 	ldrex	r3, [r3]
 800529c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800529e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052a0:	f023 0301 	bic.w	r3, r3, #1
 80052a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	3314      	adds	r3, #20
 80052ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80052b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80052b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80052ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80052be:	e841 2300 	strex	r3, r2, [r1]
 80052c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80052c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1e1      	bne.n	800528e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	3314      	adds	r3, #20
 80052d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052d4:	e853 3f00 	ldrex	r3, [r3]
 80052d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80052da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	3314      	adds	r3, #20
 80052ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80052ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80052f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80052f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80052f6:	e841 2300 	strex	r3, r2, [r1]
 80052fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80052fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1e3      	bne.n	80052ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2220      	movs	r2, #32
 8005306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	330c      	adds	r3, #12
 8005316:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800531a:	e853 3f00 	ldrex	r3, [r3]
 800531e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005320:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005322:	f023 0310 	bic.w	r3, r3, #16
 8005326:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	330c      	adds	r3, #12
 8005330:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005334:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005336:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005338:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800533a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800533c:	e841 2300 	strex	r3, r2, [r1]
 8005340:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1e3      	bne.n	8005310 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800534c:	4618      	mov	r0, r3
 800534e:	f7fd fd31 	bl	8002db4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2202      	movs	r2, #2
 8005356:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005360:	b29b      	uxth	r3, r3
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	b29b      	uxth	r3, r3
 8005366:	4619      	mov	r1, r3
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 f8d5 	bl	8005518 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800536e:	e09b      	b.n	80054a8 <HAL_UART_IRQHandler+0x518>
 8005370:	08005a2f 	.word	0x08005a2f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800537c:	b29b      	uxth	r3, r3
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005388:	b29b      	uxth	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 808e 	beq.w	80054ac <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005390:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 8089 	beq.w	80054ac <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	330c      	adds	r3, #12
 80053a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a4:	e853 3f00 	ldrex	r3, [r3]
 80053a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	330c      	adds	r3, #12
 80053ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80053be:	647a      	str	r2, [r7, #68]	@ 0x44
 80053c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053c6:	e841 2300 	strex	r3, r2, [r1]
 80053ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1e3      	bne.n	800539a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	3314      	adds	r3, #20
 80053d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053dc:	e853 3f00 	ldrex	r3, [r3]
 80053e0:	623b      	str	r3, [r7, #32]
   return(result);
 80053e2:	6a3b      	ldr	r3, [r7, #32]
 80053e4:	f023 0301 	bic.w	r3, r3, #1
 80053e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	3314      	adds	r3, #20
 80053f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80053f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80053f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80053fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1e3      	bne.n	80053d2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2220      	movs	r2, #32
 800540e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	330c      	adds	r3, #12
 800541e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	e853 3f00 	ldrex	r3, [r3]
 8005426:	60fb      	str	r3, [r7, #12]
   return(result);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f023 0310 	bic.w	r3, r3, #16
 800542e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	330c      	adds	r3, #12
 8005438:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800543c:	61fa      	str	r2, [r7, #28]
 800543e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005440:	69b9      	ldr	r1, [r7, #24]
 8005442:	69fa      	ldr	r2, [r7, #28]
 8005444:	e841 2300 	strex	r3, r2, [r1]
 8005448:	617b      	str	r3, [r7, #20]
   return(result);
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1e3      	bne.n	8005418 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005456:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800545a:	4619      	mov	r1, r3
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 f85b 	bl	8005518 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005462:	e023      	b.n	80054ac <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005468:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800546c:	2b00      	cmp	r3, #0
 800546e:	d009      	beq.n	8005484 <HAL_UART_IRQHandler+0x4f4>
 8005470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 faea 	bl	8005a56 <UART_Transmit_IT>
    return;
 8005482:	e014      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00e      	beq.n	80054ae <HAL_UART_IRQHandler+0x51e>
 8005490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005498:	2b00      	cmp	r3, #0
 800549a:	d008      	beq.n	80054ae <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fb2a 	bl	8005af6 <UART_EndTransmit_IT>
    return;
 80054a2:	e004      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
    return;
 80054a4:	bf00      	nop
 80054a6:	e002      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
      return;
 80054a8:	bf00      	nop
 80054aa:	e000      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
      return;
 80054ac:	bf00      	nop
  }
}
 80054ae:	37e8      	adds	r7, #232	@ 0xe8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	460b      	mov	r3, r1
 8005522:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005524:	bf00      	nop
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b090      	sub	sp, #64	@ 0x40
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005548:	2b00      	cmp	r3, #0
 800554a:	d137      	bne.n	80055bc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800554c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554e:	2200      	movs	r2, #0
 8005550:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3314      	adds	r3, #20
 8005558:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555c:	e853 3f00 	ldrex	r3, [r3]
 8005560:	623b      	str	r3, [r7, #32]
   return(result);
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005568:	63bb      	str	r3, [r7, #56]	@ 0x38
 800556a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3314      	adds	r3, #20
 8005570:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005572:	633a      	str	r2, [r7, #48]	@ 0x30
 8005574:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005576:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005578:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800557a:	e841 2300 	strex	r3, r2, [r1]
 800557e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1e5      	bne.n	8005552 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	330c      	adds	r3, #12
 800558c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	e853 3f00 	ldrex	r3, [r3]
 8005594:	60fb      	str	r3, [r7, #12]
   return(result);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800559c:	637b      	str	r3, [r7, #52]	@ 0x34
 800559e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	330c      	adds	r3, #12
 80055a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055a6:	61fa      	str	r2, [r7, #28]
 80055a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055aa:	69b9      	ldr	r1, [r7, #24]
 80055ac:	69fa      	ldr	r2, [r7, #28]
 80055ae:	e841 2300 	strex	r3, r2, [r1]
 80055b2:	617b      	str	r3, [r7, #20]
   return(result);
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1e5      	bne.n	8005586 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80055ba:	e002      	b.n	80055c2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80055bc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80055be:	f7ff ff79 	bl	80054b4 <HAL_UART_TxCpltCallback>
}
 80055c2:	bf00      	nop
 80055c4:	3740      	adds	r7, #64	@ 0x40
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b084      	sub	sp, #16
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f7ff ff75 	bl	80054c8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055de:	bf00      	nop
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b09c      	sub	sp, #112	@ 0x70
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d172      	bne.n	80056e8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005602:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005604:	2200      	movs	r2, #0
 8005606:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	330c      	adds	r3, #12
 800560e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005612:	e853 3f00 	ldrex	r3, [r3]
 8005616:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005618:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800561a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800561e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005620:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	330c      	adds	r3, #12
 8005626:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005628:	65ba      	str	r2, [r7, #88]	@ 0x58
 800562a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800562c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800562e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005630:	e841 2300 	strex	r3, r2, [r1]
 8005634:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005636:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1e5      	bne.n	8005608 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800563c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3314      	adds	r3, #20
 8005642:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005646:	e853 3f00 	ldrex	r3, [r3]
 800564a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800564c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800564e:	f023 0301 	bic.w	r3, r3, #1
 8005652:	667b      	str	r3, [r7, #100]	@ 0x64
 8005654:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3314      	adds	r3, #20
 800565a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800565c:	647a      	str	r2, [r7, #68]	@ 0x44
 800565e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005660:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005662:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005664:	e841 2300 	strex	r3, r2, [r1]
 8005668:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800566a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1e5      	bne.n	800563c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005670:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3314      	adds	r3, #20
 8005676:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567a:	e853 3f00 	ldrex	r3, [r3]
 800567e:	623b      	str	r3, [r7, #32]
   return(result);
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005686:	663b      	str	r3, [r7, #96]	@ 0x60
 8005688:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	3314      	adds	r3, #20
 800568e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005690:	633a      	str	r2, [r7, #48]	@ 0x30
 8005692:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005694:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005696:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005698:	e841 2300 	strex	r3, r2, [r1]
 800569c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800569e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d1e5      	bne.n	8005670 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80056a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056a6:	2220      	movs	r2, #32
 80056a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d119      	bne.n	80056e8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	330c      	adds	r3, #12
 80056ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	e853 3f00 	ldrex	r3, [r3]
 80056c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f023 0310 	bic.w	r3, r3, #16
 80056ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	330c      	adds	r3, #12
 80056d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80056d4:	61fa      	str	r2, [r7, #28]
 80056d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d8:	69b9      	ldr	r1, [r7, #24]
 80056da:	69fa      	ldr	r2, [r7, #28]
 80056dc:	e841 2300 	strex	r3, r2, [r1]
 80056e0:	617b      	str	r3, [r7, #20]
   return(result);
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1e5      	bne.n	80056b4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056ea:	2200      	movs	r2, #0
 80056ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d106      	bne.n	8005704 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056fa:	4619      	mov	r1, r3
 80056fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80056fe:	f7ff ff0b 	bl	8005518 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005702:	e002      	b.n	800570a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005704:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005706:	f7ff fee9 	bl	80054dc <HAL_UART_RxCpltCallback>
}
 800570a:	bf00      	nop
 800570c:	3770      	adds	r7, #112	@ 0x70
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b084      	sub	sp, #16
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2201      	movs	r2, #1
 8005724:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800572a:	2b01      	cmp	r3, #1
 800572c:	d108      	bne.n	8005740 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005732:	085b      	lsrs	r3, r3, #1
 8005734:	b29b      	uxth	r3, r3
 8005736:	4619      	mov	r1, r3
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f7ff feed 	bl	8005518 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800573e:	e002      	b.n	8005746 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f7ff fed5 	bl	80054f0 <HAL_UART_RxHalfCpltCallback>
}
 8005746:	bf00      	nop
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b084      	sub	sp, #16
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005756:	2300      	movs	r3, #0
 8005758:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800575e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576a:	2b80      	cmp	r3, #128	@ 0x80
 800576c:	bf0c      	ite	eq
 800576e:	2301      	moveq	r3, #1
 8005770:	2300      	movne	r3, #0
 8005772:	b2db      	uxtb	r3, r3
 8005774:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b21      	cmp	r3, #33	@ 0x21
 8005780:	d108      	bne.n	8005794 <UART_DMAError+0x46>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d005      	beq.n	8005794 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	2200      	movs	r2, #0
 800578c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800578e:	68b8      	ldr	r0, [r7, #8]
 8005790:	f000 f8c2 	bl	8005918 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800579e:	2b40      	cmp	r3, #64	@ 0x40
 80057a0:	bf0c      	ite	eq
 80057a2:	2301      	moveq	r3, #1
 80057a4:	2300      	movne	r3, #0
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	2b22      	cmp	r3, #34	@ 0x22
 80057b4:	d108      	bne.n	80057c8 <UART_DMAError+0x7a>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d005      	beq.n	80057c8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	2200      	movs	r2, #0
 80057c0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80057c2:	68b8      	ldr	r0, [r7, #8]
 80057c4:	f000 f8d0 	bl	8005968 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057cc:	f043 0210 	orr.w	r2, r3, #16
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057d4:	68b8      	ldr	r0, [r7, #8]
 80057d6:	f7ff fe95 	bl	8005504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057da:	bf00      	nop
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b098      	sub	sp, #96	@ 0x60
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	4613      	mov	r3, r2
 80057f0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	88fa      	ldrh	r2, [r7, #6]
 80057fc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2222      	movs	r2, #34	@ 0x22
 8005808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005810:	4a3e      	ldr	r2, [pc, #248]	@ (800590c <UART_Start_Receive_DMA+0x128>)
 8005812:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005818:	4a3d      	ldr	r2, [pc, #244]	@ (8005910 <UART_Start_Receive_DMA+0x12c>)
 800581a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005820:	4a3c      	ldr	r2, [pc, #240]	@ (8005914 <UART_Start_Receive_DMA+0x130>)
 8005822:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005828:	2200      	movs	r2, #0
 800582a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800582c:	f107 0308 	add.w	r3, r7, #8
 8005830:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	3304      	adds	r3, #4
 800583c:	4619      	mov	r1, r3
 800583e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	88fb      	ldrh	r3, [r7, #6]
 8005844:	f7fd fa5e 	bl	8002d04 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005848:	2300      	movs	r3, #0
 800584a:	613b      	str	r3, [r7, #16]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	613b      	str	r3, [r7, #16]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	613b      	str	r3, [r7, #16]
 800585c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d019      	beq.n	800589a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	330c      	adds	r3, #12
 800586c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800587c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	330c      	adds	r3, #12
 8005884:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005886:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005888:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800588c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800588e:	e841 2300 	strex	r3, r2, [r1]
 8005892:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1e5      	bne.n	8005866 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3314      	adds	r3, #20
 80058a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058a4:	e853 3f00 	ldrex	r3, [r3]
 80058a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ac:	f043 0301 	orr.w	r3, r3, #1
 80058b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3314      	adds	r3, #20
 80058b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80058ba:	63ba      	str	r2, [r7, #56]	@ 0x38
 80058bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80058c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1e5      	bne.n	800589a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	3314      	adds	r3, #20
 80058d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	e853 3f00 	ldrex	r3, [r3]
 80058dc:	617b      	str	r3, [r7, #20]
   return(result);
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	3314      	adds	r3, #20
 80058ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80058ee:	627a      	str	r2, [r7, #36]	@ 0x24
 80058f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f2:	6a39      	ldr	r1, [r7, #32]
 80058f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058f6:	e841 2300 	strex	r3, r2, [r1]
 80058fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d1e5      	bne.n	80058ce <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3760      	adds	r7, #96	@ 0x60
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	080055e7 	.word	0x080055e7
 8005910:	08005713 	.word	0x08005713
 8005914:	0800574f 	.word	0x0800574f

08005918 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005918:	b480      	push	{r7}
 800591a:	b089      	sub	sp, #36	@ 0x24
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	330c      	adds	r3, #12
 8005926:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005936:	61fb      	str	r3, [r7, #28]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	330c      	adds	r3, #12
 800593e:	69fa      	ldr	r2, [r7, #28]
 8005940:	61ba      	str	r2, [r7, #24]
 8005942:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005944:	6979      	ldr	r1, [r7, #20]
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	e841 2300 	strex	r3, r2, [r1]
 800594c:	613b      	str	r3, [r7, #16]
   return(result);
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e5      	bne.n	8005920 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2220      	movs	r2, #32
 8005958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800595c:	bf00      	nop
 800595e:	3724      	adds	r7, #36	@ 0x24
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005968:	b480      	push	{r7}
 800596a:	b095      	sub	sp, #84	@ 0x54
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	330c      	adds	r3, #12
 8005976:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800597a:	e853 3f00 	ldrex	r3, [r3]
 800597e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005986:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	330c      	adds	r3, #12
 800598e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005990:	643a      	str	r2, [r7, #64]	@ 0x40
 8005992:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005994:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005996:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005998:	e841 2300 	strex	r3, r2, [r1]
 800599c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800599e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1e5      	bne.n	8005970 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	3314      	adds	r3, #20
 80059aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	e853 3f00 	ldrex	r3, [r3]
 80059b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	f023 0301 	bic.w	r3, r3, #1
 80059ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	3314      	adds	r3, #20
 80059c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059cc:	e841 2300 	strex	r3, r2, [r1]
 80059d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d1e5      	bne.n	80059a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d119      	bne.n	8005a14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	330c      	adds	r3, #12
 80059e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	e853 3f00 	ldrex	r3, [r3]
 80059ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	f023 0310 	bic.w	r3, r3, #16
 80059f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	330c      	adds	r3, #12
 80059fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a00:	61ba      	str	r2, [r7, #24]
 8005a02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a04:	6979      	ldr	r1, [r7, #20]
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	e841 2300 	strex	r3, r2, [r1]
 8005a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1e5      	bne.n	80059e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2220      	movs	r2, #32
 8005a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a22:	bf00      	nop
 8005a24:	3754      	adds	r7, #84	@ 0x54
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b084      	sub	sp, #16
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f7ff fd5b 	bl	8005504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a4e:	bf00      	nop
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b085      	sub	sp, #20
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b21      	cmp	r3, #33	@ 0x21
 8005a68:	d13e      	bne.n	8005ae8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a72:	d114      	bne.n	8005a9e <UART_Transmit_IT+0x48>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d110      	bne.n	8005a9e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a1b      	ldr	r3, [r3, #32]
 8005a80:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	881b      	ldrh	r3, [r3, #0]
 8005a86:	461a      	mov	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a90:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	1c9a      	adds	r2, r3, #2
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	621a      	str	r2, [r3, #32]
 8005a9c:	e008      	b.n	8005ab0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	1c59      	adds	r1, r3, #1
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	6211      	str	r1, [r2, #32]
 8005aa8:	781a      	ldrb	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	4619      	mov	r1, r3
 8005abe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d10f      	bne.n	8005ae4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68da      	ldr	r2, [r3, #12]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ad2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ae2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	e000      	b.n	8005aea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ae8:	2302      	movs	r3, #2
  }
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3714      	adds	r7, #20
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b082      	sub	sp, #8
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68da      	ldr	r2, [r3, #12]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b0c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2220      	movs	r2, #32
 8005b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f7ff fccc 	bl	80054b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3708      	adds	r7, #8
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}

08005b26 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b26:	b580      	push	{r7, lr}
 8005b28:	b08c      	sub	sp, #48	@ 0x30
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	2b22      	cmp	r3, #34	@ 0x22
 8005b38:	f040 80ae 	bne.w	8005c98 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b44:	d117      	bne.n	8005b76 <UART_Receive_IT+0x50>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d113      	bne.n	8005b76 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b56:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b68:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b6e:	1c9a      	adds	r2, r3, #2
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b74:	e026      	b.n	8005bc4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b88:	d007      	beq.n	8005b9a <UART_Receive_IT+0x74>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10a      	bne.n	8005ba8 <UART_Receive_IT+0x82>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d106      	bne.n	8005ba8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	b2da      	uxtb	r2, r3
 8005ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba4:	701a      	strb	r2, [r3, #0]
 8005ba6:	e008      	b.n	8005bba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bb4:	b2da      	uxtb	r2, r3
 8005bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d15d      	bne.n	8005c94 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	68da      	ldr	r2, [r3, #12]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 0220 	bic.w	r2, r2, #32
 8005be6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68da      	ldr	r2, [r3, #12]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bf6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	695a      	ldr	r2, [r3, #20]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f022 0201 	bic.w	r2, r2, #1
 8005c06:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d135      	bne.n	8005c8a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	330c      	adds	r3, #12
 8005c2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	e853 3f00 	ldrex	r3, [r3]
 8005c32:	613b      	str	r3, [r7, #16]
   return(result);
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	f023 0310 	bic.w	r3, r3, #16
 8005c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	330c      	adds	r3, #12
 8005c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c44:	623a      	str	r2, [r7, #32]
 8005c46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c48:	69f9      	ldr	r1, [r7, #28]
 8005c4a:	6a3a      	ldr	r2, [r7, #32]
 8005c4c:	e841 2300 	strex	r3, r2, [r1]
 8005c50:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1e5      	bne.n	8005c24 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 0310 	and.w	r3, r3, #16
 8005c62:	2b10      	cmp	r3, #16
 8005c64:	d10a      	bne.n	8005c7c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c66:	2300      	movs	r3, #0
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	60fb      	str	r3, [r7, #12]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c80:	4619      	mov	r1, r3
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7ff fc48 	bl	8005518 <HAL_UARTEx_RxEventCallback>
 8005c88:	e002      	b.n	8005c90 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7ff fc26 	bl	80054dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c90:	2300      	movs	r3, #0
 8005c92:	e002      	b.n	8005c9a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005c94:	2300      	movs	r3, #0
 8005c96:	e000      	b.n	8005c9a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005c98:	2302      	movs	r3, #2
  }
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3730      	adds	r7, #48	@ 0x30
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
	...

08005ca4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ca8:	b0c0      	sub	sp, #256	@ 0x100
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cc0:	68d9      	ldr	r1, [r3, #12]
 8005cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	ea40 0301 	orr.w	r3, r0, r1
 8005ccc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	431a      	orrs	r2, r3
 8005ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005cfc:	f021 010c 	bic.w	r1, r1, #12
 8005d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005d0a:	430b      	orrs	r3, r1
 8005d0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d1e:	6999      	ldr	r1, [r3, #24]
 8005d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	ea40 0301 	orr.w	r3, r0, r1
 8005d2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	4b8f      	ldr	r3, [pc, #572]	@ (8005f70 <UART_SetConfig+0x2cc>)
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d005      	beq.n	8005d44 <UART_SetConfig+0xa0>
 8005d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	4b8d      	ldr	r3, [pc, #564]	@ (8005f74 <UART_SetConfig+0x2d0>)
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d104      	bne.n	8005d4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d44:	f7fe f984 	bl	8004050 <HAL_RCC_GetPCLK2Freq>
 8005d48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005d4c:	e003      	b.n	8005d56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d4e:	f7fe f96b 	bl	8004028 <HAL_RCC_GetPCLK1Freq>
 8005d52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d5a:	69db      	ldr	r3, [r3, #28]
 8005d5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d60:	f040 810c 	bne.w	8005f7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005d6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005d72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005d76:	4622      	mov	r2, r4
 8005d78:	462b      	mov	r3, r5
 8005d7a:	1891      	adds	r1, r2, r2
 8005d7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005d7e:	415b      	adcs	r3, r3
 8005d80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005d86:	4621      	mov	r1, r4
 8005d88:	eb12 0801 	adds.w	r8, r2, r1
 8005d8c:	4629      	mov	r1, r5
 8005d8e:	eb43 0901 	adc.w	r9, r3, r1
 8005d92:	f04f 0200 	mov.w	r2, #0
 8005d96:	f04f 0300 	mov.w	r3, #0
 8005d9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005da2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005da6:	4690      	mov	r8, r2
 8005da8:	4699      	mov	r9, r3
 8005daa:	4623      	mov	r3, r4
 8005dac:	eb18 0303 	adds.w	r3, r8, r3
 8005db0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005db4:	462b      	mov	r3, r5
 8005db6:	eb49 0303 	adc.w	r3, r9, r3
 8005dba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005dca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005dce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	18db      	adds	r3, r3, r3
 8005dd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005dd8:	4613      	mov	r3, r2
 8005dda:	eb42 0303 	adc.w	r3, r2, r3
 8005dde:	657b      	str	r3, [r7, #84]	@ 0x54
 8005de0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005de4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005de8:	f7fa ff50 	bl	8000c8c <__aeabi_uldivmod>
 8005dec:	4602      	mov	r2, r0
 8005dee:	460b      	mov	r3, r1
 8005df0:	4b61      	ldr	r3, [pc, #388]	@ (8005f78 <UART_SetConfig+0x2d4>)
 8005df2:	fba3 2302 	umull	r2, r3, r3, r2
 8005df6:	095b      	lsrs	r3, r3, #5
 8005df8:	011c      	lsls	r4, r3, #4
 8005dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005e08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005e0c:	4642      	mov	r2, r8
 8005e0e:	464b      	mov	r3, r9
 8005e10:	1891      	adds	r1, r2, r2
 8005e12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005e14:	415b      	adcs	r3, r3
 8005e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005e1c:	4641      	mov	r1, r8
 8005e1e:	eb12 0a01 	adds.w	sl, r2, r1
 8005e22:	4649      	mov	r1, r9
 8005e24:	eb43 0b01 	adc.w	fp, r3, r1
 8005e28:	f04f 0200 	mov.w	r2, #0
 8005e2c:	f04f 0300 	mov.w	r3, #0
 8005e30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e3c:	4692      	mov	sl, r2
 8005e3e:	469b      	mov	fp, r3
 8005e40:	4643      	mov	r3, r8
 8005e42:	eb1a 0303 	adds.w	r3, sl, r3
 8005e46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	eb4b 0303 	adc.w	r3, fp, r3
 8005e50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005e64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	18db      	adds	r3, r3, r3
 8005e6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e6e:	4613      	mov	r3, r2
 8005e70:	eb42 0303 	adc.w	r3, r2, r3
 8005e74:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005e7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005e7e:	f7fa ff05 	bl	8000c8c <__aeabi_uldivmod>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	4611      	mov	r1, r2
 8005e88:	4b3b      	ldr	r3, [pc, #236]	@ (8005f78 <UART_SetConfig+0x2d4>)
 8005e8a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e8e:	095b      	lsrs	r3, r3, #5
 8005e90:	2264      	movs	r2, #100	@ 0x64
 8005e92:	fb02 f303 	mul.w	r3, r2, r3
 8005e96:	1acb      	subs	r3, r1, r3
 8005e98:	00db      	lsls	r3, r3, #3
 8005e9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005e9e:	4b36      	ldr	r3, [pc, #216]	@ (8005f78 <UART_SetConfig+0x2d4>)
 8005ea0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ea4:	095b      	lsrs	r3, r3, #5
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005eac:	441c      	add	r4, r3
 8005eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005eb8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005ebc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005ec0:	4642      	mov	r2, r8
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	1891      	adds	r1, r2, r2
 8005ec6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005ec8:	415b      	adcs	r3, r3
 8005eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ecc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005ed0:	4641      	mov	r1, r8
 8005ed2:	1851      	adds	r1, r2, r1
 8005ed4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	414b      	adcs	r3, r1
 8005eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8005edc:	f04f 0200 	mov.w	r2, #0
 8005ee0:	f04f 0300 	mov.w	r3, #0
 8005ee4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005ee8:	4659      	mov	r1, fp
 8005eea:	00cb      	lsls	r3, r1, #3
 8005eec:	4651      	mov	r1, sl
 8005eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ef2:	4651      	mov	r1, sl
 8005ef4:	00ca      	lsls	r2, r1, #3
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	4619      	mov	r1, r3
 8005efa:	4603      	mov	r3, r0
 8005efc:	4642      	mov	r2, r8
 8005efe:	189b      	adds	r3, r3, r2
 8005f00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f04:	464b      	mov	r3, r9
 8005f06:	460a      	mov	r2, r1
 8005f08:	eb42 0303 	adc.w	r3, r2, r3
 8005f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005f1c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005f20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005f24:	460b      	mov	r3, r1
 8005f26:	18db      	adds	r3, r3, r3
 8005f28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	eb42 0303 	adc.w	r3, r2, r3
 8005f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005f3a:	f7fa fea7 	bl	8000c8c <__aeabi_uldivmod>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	460b      	mov	r3, r1
 8005f42:	4b0d      	ldr	r3, [pc, #52]	@ (8005f78 <UART_SetConfig+0x2d4>)
 8005f44:	fba3 1302 	umull	r1, r3, r3, r2
 8005f48:	095b      	lsrs	r3, r3, #5
 8005f4a:	2164      	movs	r1, #100	@ 0x64
 8005f4c:	fb01 f303 	mul.w	r3, r1, r3
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	00db      	lsls	r3, r3, #3
 8005f54:	3332      	adds	r3, #50	@ 0x32
 8005f56:	4a08      	ldr	r2, [pc, #32]	@ (8005f78 <UART_SetConfig+0x2d4>)
 8005f58:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5c:	095b      	lsrs	r3, r3, #5
 8005f5e:	f003 0207 	and.w	r2, r3, #7
 8005f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4422      	add	r2, r4
 8005f6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f6c:	e106      	b.n	800617c <UART_SetConfig+0x4d8>
 8005f6e:	bf00      	nop
 8005f70:	40011000 	.word	0x40011000
 8005f74:	40011400 	.word	0x40011400
 8005f78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f80:	2200      	movs	r2, #0
 8005f82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005f86:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005f8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005f8e:	4642      	mov	r2, r8
 8005f90:	464b      	mov	r3, r9
 8005f92:	1891      	adds	r1, r2, r2
 8005f94:	6239      	str	r1, [r7, #32]
 8005f96:	415b      	adcs	r3, r3
 8005f98:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f9e:	4641      	mov	r1, r8
 8005fa0:	1854      	adds	r4, r2, r1
 8005fa2:	4649      	mov	r1, r9
 8005fa4:	eb43 0501 	adc.w	r5, r3, r1
 8005fa8:	f04f 0200 	mov.w	r2, #0
 8005fac:	f04f 0300 	mov.w	r3, #0
 8005fb0:	00eb      	lsls	r3, r5, #3
 8005fb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fb6:	00e2      	lsls	r2, r4, #3
 8005fb8:	4614      	mov	r4, r2
 8005fba:	461d      	mov	r5, r3
 8005fbc:	4643      	mov	r3, r8
 8005fbe:	18e3      	adds	r3, r4, r3
 8005fc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005fc4:	464b      	mov	r3, r9
 8005fc6:	eb45 0303 	adc.w	r3, r5, r3
 8005fca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005fda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005fde:	f04f 0200 	mov.w	r2, #0
 8005fe2:	f04f 0300 	mov.w	r3, #0
 8005fe6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005fea:	4629      	mov	r1, r5
 8005fec:	008b      	lsls	r3, r1, #2
 8005fee:	4621      	mov	r1, r4
 8005ff0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ff4:	4621      	mov	r1, r4
 8005ff6:	008a      	lsls	r2, r1, #2
 8005ff8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ffc:	f7fa fe46 	bl	8000c8c <__aeabi_uldivmod>
 8006000:	4602      	mov	r2, r0
 8006002:	460b      	mov	r3, r1
 8006004:	4b60      	ldr	r3, [pc, #384]	@ (8006188 <UART_SetConfig+0x4e4>)
 8006006:	fba3 2302 	umull	r2, r3, r3, r2
 800600a:	095b      	lsrs	r3, r3, #5
 800600c:	011c      	lsls	r4, r3, #4
 800600e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006012:	2200      	movs	r2, #0
 8006014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006018:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800601c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006020:	4642      	mov	r2, r8
 8006022:	464b      	mov	r3, r9
 8006024:	1891      	adds	r1, r2, r2
 8006026:	61b9      	str	r1, [r7, #24]
 8006028:	415b      	adcs	r3, r3
 800602a:	61fb      	str	r3, [r7, #28]
 800602c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006030:	4641      	mov	r1, r8
 8006032:	1851      	adds	r1, r2, r1
 8006034:	6139      	str	r1, [r7, #16]
 8006036:	4649      	mov	r1, r9
 8006038:	414b      	adcs	r3, r1
 800603a:	617b      	str	r3, [r7, #20]
 800603c:	f04f 0200 	mov.w	r2, #0
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006048:	4659      	mov	r1, fp
 800604a:	00cb      	lsls	r3, r1, #3
 800604c:	4651      	mov	r1, sl
 800604e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006052:	4651      	mov	r1, sl
 8006054:	00ca      	lsls	r2, r1, #3
 8006056:	4610      	mov	r0, r2
 8006058:	4619      	mov	r1, r3
 800605a:	4603      	mov	r3, r0
 800605c:	4642      	mov	r2, r8
 800605e:	189b      	adds	r3, r3, r2
 8006060:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006064:	464b      	mov	r3, r9
 8006066:	460a      	mov	r2, r1
 8006068:	eb42 0303 	adc.w	r3, r2, r3
 800606c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	67bb      	str	r3, [r7, #120]	@ 0x78
 800607a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800607c:	f04f 0200 	mov.w	r2, #0
 8006080:	f04f 0300 	mov.w	r3, #0
 8006084:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006088:	4649      	mov	r1, r9
 800608a:	008b      	lsls	r3, r1, #2
 800608c:	4641      	mov	r1, r8
 800608e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006092:	4641      	mov	r1, r8
 8006094:	008a      	lsls	r2, r1, #2
 8006096:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800609a:	f7fa fdf7 	bl	8000c8c <__aeabi_uldivmod>
 800609e:	4602      	mov	r2, r0
 80060a0:	460b      	mov	r3, r1
 80060a2:	4611      	mov	r1, r2
 80060a4:	4b38      	ldr	r3, [pc, #224]	@ (8006188 <UART_SetConfig+0x4e4>)
 80060a6:	fba3 2301 	umull	r2, r3, r3, r1
 80060aa:	095b      	lsrs	r3, r3, #5
 80060ac:	2264      	movs	r2, #100	@ 0x64
 80060ae:	fb02 f303 	mul.w	r3, r2, r3
 80060b2:	1acb      	subs	r3, r1, r3
 80060b4:	011b      	lsls	r3, r3, #4
 80060b6:	3332      	adds	r3, #50	@ 0x32
 80060b8:	4a33      	ldr	r2, [pc, #204]	@ (8006188 <UART_SetConfig+0x4e4>)
 80060ba:	fba2 2303 	umull	r2, r3, r2, r3
 80060be:	095b      	lsrs	r3, r3, #5
 80060c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060c4:	441c      	add	r4, r3
 80060c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060ca:	2200      	movs	r2, #0
 80060cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80060ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80060d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80060d4:	4642      	mov	r2, r8
 80060d6:	464b      	mov	r3, r9
 80060d8:	1891      	adds	r1, r2, r2
 80060da:	60b9      	str	r1, [r7, #8]
 80060dc:	415b      	adcs	r3, r3
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060e4:	4641      	mov	r1, r8
 80060e6:	1851      	adds	r1, r2, r1
 80060e8:	6039      	str	r1, [r7, #0]
 80060ea:	4649      	mov	r1, r9
 80060ec:	414b      	adcs	r3, r1
 80060ee:	607b      	str	r3, [r7, #4]
 80060f0:	f04f 0200 	mov.w	r2, #0
 80060f4:	f04f 0300 	mov.w	r3, #0
 80060f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80060fc:	4659      	mov	r1, fp
 80060fe:	00cb      	lsls	r3, r1, #3
 8006100:	4651      	mov	r1, sl
 8006102:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006106:	4651      	mov	r1, sl
 8006108:	00ca      	lsls	r2, r1, #3
 800610a:	4610      	mov	r0, r2
 800610c:	4619      	mov	r1, r3
 800610e:	4603      	mov	r3, r0
 8006110:	4642      	mov	r2, r8
 8006112:	189b      	adds	r3, r3, r2
 8006114:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006116:	464b      	mov	r3, r9
 8006118:	460a      	mov	r2, r1
 800611a:	eb42 0303 	adc.w	r3, r2, r3
 800611e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	663b      	str	r3, [r7, #96]	@ 0x60
 800612a:	667a      	str	r2, [r7, #100]	@ 0x64
 800612c:	f04f 0200 	mov.w	r2, #0
 8006130:	f04f 0300 	mov.w	r3, #0
 8006134:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006138:	4649      	mov	r1, r9
 800613a:	008b      	lsls	r3, r1, #2
 800613c:	4641      	mov	r1, r8
 800613e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006142:	4641      	mov	r1, r8
 8006144:	008a      	lsls	r2, r1, #2
 8006146:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800614a:	f7fa fd9f 	bl	8000c8c <__aeabi_uldivmod>
 800614e:	4602      	mov	r2, r0
 8006150:	460b      	mov	r3, r1
 8006152:	4b0d      	ldr	r3, [pc, #52]	@ (8006188 <UART_SetConfig+0x4e4>)
 8006154:	fba3 1302 	umull	r1, r3, r3, r2
 8006158:	095b      	lsrs	r3, r3, #5
 800615a:	2164      	movs	r1, #100	@ 0x64
 800615c:	fb01 f303 	mul.w	r3, r1, r3
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	011b      	lsls	r3, r3, #4
 8006164:	3332      	adds	r3, #50	@ 0x32
 8006166:	4a08      	ldr	r2, [pc, #32]	@ (8006188 <UART_SetConfig+0x4e4>)
 8006168:	fba2 2303 	umull	r2, r3, r2, r3
 800616c:	095b      	lsrs	r3, r3, #5
 800616e:	f003 020f 	and.w	r2, r3, #15
 8006172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4422      	add	r2, r4
 800617a:	609a      	str	r2, [r3, #8]
}
 800617c:	bf00      	nop
 800617e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006182:	46bd      	mov	sp, r7
 8006184:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006188:	51eb851f 	.word	0x51eb851f

0800618c <__NVIC_SetPriority>:
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	4603      	mov	r3, r0
 8006194:	6039      	str	r1, [r7, #0]
 8006196:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800619c:	2b00      	cmp	r3, #0
 800619e:	db0a      	blt.n	80061b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	b2da      	uxtb	r2, r3
 80061a4:	490c      	ldr	r1, [pc, #48]	@ (80061d8 <__NVIC_SetPriority+0x4c>)
 80061a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061aa:	0112      	lsls	r2, r2, #4
 80061ac:	b2d2      	uxtb	r2, r2
 80061ae:	440b      	add	r3, r1
 80061b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80061b4:	e00a      	b.n	80061cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	b2da      	uxtb	r2, r3
 80061ba:	4908      	ldr	r1, [pc, #32]	@ (80061dc <__NVIC_SetPriority+0x50>)
 80061bc:	79fb      	ldrb	r3, [r7, #7]
 80061be:	f003 030f 	and.w	r3, r3, #15
 80061c2:	3b04      	subs	r3, #4
 80061c4:	0112      	lsls	r2, r2, #4
 80061c6:	b2d2      	uxtb	r2, r2
 80061c8:	440b      	add	r3, r1
 80061ca:	761a      	strb	r2, [r3, #24]
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr
 80061d8:	e000e100 	.word	0xe000e100
 80061dc:	e000ed00 	.word	0xe000ed00

080061e0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80061e0:	b580      	push	{r7, lr}
 80061e2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80061e4:	2100      	movs	r1, #0
 80061e6:	f06f 0004 	mvn.w	r0, #4
 80061ea:	f7ff ffcf 	bl	800618c <__NVIC_SetPriority>
#endif
}
 80061ee:	bf00      	nop
 80061f0:	bd80      	pop	{r7, pc}
	...

080061f4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061fa:	f3ef 8305 	mrs	r3, IPSR
 80061fe:	603b      	str	r3, [r7, #0]
  return(result);
 8006200:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006202:	2b00      	cmp	r3, #0
 8006204:	d003      	beq.n	800620e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006206:	f06f 0305 	mvn.w	r3, #5
 800620a:	607b      	str	r3, [r7, #4]
 800620c:	e00c      	b.n	8006228 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800620e:	4b0a      	ldr	r3, [pc, #40]	@ (8006238 <osKernelInitialize+0x44>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d105      	bne.n	8006222 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006216:	4b08      	ldr	r3, [pc, #32]	@ (8006238 <osKernelInitialize+0x44>)
 8006218:	2201      	movs	r2, #1
 800621a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800621c:	2300      	movs	r3, #0
 800621e:	607b      	str	r3, [r7, #4]
 8006220:	e002      	b.n	8006228 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006222:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006226:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006228:	687b      	ldr	r3, [r7, #4]
}
 800622a:	4618      	mov	r0, r3
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	20004884 	.word	0x20004884

0800623c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800623c:	b580      	push	{r7, lr}
 800623e:	b082      	sub	sp, #8
 8006240:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006242:	f3ef 8305 	mrs	r3, IPSR
 8006246:	603b      	str	r3, [r7, #0]
  return(result);
 8006248:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800624a:	2b00      	cmp	r3, #0
 800624c:	d003      	beq.n	8006256 <osKernelStart+0x1a>
    stat = osErrorISR;
 800624e:	f06f 0305 	mvn.w	r3, #5
 8006252:	607b      	str	r3, [r7, #4]
 8006254:	e010      	b.n	8006278 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006256:	4b0b      	ldr	r3, [pc, #44]	@ (8006284 <osKernelStart+0x48>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d109      	bne.n	8006272 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800625e:	f7ff ffbf 	bl	80061e0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006262:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <osKernelStart+0x48>)
 8006264:	2202      	movs	r2, #2
 8006266:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006268:	f001 f87a 	bl	8007360 <vTaskStartScheduler>
      stat = osOK;
 800626c:	2300      	movs	r3, #0
 800626e:	607b      	str	r3, [r7, #4]
 8006270:	e002      	b.n	8006278 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006272:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006276:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006278:	687b      	ldr	r3, [r7, #4]
}
 800627a:	4618      	mov	r0, r3
 800627c:	3708      	adds	r7, #8
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	20004884 	.word	0x20004884

08006288 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006288:	b580      	push	{r7, lr}
 800628a:	b08e      	sub	sp, #56	@ 0x38
 800628c:	af04      	add	r7, sp, #16
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006294:	2300      	movs	r3, #0
 8006296:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006298:	f3ef 8305 	mrs	r3, IPSR
 800629c:	617b      	str	r3, [r7, #20]
  return(result);
 800629e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d17e      	bne.n	80063a2 <osThreadNew+0x11a>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d07b      	beq.n	80063a2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80062aa:	2380      	movs	r3, #128	@ 0x80
 80062ac:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80062ae:	2318      	movs	r3, #24
 80062b0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80062b2:	2300      	movs	r3, #0
 80062b4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80062b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80062ba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d045      	beq.n	800634e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <osThreadNew+0x48>
        name = attr->name;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d002      	beq.n	80062de <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d008      	beq.n	80062f6 <osThreadNew+0x6e>
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	2b38      	cmp	r3, #56	@ 0x38
 80062e8:	d805      	bhi.n	80062f6 <osThreadNew+0x6e>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <osThreadNew+0x72>
        return (NULL);
 80062f6:	2300      	movs	r3, #0
 80062f8:	e054      	b.n	80063a4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d003      	beq.n	800630a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	089b      	lsrs	r3, r3, #2
 8006308:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00e      	beq.n	8006330 <osThreadNew+0xa8>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	2b5b      	cmp	r3, #91	@ 0x5b
 8006318:	d90a      	bls.n	8006330 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800631e:	2b00      	cmp	r3, #0
 8006320:	d006      	beq.n	8006330 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d002      	beq.n	8006330 <osThreadNew+0xa8>
        mem = 1;
 800632a:	2301      	movs	r3, #1
 800632c:	61bb      	str	r3, [r7, #24]
 800632e:	e010      	b.n	8006352 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10c      	bne.n	8006352 <osThreadNew+0xca>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d108      	bne.n	8006352 <osThreadNew+0xca>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d104      	bne.n	8006352 <osThreadNew+0xca>
          mem = 0;
 8006348:	2300      	movs	r3, #0
 800634a:	61bb      	str	r3, [r7, #24]
 800634c:	e001      	b.n	8006352 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800634e:	2300      	movs	r3, #0
 8006350:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	2b01      	cmp	r3, #1
 8006356:	d110      	bne.n	800637a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006360:	9202      	str	r2, [sp, #8]
 8006362:	9301      	str	r3, [sp, #4]
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	9300      	str	r3, [sp, #0]
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	6a3a      	ldr	r2, [r7, #32]
 800636c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800636e:	68f8      	ldr	r0, [r7, #12]
 8006370:	f000 fe1a 	bl	8006fa8 <xTaskCreateStatic>
 8006374:	4603      	mov	r3, r0
 8006376:	613b      	str	r3, [r7, #16]
 8006378:	e013      	b.n	80063a2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d110      	bne.n	80063a2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006380:	6a3b      	ldr	r3, [r7, #32]
 8006382:	b29a      	uxth	r2, r3
 8006384:	f107 0310 	add.w	r3, r7, #16
 8006388:	9301      	str	r3, [sp, #4]
 800638a:	69fb      	ldr	r3, [r7, #28]
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f000 fe68 	bl	8007068 <xTaskCreate>
 8006398:	4603      	mov	r3, r0
 800639a:	2b01      	cmp	r3, #1
 800639c:	d001      	beq.n	80063a2 <osThreadNew+0x11a>
            hTask = NULL;
 800639e:	2300      	movs	r3, #0
 80063a0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80063a2:	693b      	ldr	r3, [r7, #16]
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3728      	adds	r7, #40	@ 0x28
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063b4:	f3ef 8305 	mrs	r3, IPSR
 80063b8:	60bb      	str	r3, [r7, #8]
  return(result);
 80063ba:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <osDelay+0x1c>
    stat = osErrorISR;
 80063c0:	f06f 0305 	mvn.w	r3, #5
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	e007      	b.n	80063d8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80063c8:	2300      	movs	r3, #0
 80063ca:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d002      	beq.n	80063d8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 ff8e 	bl	80072f4 <vTaskDelay>
    }
  }

  return (stat);
 80063d8:	68fb      	ldr	r3, [r7, #12]
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
	...

080063e4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80063e4:	b480      	push	{r7}
 80063e6:	b085      	sub	sp, #20
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	4a07      	ldr	r2, [pc, #28]	@ (8006410 <vApplicationGetIdleTaskMemory+0x2c>)
 80063f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	4a06      	ldr	r2, [pc, #24]	@ (8006414 <vApplicationGetIdleTaskMemory+0x30>)
 80063fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2280      	movs	r2, #128	@ 0x80
 8006400:	601a      	str	r2, [r3, #0]
}
 8006402:	bf00      	nop
 8006404:	3714      	adds	r7, #20
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	20004888 	.word	0x20004888
 8006414:	200048e4 	.word	0x200048e4

08006418 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	4a07      	ldr	r2, [pc, #28]	@ (8006444 <vApplicationGetTimerTaskMemory+0x2c>)
 8006428:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	4a06      	ldr	r2, [pc, #24]	@ (8006448 <vApplicationGetTimerTaskMemory+0x30>)
 800642e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006436:	601a      	str	r2, [r3, #0]
}
 8006438:	bf00      	nop
 800643a:	3714      	adds	r7, #20
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr
 8006444:	20004ae4 	.word	0x20004ae4
 8006448:	20004b40 	.word	0x20004b40

0800644c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f103 0208 	add.w	r2, r3, #8
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006464:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f103 0208 	add.w	r2, r3, #8
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f103 0208 	add.w	r2, r3, #8
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800649a:	bf00      	nop
 800649c:	370c      	adds	r7, #12
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr

080064a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064a6:	b480      	push	{r7}
 80064a8:	b085      	sub	sp, #20
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	6078      	str	r0, [r7, #4]
 80064ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	689a      	ldr	r2, [r3, #8]
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	601a      	str	r2, [r3, #0]
}
 80064e2:	bf00      	nop
 80064e4:	3714      	adds	r7, #20
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064ee:	b480      	push	{r7}
 80064f0:	b085      	sub	sp, #20
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
 80064f6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006504:	d103      	bne.n	800650e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	60fb      	str	r3, [r7, #12]
 800650c:	e00c      	b.n	8006528 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	3308      	adds	r3, #8
 8006512:	60fb      	str	r3, [r7, #12]
 8006514:	e002      	b.n	800651c <vListInsert+0x2e>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	60fb      	str	r3, [r7, #12]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68ba      	ldr	r2, [r7, #8]
 8006524:	429a      	cmp	r2, r3
 8006526:	d2f6      	bcs.n	8006516 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	685a      	ldr	r2, [r3, #4]
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	1c5a      	adds	r2, r3, #1
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	601a      	str	r2, [r3, #0]
}
 8006554:	bf00      	nop
 8006556:	3714      	adds	r7, #20
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	691b      	ldr	r3, [r3, #16]
 800656c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	6892      	ldr	r2, [r2, #8]
 8006576:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	6852      	ldr	r2, [r2, #4]
 8006580:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	429a      	cmp	r2, r3
 800658a:	d103      	bne.n	8006594 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	689a      	ldr	r2, [r3, #8]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	1e5a      	subs	r2, r3, #1
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3714      	adds	r7, #20
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d10b      	bne.n	80065e0 <xQueueGenericReset+0x2c>
	__asm volatile
 80065c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065cc:	f383 8811 	msr	BASEPRI, r3
 80065d0:	f3bf 8f6f 	isb	sy
 80065d4:	f3bf 8f4f 	dsb	sy
 80065d8:	60bb      	str	r3, [r7, #8]
}
 80065da:	bf00      	nop
 80065dc:	bf00      	nop
 80065de:	e7fd      	b.n	80065dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80065e0:	f002 f8a2 	bl	8008728 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ec:	68f9      	ldr	r1, [r7, #12]
 80065ee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80065f0:	fb01 f303 	mul.w	r3, r1, r3
 80065f4:	441a      	add	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006610:	3b01      	subs	r3, #1
 8006612:	68f9      	ldr	r1, [r7, #12]
 8006614:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006616:	fb01 f303 	mul.w	r3, r1, r3
 800661a:	441a      	add	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	22ff      	movs	r2, #255	@ 0xff
 8006624:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	22ff      	movs	r2, #255	@ 0xff
 800662c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d114      	bne.n	8006660 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d01a      	beq.n	8006674 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	3310      	adds	r3, #16
 8006642:	4618      	mov	r0, r3
 8006644:	f001 f91a 	bl	800787c <xTaskRemoveFromEventList>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d012      	beq.n	8006674 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800664e:	4b0d      	ldr	r3, [pc, #52]	@ (8006684 <xQueueGenericReset+0xd0>)
 8006650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006654:	601a      	str	r2, [r3, #0]
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	f3bf 8f6f 	isb	sy
 800665e:	e009      	b.n	8006674 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	3310      	adds	r3, #16
 8006664:	4618      	mov	r0, r3
 8006666:	f7ff fef1 	bl	800644c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	3324      	adds	r3, #36	@ 0x24
 800666e:	4618      	mov	r0, r3
 8006670:	f7ff feec 	bl	800644c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006674:	f002 f88a 	bl	800878c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006678:	2301      	movs	r3, #1
}
 800667a:	4618      	mov	r0, r3
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	e000ed04 	.word	0xe000ed04

08006688 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006688:	b580      	push	{r7, lr}
 800668a:	b08e      	sub	sp, #56	@ 0x38
 800668c:	af02      	add	r7, sp, #8
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
 8006694:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d10b      	bne.n	80066b4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800669c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a0:	f383 8811 	msr	BASEPRI, r3
 80066a4:	f3bf 8f6f 	isb	sy
 80066a8:	f3bf 8f4f 	dsb	sy
 80066ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80066ae:	bf00      	nop
 80066b0:	bf00      	nop
 80066b2:	e7fd      	b.n	80066b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10b      	bne.n	80066d2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80066ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80066cc:	bf00      	nop
 80066ce:	bf00      	nop
 80066d0:	e7fd      	b.n	80066ce <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d002      	beq.n	80066de <xQueueGenericCreateStatic+0x56>
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <xQueueGenericCreateStatic+0x5a>
 80066de:	2301      	movs	r3, #1
 80066e0:	e000      	b.n	80066e4 <xQueueGenericCreateStatic+0x5c>
 80066e2:	2300      	movs	r3, #0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d10b      	bne.n	8006700 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80066e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ec:	f383 8811 	msr	BASEPRI, r3
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	623b      	str	r3, [r7, #32]
}
 80066fa:	bf00      	nop
 80066fc:	bf00      	nop
 80066fe:	e7fd      	b.n	80066fc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d102      	bne.n	800670c <xQueueGenericCreateStatic+0x84>
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d101      	bne.n	8006710 <xQueueGenericCreateStatic+0x88>
 800670c:	2301      	movs	r3, #1
 800670e:	e000      	b.n	8006712 <xQueueGenericCreateStatic+0x8a>
 8006710:	2300      	movs	r3, #0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10b      	bne.n	800672e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800671a:	f383 8811 	msr	BASEPRI, r3
 800671e:	f3bf 8f6f 	isb	sy
 8006722:	f3bf 8f4f 	dsb	sy
 8006726:	61fb      	str	r3, [r7, #28]
}
 8006728:	bf00      	nop
 800672a:	bf00      	nop
 800672c:	e7fd      	b.n	800672a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800672e:	2350      	movs	r3, #80	@ 0x50
 8006730:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	2b50      	cmp	r3, #80	@ 0x50
 8006736:	d00b      	beq.n	8006750 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800673c:	f383 8811 	msr	BASEPRI, r3
 8006740:	f3bf 8f6f 	isb	sy
 8006744:	f3bf 8f4f 	dsb	sy
 8006748:	61bb      	str	r3, [r7, #24]
}
 800674a:	bf00      	nop
 800674c:	bf00      	nop
 800674e:	e7fd      	b.n	800674c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006750:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006758:	2b00      	cmp	r3, #0
 800675a:	d00d      	beq.n	8006778 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800675c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006764:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	4613      	mov	r3, r2
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	68b9      	ldr	r1, [r7, #8]
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 f805 	bl	8006782 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800677a:	4618      	mov	r0, r3
 800677c:	3730      	adds	r7, #48	@ 0x30
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b084      	sub	sp, #16
 8006786:	af00      	add	r7, sp, #0
 8006788:	60f8      	str	r0, [r7, #12]
 800678a:	60b9      	str	r1, [r7, #8]
 800678c:	607a      	str	r2, [r7, #4]
 800678e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d103      	bne.n	800679e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	69ba      	ldr	r2, [r7, #24]
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	e002      	b.n	80067a4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80067aa:	69bb      	ldr	r3, [r7, #24]
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80067b0:	2101      	movs	r1, #1
 80067b2:	69b8      	ldr	r0, [r7, #24]
 80067b4:	f7ff fefe 	bl	80065b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	78fa      	ldrb	r2, [r7, #3]
 80067bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80067c0:	bf00      	nop
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b08e      	sub	sp, #56	@ 0x38
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
 80067d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80067d6:	2300      	movs	r3, #0
 80067d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80067de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d10b      	bne.n	80067fc <xQueueGenericSend+0x34>
	__asm volatile
 80067e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80067f6:	bf00      	nop
 80067f8:	bf00      	nop
 80067fa:	e7fd      	b.n	80067f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d103      	bne.n	800680a <xQueueGenericSend+0x42>
 8006802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <xQueueGenericSend+0x46>
 800680a:	2301      	movs	r3, #1
 800680c:	e000      	b.n	8006810 <xQueueGenericSend+0x48>
 800680e:	2300      	movs	r3, #0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10b      	bne.n	800682c <xQueueGenericSend+0x64>
	__asm volatile
 8006814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006818:	f383 8811 	msr	BASEPRI, r3
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	f3bf 8f4f 	dsb	sy
 8006824:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006826:	bf00      	nop
 8006828:	bf00      	nop
 800682a:	e7fd      	b.n	8006828 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	2b02      	cmp	r3, #2
 8006830:	d103      	bne.n	800683a <xQueueGenericSend+0x72>
 8006832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006836:	2b01      	cmp	r3, #1
 8006838:	d101      	bne.n	800683e <xQueueGenericSend+0x76>
 800683a:	2301      	movs	r3, #1
 800683c:	e000      	b.n	8006840 <xQueueGenericSend+0x78>
 800683e:	2300      	movs	r3, #0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d10b      	bne.n	800685c <xQueueGenericSend+0x94>
	__asm volatile
 8006844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006848:	f383 8811 	msr	BASEPRI, r3
 800684c:	f3bf 8f6f 	isb	sy
 8006850:	f3bf 8f4f 	dsb	sy
 8006854:	623b      	str	r3, [r7, #32]
}
 8006856:	bf00      	nop
 8006858:	bf00      	nop
 800685a:	e7fd      	b.n	8006858 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800685c:	f001 f9f6 	bl	8007c4c <xTaskGetSchedulerState>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d102      	bne.n	800686c <xQueueGenericSend+0xa4>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d101      	bne.n	8006870 <xQueueGenericSend+0xa8>
 800686c:	2301      	movs	r3, #1
 800686e:	e000      	b.n	8006872 <xQueueGenericSend+0xaa>
 8006870:	2300      	movs	r3, #0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10b      	bne.n	800688e <xQueueGenericSend+0xc6>
	__asm volatile
 8006876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
 8006886:	61fb      	str	r3, [r7, #28]
}
 8006888:	bf00      	nop
 800688a:	bf00      	nop
 800688c:	e7fd      	b.n	800688a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800688e:	f001 ff4b 	bl	8008728 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006894:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800689a:	429a      	cmp	r2, r3
 800689c:	d302      	bcc.n	80068a4 <xQueueGenericSend+0xdc>
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d129      	bne.n	80068f8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	68b9      	ldr	r1, [r7, #8]
 80068a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80068aa:	f000 fa0f 	bl	8006ccc <prvCopyDataToQueue>
 80068ae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d010      	beq.n	80068da <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ba:	3324      	adds	r3, #36	@ 0x24
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 ffdd 	bl	800787c <xTaskRemoveFromEventList>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d013      	beq.n	80068f0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80068c8:	4b3f      	ldr	r3, [pc, #252]	@ (80069c8 <xQueueGenericSend+0x200>)
 80068ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068ce:	601a      	str	r2, [r3, #0]
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	f3bf 8f6f 	isb	sy
 80068d8:	e00a      	b.n	80068f0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80068da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d007      	beq.n	80068f0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80068e0:	4b39      	ldr	r3, [pc, #228]	@ (80069c8 <xQueueGenericSend+0x200>)
 80068e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068e6:	601a      	str	r2, [r3, #0]
 80068e8:	f3bf 8f4f 	dsb	sy
 80068ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80068f0:	f001 ff4c 	bl	800878c <vPortExitCritical>
				return pdPASS;
 80068f4:	2301      	movs	r3, #1
 80068f6:	e063      	b.n	80069c0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d103      	bne.n	8006906 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80068fe:	f001 ff45 	bl	800878c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006902:	2300      	movs	r3, #0
 8006904:	e05c      	b.n	80069c0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006908:	2b00      	cmp	r3, #0
 800690a:	d106      	bne.n	800691a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800690c:	f107 0314 	add.w	r3, r7, #20
 8006910:	4618      	mov	r0, r3
 8006912:	f001 f83f 	bl	8007994 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006916:	2301      	movs	r3, #1
 8006918:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800691a:	f001 ff37 	bl	800878c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800691e:	f000 fd87 	bl	8007430 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006922:	f001 ff01 	bl	8008728 <vPortEnterCritical>
 8006926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006928:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800692c:	b25b      	sxtb	r3, r3
 800692e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006932:	d103      	bne.n	800693c <xQueueGenericSend+0x174>
 8006934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006936:	2200      	movs	r2, #0
 8006938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800693c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006942:	b25b      	sxtb	r3, r3
 8006944:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006948:	d103      	bne.n	8006952 <xQueueGenericSend+0x18a>
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	2200      	movs	r2, #0
 800694e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006952:	f001 ff1b 	bl	800878c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006956:	1d3a      	adds	r2, r7, #4
 8006958:	f107 0314 	add.w	r3, r7, #20
 800695c:	4611      	mov	r1, r2
 800695e:	4618      	mov	r0, r3
 8006960:	f001 f82e 	bl	80079c0 <xTaskCheckForTimeOut>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d124      	bne.n	80069b4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800696a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800696c:	f000 faa6 	bl	8006ebc <prvIsQueueFull>
 8006970:	4603      	mov	r3, r0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d018      	beq.n	80069a8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006978:	3310      	adds	r3, #16
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	4611      	mov	r1, r2
 800697e:	4618      	mov	r0, r3
 8006980:	f000 ff2a 	bl	80077d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006984:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006986:	f000 fa31 	bl	8006dec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800698a:	f000 fd5f 	bl	800744c <xTaskResumeAll>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	f47f af7c 	bne.w	800688e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006996:	4b0c      	ldr	r3, [pc, #48]	@ (80069c8 <xQueueGenericSend+0x200>)
 8006998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800699c:	601a      	str	r2, [r3, #0]
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	e772      	b.n	800688e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80069a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069aa:	f000 fa1f 	bl	8006dec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069ae:	f000 fd4d 	bl	800744c <xTaskResumeAll>
 80069b2:	e76c      	b.n	800688e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80069b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069b6:	f000 fa19 	bl	8006dec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069ba:	f000 fd47 	bl	800744c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80069be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3738      	adds	r7, #56	@ 0x38
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b090      	sub	sp, #64	@ 0x40
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
 80069d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80069de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d10b      	bne.n	80069fc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80069e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e8:	f383 8811 	msr	BASEPRI, r3
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	f3bf 8f4f 	dsb	sy
 80069f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80069f6:	bf00      	nop
 80069f8:	bf00      	nop
 80069fa:	e7fd      	b.n	80069f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d103      	bne.n	8006a0a <xQueueGenericSendFromISR+0x3e>
 8006a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <xQueueGenericSendFromISR+0x42>
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e000      	b.n	8006a10 <xQueueGenericSendFromISR+0x44>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10b      	bne.n	8006a2c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a18:	f383 8811 	msr	BASEPRI, r3
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f3bf 8f4f 	dsb	sy
 8006a24:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006a26:	bf00      	nop
 8006a28:	bf00      	nop
 8006a2a:	e7fd      	b.n	8006a28 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d103      	bne.n	8006a3a <xQueueGenericSendFromISR+0x6e>
 8006a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d101      	bne.n	8006a3e <xQueueGenericSendFromISR+0x72>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e000      	b.n	8006a40 <xQueueGenericSendFromISR+0x74>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d10b      	bne.n	8006a5c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	623b      	str	r3, [r7, #32]
}
 8006a56:	bf00      	nop
 8006a58:	bf00      	nop
 8006a5a:	e7fd      	b.n	8006a58 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a5c:	f001 ff44 	bl	80088e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006a60:	f3ef 8211 	mrs	r2, BASEPRI
 8006a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a68:	f383 8811 	msr	BASEPRI, r3
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	61fa      	str	r2, [r7, #28]
 8006a76:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006a78:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a7a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d302      	bcc.n	8006a8e <xQueueGenericSendFromISR+0xc2>
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d12f      	bne.n	8006aee <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a9e:	683a      	ldr	r2, [r7, #0]
 8006aa0:	68b9      	ldr	r1, [r7, #8]
 8006aa2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006aa4:	f000 f912 	bl	8006ccc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006aa8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006aac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ab0:	d112      	bne.n	8006ad8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d016      	beq.n	8006ae8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006abc:	3324      	adds	r3, #36	@ 0x24
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f000 fedc 	bl	800787c <xTaskRemoveFromEventList>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00e      	beq.n	8006ae8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d00b      	beq.n	8006ae8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	e007      	b.n	8006ae8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ad8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006adc:	3301      	adds	r3, #1
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	b25a      	sxtb	r2, r3
 8006ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006aec:	e001      	b.n	8006af2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006aee:	2300      	movs	r3, #0
 8006af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006afc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3740      	adds	r7, #64	@ 0x40
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b08c      	sub	sp, #48	@ 0x30
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b14:	2300      	movs	r3, #0
 8006b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10b      	bne.n	8006b3a <xQueueReceive+0x32>
	__asm volatile
 8006b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	623b      	str	r3, [r7, #32]
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop
 8006b38:	e7fd      	b.n	8006b36 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d103      	bne.n	8006b48 <xQueueReceive+0x40>
 8006b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <xQueueReceive+0x44>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e000      	b.n	8006b4e <xQueueReceive+0x46>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10b      	bne.n	8006b6a <xQueueReceive+0x62>
	__asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	61fb      	str	r3, [r7, #28]
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop
 8006b68:	e7fd      	b.n	8006b66 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b6a:	f001 f86f 	bl	8007c4c <xTaskGetSchedulerState>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d102      	bne.n	8006b7a <xQueueReceive+0x72>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <xQueueReceive+0x76>
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e000      	b.n	8006b80 <xQueueReceive+0x78>
 8006b7e:	2300      	movs	r3, #0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d10b      	bne.n	8006b9c <xQueueReceive+0x94>
	__asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	61bb      	str	r3, [r7, #24]
}
 8006b96:	bf00      	nop
 8006b98:	bf00      	nop
 8006b9a:	e7fd      	b.n	8006b98 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b9c:	f001 fdc4 	bl	8008728 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01f      	beq.n	8006bec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006bac:	68b9      	ldr	r1, [r7, #8]
 8006bae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bb0:	f000 f8f6 	bl	8006da0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb6:	1e5a      	subs	r2, r3, #1
 8006bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00f      	beq.n	8006be4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc6:	3310      	adds	r3, #16
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f000 fe57 	bl	800787c <xTaskRemoveFromEventList>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d007      	beq.n	8006be4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006bd4:	4b3c      	ldr	r3, [pc, #240]	@ (8006cc8 <xQueueReceive+0x1c0>)
 8006bd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bda:	601a      	str	r2, [r3, #0]
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006be4:	f001 fdd2 	bl	800878c <vPortExitCritical>
				return pdPASS;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e069      	b.n	8006cc0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d103      	bne.n	8006bfa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006bf2:	f001 fdcb 	bl	800878c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	e062      	b.n	8006cc0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d106      	bne.n	8006c0e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c00:	f107 0310 	add.w	r3, r7, #16
 8006c04:	4618      	mov	r0, r3
 8006c06:	f000 fec5 	bl	8007994 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c0e:	f001 fdbd 	bl	800878c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c12:	f000 fc0d 	bl	8007430 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c16:	f001 fd87 	bl	8008728 <vPortEnterCritical>
 8006c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c20:	b25b      	sxtb	r3, r3
 8006c22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c26:	d103      	bne.n	8006c30 <xQueueReceive+0x128>
 8006c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c36:	b25b      	sxtb	r3, r3
 8006c38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c3c:	d103      	bne.n	8006c46 <xQueueReceive+0x13e>
 8006c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c46:	f001 fda1 	bl	800878c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c4a:	1d3a      	adds	r2, r7, #4
 8006c4c:	f107 0310 	add.w	r3, r7, #16
 8006c50:	4611      	mov	r1, r2
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 feb4 	bl	80079c0 <xTaskCheckForTimeOut>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d123      	bne.n	8006ca6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c60:	f000 f916 	bl	8006e90 <prvIsQueueEmpty>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d017      	beq.n	8006c9a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6c:	3324      	adds	r3, #36	@ 0x24
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	4611      	mov	r1, r2
 8006c72:	4618      	mov	r0, r3
 8006c74:	f000 fdb0 	bl	80077d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c7a:	f000 f8b7 	bl	8006dec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c7e:	f000 fbe5 	bl	800744c <xTaskResumeAll>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d189      	bne.n	8006b9c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006c88:	4b0f      	ldr	r3, [pc, #60]	@ (8006cc8 <xQueueReceive+0x1c0>)
 8006c8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c8e:	601a      	str	r2, [r3, #0]
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	e780      	b.n	8006b9c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006c9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c9c:	f000 f8a6 	bl	8006dec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ca0:	f000 fbd4 	bl	800744c <xTaskResumeAll>
 8006ca4:	e77a      	b.n	8006b9c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006ca6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ca8:	f000 f8a0 	bl	8006dec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006cac:	f000 fbce 	bl	800744c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cb2:	f000 f8ed 	bl	8006e90 <prvIsQueueEmpty>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	f43f af6f 	beq.w	8006b9c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006cbe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3730      	adds	r7, #48	@ 0x30
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	e000ed04 	.word	0xe000ed04

08006ccc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b086      	sub	sp, #24
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10d      	bne.n	8006d06 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d14d      	bne.n	8006d8e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f000 ffc6 	bl	8007c88 <xTaskPriorityDisinherit>
 8006cfc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	609a      	str	r2, [r3, #8]
 8006d04:	e043      	b.n	8006d8e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d119      	bne.n	8006d40 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6858      	ldr	r0, [r3, #4]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d14:	461a      	mov	r2, r3
 8006d16:	68b9      	ldr	r1, [r7, #8]
 8006d18:	f00f fb5b 	bl	80163d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d24:	441a      	add	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d32b      	bcc.n	8006d8e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	605a      	str	r2, [r3, #4]
 8006d3e:	e026      	b.n	8006d8e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	68d8      	ldr	r0, [r3, #12]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d48:	461a      	mov	r2, r3
 8006d4a:	68b9      	ldr	r1, [r7, #8]
 8006d4c:	f00f fb41 	bl	80163d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	68da      	ldr	r2, [r3, #12]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d58:	425b      	negs	r3, r3
 8006d5a:	441a      	add	r2, r3
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	68da      	ldr	r2, [r3, #12]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d207      	bcs.n	8006d7c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	689a      	ldr	r2, [r3, #8]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d74:	425b      	negs	r3, r3
 8006d76:	441a      	add	r2, r3
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	d105      	bne.n	8006d8e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d002      	beq.n	8006d8e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	3b01      	subs	r3, #1
 8006d8c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	1c5a      	adds	r2, r3, #1
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006d96:	697b      	ldr	r3, [r7, #20]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3718      	adds	r7, #24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d018      	beq.n	8006de4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68da      	ldr	r2, [r3, #12]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dba:	441a      	add	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	68da      	ldr	r2, [r3, #12]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d303      	bcc.n	8006dd4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	68d9      	ldr	r1, [r3, #12]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ddc:	461a      	mov	r2, r3
 8006dde:	6838      	ldr	r0, [r7, #0]
 8006de0:	f00f faf7 	bl	80163d2 <memcpy>
	}
}
 8006de4:	bf00      	nop
 8006de6:	3708      	adds	r7, #8
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006df4:	f001 fc98 	bl	8008728 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006dfe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e00:	e011      	b.n	8006e26 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d012      	beq.n	8006e30 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	3324      	adds	r3, #36	@ 0x24
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f000 fd34 	bl	800787c <xTaskRemoveFromEventList>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d001      	beq.n	8006e1e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e1a:	f000 fe35 	bl	8007a88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e1e:	7bfb      	ldrb	r3, [r7, #15]
 8006e20:	3b01      	subs	r3, #1
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	dce9      	bgt.n	8006e02 <prvUnlockQueue+0x16>
 8006e2e:	e000      	b.n	8006e32 <prvUnlockQueue+0x46>
					break;
 8006e30:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	22ff      	movs	r2, #255	@ 0xff
 8006e36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006e3a:	f001 fca7 	bl	800878c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e3e:	f001 fc73 	bl	8008728 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e48:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e4a:	e011      	b.n	8006e70 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	691b      	ldr	r3, [r3, #16]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d012      	beq.n	8006e7a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	3310      	adds	r3, #16
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f000 fd0f 	bl	800787c <xTaskRemoveFromEventList>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d001      	beq.n	8006e68 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e64:	f000 fe10 	bl	8007a88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e68:	7bbb      	ldrb	r3, [r7, #14]
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	dce9      	bgt.n	8006e4c <prvUnlockQueue+0x60>
 8006e78:	e000      	b.n	8006e7c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006e7a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	22ff      	movs	r2, #255	@ 0xff
 8006e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006e84:	f001 fc82 	bl	800878c <vPortExitCritical>
}
 8006e88:	bf00      	nop
 8006e8a:	3710      	adds	r7, #16
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e98:	f001 fc46 	bl	8008728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d102      	bne.n	8006eaa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	60fb      	str	r3, [r7, #12]
 8006ea8:	e001      	b.n	8006eae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006eae:	f001 fc6d 	bl	800878c <vPortExitCritical>

	return xReturn;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3710      	adds	r7, #16
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ec4:	f001 fc30 	bl	8008728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d102      	bne.n	8006eda <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	60fb      	str	r3, [r7, #12]
 8006ed8:	e001      	b.n	8006ede <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006eda:	2300      	movs	r3, #0
 8006edc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ede:	f001 fc55 	bl	800878c <vPortExitCritical>

	return xReturn;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	60fb      	str	r3, [r7, #12]
 8006efa:	e014      	b.n	8006f26 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006efc:	4a0f      	ldr	r2, [pc, #60]	@ (8006f3c <vQueueAddToRegistry+0x50>)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10b      	bne.n	8006f20 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006f08:	490c      	ldr	r1, [pc, #48]	@ (8006f3c <vQueueAddToRegistry+0x50>)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	683a      	ldr	r2, [r7, #0]
 8006f0e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006f12:	4a0a      	ldr	r2, [pc, #40]	@ (8006f3c <vQueueAddToRegistry+0x50>)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	00db      	lsls	r3, r3, #3
 8006f18:	4413      	add	r3, r2
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006f1e:	e006      	b.n	8006f2e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	3301      	adds	r3, #1
 8006f24:	60fb      	str	r3, [r7, #12]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2b07      	cmp	r3, #7
 8006f2a:	d9e7      	bls.n	8006efc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006f2c:	bf00      	nop
 8006f2e:	bf00      	nop
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	20004f40 	.word	0x20004f40

08006f40 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b086      	sub	sp, #24
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006f50:	f001 fbea 	bl	8008728 <vPortEnterCritical>
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f5a:	b25b      	sxtb	r3, r3
 8006f5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f60:	d103      	bne.n	8006f6a <vQueueWaitForMessageRestricted+0x2a>
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f70:	b25b      	sxtb	r3, r3
 8006f72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f76:	d103      	bne.n	8006f80 <vQueueWaitForMessageRestricted+0x40>
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f80:	f001 fc04 	bl	800878c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d106      	bne.n	8006f9a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	3324      	adds	r3, #36	@ 0x24
 8006f90:	687a      	ldr	r2, [r7, #4]
 8006f92:	68b9      	ldr	r1, [r7, #8]
 8006f94:	4618      	mov	r0, r3
 8006f96:	f000 fc45 	bl	8007824 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006f9a:	6978      	ldr	r0, [r7, #20]
 8006f9c:	f7ff ff26 	bl	8006dec <prvUnlockQueue>
	}
 8006fa0:	bf00      	nop
 8006fa2:	3718      	adds	r7, #24
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b08e      	sub	sp, #56	@ 0x38
 8006fac:	af04      	add	r7, sp, #16
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]
 8006fb4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d10b      	bne.n	8006fd4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc0:	f383 8811 	msr	BASEPRI, r3
 8006fc4:	f3bf 8f6f 	isb	sy
 8006fc8:	f3bf 8f4f 	dsb	sy
 8006fcc:	623b      	str	r3, [r7, #32]
}
 8006fce:	bf00      	nop
 8006fd0:	bf00      	nop
 8006fd2:	e7fd      	b.n	8006fd0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d10b      	bne.n	8006ff2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8006fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fde:	f383 8811 	msr	BASEPRI, r3
 8006fe2:	f3bf 8f6f 	isb	sy
 8006fe6:	f3bf 8f4f 	dsb	sy
 8006fea:	61fb      	str	r3, [r7, #28]
}
 8006fec:	bf00      	nop
 8006fee:	bf00      	nop
 8006ff0:	e7fd      	b.n	8006fee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006ff2:	235c      	movs	r3, #92	@ 0x5c
 8006ff4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	2b5c      	cmp	r3, #92	@ 0x5c
 8006ffa:	d00b      	beq.n	8007014 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007000:	f383 8811 	msr	BASEPRI, r3
 8007004:	f3bf 8f6f 	isb	sy
 8007008:	f3bf 8f4f 	dsb	sy
 800700c:	61bb      	str	r3, [r7, #24]
}
 800700e:	bf00      	nop
 8007010:	bf00      	nop
 8007012:	e7fd      	b.n	8007010 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007014:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007018:	2b00      	cmp	r3, #0
 800701a:	d01e      	beq.n	800705a <xTaskCreateStatic+0xb2>
 800701c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800701e:	2b00      	cmp	r3, #0
 8007020:	d01b      	beq.n	800705a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007024:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007028:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800702a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800702c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702e:	2202      	movs	r2, #2
 8007030:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007034:	2300      	movs	r3, #0
 8007036:	9303      	str	r3, [sp, #12]
 8007038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703a:	9302      	str	r3, [sp, #8]
 800703c:	f107 0314 	add.w	r3, r7, #20
 8007040:	9301      	str	r3, [sp, #4]
 8007042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	68b9      	ldr	r1, [r7, #8]
 800704c:	68f8      	ldr	r0, [r7, #12]
 800704e:	f000 f850 	bl	80070f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007052:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007054:	f000 f8de 	bl	8007214 <prvAddNewTaskToReadyList>
 8007058:	e001      	b.n	800705e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800705a:	2300      	movs	r3, #0
 800705c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800705e:	697b      	ldr	r3, [r7, #20]
	}
 8007060:	4618      	mov	r0, r3
 8007062:	3728      	adds	r7, #40	@ 0x28
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}

08007068 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007068:	b580      	push	{r7, lr}
 800706a:	b08c      	sub	sp, #48	@ 0x30
 800706c:	af04      	add	r7, sp, #16
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	603b      	str	r3, [r7, #0]
 8007074:	4613      	mov	r3, r2
 8007076:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007078:	88fb      	ldrh	r3, [r7, #6]
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4618      	mov	r0, r3
 800707e:	f001 fc75 	bl	800896c <pvPortMalloc>
 8007082:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00e      	beq.n	80070a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800708a:	205c      	movs	r0, #92	@ 0x5c
 800708c:	f001 fc6e 	bl	800896c <pvPortMalloc>
 8007090:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d003      	beq.n	80070a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	631a      	str	r2, [r3, #48]	@ 0x30
 800709e:	e005      	b.n	80070ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80070a0:	6978      	ldr	r0, [r7, #20]
 80070a2:	f001 fd31 	bl	8008b08 <vPortFree>
 80070a6:	e001      	b.n	80070ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80070a8:	2300      	movs	r3, #0
 80070aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d017      	beq.n	80070e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80070ba:	88fa      	ldrh	r2, [r7, #6]
 80070bc:	2300      	movs	r3, #0
 80070be:	9303      	str	r3, [sp, #12]
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	9302      	str	r3, [sp, #8]
 80070c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c6:	9301      	str	r3, [sp, #4]
 80070c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ca:	9300      	str	r3, [sp, #0]
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	68b9      	ldr	r1, [r7, #8]
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f000 f80e 	bl	80070f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070d6:	69f8      	ldr	r0, [r7, #28]
 80070d8:	f000 f89c 	bl	8007214 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80070dc:	2301      	movs	r3, #1
 80070de:	61bb      	str	r3, [r7, #24]
 80070e0:	e002      	b.n	80070e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80070e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80070e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80070e8:	69bb      	ldr	r3, [r7, #24]
	}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3720      	adds	r7, #32
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b088      	sub	sp, #32
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	60f8      	str	r0, [r7, #12]
 80070fa:	60b9      	str	r1, [r7, #8]
 80070fc:	607a      	str	r2, [r7, #4]
 80070fe:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007102:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	461a      	mov	r2, r3
 800710a:	21a5      	movs	r1, #165	@ 0xa5
 800710c:	f00f f898 	bl	8016240 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007112:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800711a:	3b01      	subs	r3, #1
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	4413      	add	r3, r2
 8007120:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	f023 0307 	bic.w	r3, r3, #7
 8007128:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	f003 0307 	and.w	r3, r3, #7
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00b      	beq.n	800714c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007138:	f383 8811 	msr	BASEPRI, r3
 800713c:	f3bf 8f6f 	isb	sy
 8007140:	f3bf 8f4f 	dsb	sy
 8007144:	617b      	str	r3, [r7, #20]
}
 8007146:	bf00      	nop
 8007148:	bf00      	nop
 800714a:	e7fd      	b.n	8007148 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d01f      	beq.n	8007192 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007152:	2300      	movs	r3, #0
 8007154:	61fb      	str	r3, [r7, #28]
 8007156:	e012      	b.n	800717e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007158:	68ba      	ldr	r2, [r7, #8]
 800715a:	69fb      	ldr	r3, [r7, #28]
 800715c:	4413      	add	r3, r2
 800715e:	7819      	ldrb	r1, [r3, #0]
 8007160:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	4413      	add	r3, r2
 8007166:	3334      	adds	r3, #52	@ 0x34
 8007168:	460a      	mov	r2, r1
 800716a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800716c:	68ba      	ldr	r2, [r7, #8]
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	4413      	add	r3, r2
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d006      	beq.n	8007186 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007178:	69fb      	ldr	r3, [r7, #28]
 800717a:	3301      	adds	r3, #1
 800717c:	61fb      	str	r3, [r7, #28]
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	2b0f      	cmp	r3, #15
 8007182:	d9e9      	bls.n	8007158 <prvInitialiseNewTask+0x66>
 8007184:	e000      	b.n	8007188 <prvInitialiseNewTask+0x96>
			{
				break;
 8007186:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718a:	2200      	movs	r2, #0
 800718c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007190:	e003      	b.n	800719a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007194:	2200      	movs	r2, #0
 8007196:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800719a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800719c:	2b37      	cmp	r3, #55	@ 0x37
 800719e:	d901      	bls.n	80071a4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80071a0:	2337      	movs	r3, #55	@ 0x37
 80071a2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80071a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071a8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80071aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071ae:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80071b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b2:	2200      	movs	r2, #0
 80071b4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80071b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b8:	3304      	adds	r3, #4
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7ff f966 	bl	800648c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80071c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c2:	3318      	adds	r3, #24
 80071c4:	4618      	mov	r0, r3
 80071c6:	f7ff f961 	bl	800648c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80071ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071ce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80071d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80071da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071de:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80071e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e2:	2200      	movs	r2, #0
 80071e4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80071e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80071ee:	683a      	ldr	r2, [r7, #0]
 80071f0:	68f9      	ldr	r1, [r7, #12]
 80071f2:	69b8      	ldr	r0, [r7, #24]
 80071f4:	f001 f966 	bl	80084c4 <pxPortInitialiseStack>
 80071f8:	4602      	mov	r2, r0
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80071fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007200:	2b00      	cmp	r3, #0
 8007202:	d002      	beq.n	800720a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007206:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007208:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800720a:	bf00      	nop
 800720c:	3720      	adds	r7, #32
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}
	...

08007214 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800721c:	f001 fa84 	bl	8008728 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007220:	4b2d      	ldr	r3, [pc, #180]	@ (80072d8 <prvAddNewTaskToReadyList+0xc4>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	3301      	adds	r3, #1
 8007226:	4a2c      	ldr	r2, [pc, #176]	@ (80072d8 <prvAddNewTaskToReadyList+0xc4>)
 8007228:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800722a:	4b2c      	ldr	r3, [pc, #176]	@ (80072dc <prvAddNewTaskToReadyList+0xc8>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d109      	bne.n	8007246 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007232:	4a2a      	ldr	r2, [pc, #168]	@ (80072dc <prvAddNewTaskToReadyList+0xc8>)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007238:	4b27      	ldr	r3, [pc, #156]	@ (80072d8 <prvAddNewTaskToReadyList+0xc4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b01      	cmp	r3, #1
 800723e:	d110      	bne.n	8007262 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007240:	f000 fc46 	bl	8007ad0 <prvInitialiseTaskLists>
 8007244:	e00d      	b.n	8007262 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007246:	4b26      	ldr	r3, [pc, #152]	@ (80072e0 <prvAddNewTaskToReadyList+0xcc>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d109      	bne.n	8007262 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800724e:	4b23      	ldr	r3, [pc, #140]	@ (80072dc <prvAddNewTaskToReadyList+0xc8>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007258:	429a      	cmp	r2, r3
 800725a:	d802      	bhi.n	8007262 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800725c:	4a1f      	ldr	r2, [pc, #124]	@ (80072dc <prvAddNewTaskToReadyList+0xc8>)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007262:	4b20      	ldr	r3, [pc, #128]	@ (80072e4 <prvAddNewTaskToReadyList+0xd0>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3301      	adds	r3, #1
 8007268:	4a1e      	ldr	r2, [pc, #120]	@ (80072e4 <prvAddNewTaskToReadyList+0xd0>)
 800726a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800726c:	4b1d      	ldr	r3, [pc, #116]	@ (80072e4 <prvAddNewTaskToReadyList+0xd0>)
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007278:	4b1b      	ldr	r3, [pc, #108]	@ (80072e8 <prvAddNewTaskToReadyList+0xd4>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	429a      	cmp	r2, r3
 800727e:	d903      	bls.n	8007288 <prvAddNewTaskToReadyList+0x74>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007284:	4a18      	ldr	r2, [pc, #96]	@ (80072e8 <prvAddNewTaskToReadyList+0xd4>)
 8007286:	6013      	str	r3, [r2, #0]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800728c:	4613      	mov	r3, r2
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	4413      	add	r3, r2
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	4a15      	ldr	r2, [pc, #84]	@ (80072ec <prvAddNewTaskToReadyList+0xd8>)
 8007296:	441a      	add	r2, r3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	3304      	adds	r3, #4
 800729c:	4619      	mov	r1, r3
 800729e:	4610      	mov	r0, r2
 80072a0:	f7ff f901 	bl	80064a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80072a4:	f001 fa72 	bl	800878c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80072a8:	4b0d      	ldr	r3, [pc, #52]	@ (80072e0 <prvAddNewTaskToReadyList+0xcc>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d00e      	beq.n	80072ce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80072b0:	4b0a      	ldr	r3, [pc, #40]	@ (80072dc <prvAddNewTaskToReadyList+0xc8>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d207      	bcs.n	80072ce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80072be:	4b0c      	ldr	r3, [pc, #48]	@ (80072f0 <prvAddNewTaskToReadyList+0xdc>)
 80072c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072c4:	601a      	str	r2, [r3, #0]
 80072c6:	f3bf 8f4f 	dsb	sy
 80072ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072ce:	bf00      	nop
 80072d0:	3708      	adds	r7, #8
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	20005454 	.word	0x20005454
 80072dc:	20004f80 	.word	0x20004f80
 80072e0:	20005460 	.word	0x20005460
 80072e4:	20005470 	.word	0x20005470
 80072e8:	2000545c 	.word	0x2000545c
 80072ec:	20004f84 	.word	0x20004f84
 80072f0:	e000ed04 	.word	0xe000ed04

080072f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b084      	sub	sp, #16
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80072fc:	2300      	movs	r3, #0
 80072fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d018      	beq.n	8007338 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007306:	4b14      	ldr	r3, [pc, #80]	@ (8007358 <vTaskDelay+0x64>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00b      	beq.n	8007326 <vTaskDelay+0x32>
	__asm volatile
 800730e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	60bb      	str	r3, [r7, #8]
}
 8007320:	bf00      	nop
 8007322:	bf00      	nop
 8007324:	e7fd      	b.n	8007322 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007326:	f000 f883 	bl	8007430 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800732a:	2100      	movs	r1, #0
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 fd1b 	bl	8007d68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007332:	f000 f88b 	bl	800744c <xTaskResumeAll>
 8007336:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d107      	bne.n	800734e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800733e:	4b07      	ldr	r3, [pc, #28]	@ (800735c <vTaskDelay+0x68>)
 8007340:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007344:	601a      	str	r2, [r3, #0]
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800734e:	bf00      	nop
 8007350:	3710      	adds	r7, #16
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	2000547c 	.word	0x2000547c
 800735c:	e000ed04 	.word	0xe000ed04

08007360 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b08a      	sub	sp, #40	@ 0x28
 8007364:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007366:	2300      	movs	r3, #0
 8007368:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800736a:	2300      	movs	r3, #0
 800736c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800736e:	463a      	mov	r2, r7
 8007370:	1d39      	adds	r1, r7, #4
 8007372:	f107 0308 	add.w	r3, r7, #8
 8007376:	4618      	mov	r0, r3
 8007378:	f7ff f834 	bl	80063e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800737c:	6839      	ldr	r1, [r7, #0]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68ba      	ldr	r2, [r7, #8]
 8007382:	9202      	str	r2, [sp, #8]
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	2300      	movs	r3, #0
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	2300      	movs	r3, #0
 800738c:	460a      	mov	r2, r1
 800738e:	4922      	ldr	r1, [pc, #136]	@ (8007418 <vTaskStartScheduler+0xb8>)
 8007390:	4822      	ldr	r0, [pc, #136]	@ (800741c <vTaskStartScheduler+0xbc>)
 8007392:	f7ff fe09 	bl	8006fa8 <xTaskCreateStatic>
 8007396:	4603      	mov	r3, r0
 8007398:	4a21      	ldr	r2, [pc, #132]	@ (8007420 <vTaskStartScheduler+0xc0>)
 800739a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800739c:	4b20      	ldr	r3, [pc, #128]	@ (8007420 <vTaskStartScheduler+0xc0>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d002      	beq.n	80073aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80073a4:	2301      	movs	r3, #1
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	e001      	b.n	80073ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80073aa:	2300      	movs	r3, #0
 80073ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d102      	bne.n	80073ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80073b4:	f000 fd2c 	bl	8007e10 <xTimerCreateTimerTask>
 80073b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d116      	bne.n	80073ee <vTaskStartScheduler+0x8e>
	__asm volatile
 80073c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c4:	f383 8811 	msr	BASEPRI, r3
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f3bf 8f4f 	dsb	sy
 80073d0:	613b      	str	r3, [r7, #16]
}
 80073d2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80073d4:	4b13      	ldr	r3, [pc, #76]	@ (8007424 <vTaskStartScheduler+0xc4>)
 80073d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073da:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80073dc:	4b12      	ldr	r3, [pc, #72]	@ (8007428 <vTaskStartScheduler+0xc8>)
 80073de:	2201      	movs	r2, #1
 80073e0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80073e2:	4b12      	ldr	r3, [pc, #72]	@ (800742c <vTaskStartScheduler+0xcc>)
 80073e4:	2200      	movs	r2, #0
 80073e6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80073e8:	f001 f8fa 	bl	80085e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80073ec:	e00f      	b.n	800740e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073f4:	d10b      	bne.n	800740e <vTaskStartScheduler+0xae>
	__asm volatile
 80073f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073fa:	f383 8811 	msr	BASEPRI, r3
 80073fe:	f3bf 8f6f 	isb	sy
 8007402:	f3bf 8f4f 	dsb	sy
 8007406:	60fb      	str	r3, [r7, #12]
}
 8007408:	bf00      	nop
 800740a:	bf00      	nop
 800740c:	e7fd      	b.n	800740a <vTaskStartScheduler+0xaa>
}
 800740e:	bf00      	nop
 8007410:	3718      	adds	r7, #24
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	08017214 	.word	0x08017214
 800741c:	08007aa1 	.word	0x08007aa1
 8007420:	20005478 	.word	0x20005478
 8007424:	20005474 	.word	0x20005474
 8007428:	20005460 	.word	0x20005460
 800742c:	20005458 	.word	0x20005458

08007430 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007430:	b480      	push	{r7}
 8007432:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007434:	4b04      	ldr	r3, [pc, #16]	@ (8007448 <vTaskSuspendAll+0x18>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3301      	adds	r3, #1
 800743a:	4a03      	ldr	r2, [pc, #12]	@ (8007448 <vTaskSuspendAll+0x18>)
 800743c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800743e:	bf00      	nop
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr
 8007448:	2000547c 	.word	0x2000547c

0800744c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007452:	2300      	movs	r3, #0
 8007454:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007456:	2300      	movs	r3, #0
 8007458:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800745a:	4b42      	ldr	r3, [pc, #264]	@ (8007564 <xTaskResumeAll+0x118>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d10b      	bne.n	800747a <xTaskResumeAll+0x2e>
	__asm volatile
 8007462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007466:	f383 8811 	msr	BASEPRI, r3
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	f3bf 8f4f 	dsb	sy
 8007472:	603b      	str	r3, [r7, #0]
}
 8007474:	bf00      	nop
 8007476:	bf00      	nop
 8007478:	e7fd      	b.n	8007476 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800747a:	f001 f955 	bl	8008728 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800747e:	4b39      	ldr	r3, [pc, #228]	@ (8007564 <xTaskResumeAll+0x118>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	3b01      	subs	r3, #1
 8007484:	4a37      	ldr	r2, [pc, #220]	@ (8007564 <xTaskResumeAll+0x118>)
 8007486:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007488:	4b36      	ldr	r3, [pc, #216]	@ (8007564 <xTaskResumeAll+0x118>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d162      	bne.n	8007556 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007490:	4b35      	ldr	r3, [pc, #212]	@ (8007568 <xTaskResumeAll+0x11c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d05e      	beq.n	8007556 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007498:	e02f      	b.n	80074fa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800749a:	4b34      	ldr	r3, [pc, #208]	@ (800756c <xTaskResumeAll+0x120>)
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	3318      	adds	r3, #24
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7ff f85a 	bl	8006560 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	3304      	adds	r3, #4
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7ff f855 	bl	8006560 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ba:	4b2d      	ldr	r3, [pc, #180]	@ (8007570 <xTaskResumeAll+0x124>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	429a      	cmp	r2, r3
 80074c0:	d903      	bls.n	80074ca <xTaskResumeAll+0x7e>
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c6:	4a2a      	ldr	r2, [pc, #168]	@ (8007570 <xTaskResumeAll+0x124>)
 80074c8:	6013      	str	r3, [r2, #0]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ce:	4613      	mov	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	4413      	add	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4a27      	ldr	r2, [pc, #156]	@ (8007574 <xTaskResumeAll+0x128>)
 80074d8:	441a      	add	r2, r3
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	3304      	adds	r3, #4
 80074de:	4619      	mov	r1, r3
 80074e0:	4610      	mov	r0, r2
 80074e2:	f7fe ffe0 	bl	80064a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ea:	4b23      	ldr	r3, [pc, #140]	@ (8007578 <xTaskResumeAll+0x12c>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d302      	bcc.n	80074fa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80074f4:	4b21      	ldr	r3, [pc, #132]	@ (800757c <xTaskResumeAll+0x130>)
 80074f6:	2201      	movs	r2, #1
 80074f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074fa:	4b1c      	ldr	r3, [pc, #112]	@ (800756c <xTaskResumeAll+0x120>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1cb      	bne.n	800749a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d001      	beq.n	800750c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007508:	f000 fb80 	bl	8007c0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800750c:	4b1c      	ldr	r3, [pc, #112]	@ (8007580 <xTaskResumeAll+0x134>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d010      	beq.n	800753a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007518:	f000 f846 	bl	80075a8 <xTaskIncrementTick>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d002      	beq.n	8007528 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007522:	4b16      	ldr	r3, [pc, #88]	@ (800757c <xTaskResumeAll+0x130>)
 8007524:	2201      	movs	r2, #1
 8007526:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	3b01      	subs	r3, #1
 800752c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1f1      	bne.n	8007518 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007534:	4b12      	ldr	r3, [pc, #72]	@ (8007580 <xTaskResumeAll+0x134>)
 8007536:	2200      	movs	r2, #0
 8007538:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800753a:	4b10      	ldr	r3, [pc, #64]	@ (800757c <xTaskResumeAll+0x130>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d009      	beq.n	8007556 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007542:	2301      	movs	r3, #1
 8007544:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007546:	4b0f      	ldr	r3, [pc, #60]	@ (8007584 <xTaskResumeAll+0x138>)
 8007548:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800754c:	601a      	str	r2, [r3, #0]
 800754e:	f3bf 8f4f 	dsb	sy
 8007552:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007556:	f001 f919 	bl	800878c <vPortExitCritical>

	return xAlreadyYielded;
 800755a:	68bb      	ldr	r3, [r7, #8]
}
 800755c:	4618      	mov	r0, r3
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}
 8007564:	2000547c 	.word	0x2000547c
 8007568:	20005454 	.word	0x20005454
 800756c:	20005414 	.word	0x20005414
 8007570:	2000545c 	.word	0x2000545c
 8007574:	20004f84 	.word	0x20004f84
 8007578:	20004f80 	.word	0x20004f80
 800757c:	20005468 	.word	0x20005468
 8007580:	20005464 	.word	0x20005464
 8007584:	e000ed04 	.word	0xe000ed04

08007588 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800758e:	4b05      	ldr	r3, [pc, #20]	@ (80075a4 <xTaskGetTickCount+0x1c>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007594:	687b      	ldr	r3, [r7, #4]
}
 8007596:	4618      	mov	r0, r3
 8007598:	370c      	adds	r7, #12
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop
 80075a4:	20005458 	.word	0x20005458

080075a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b086      	sub	sp, #24
 80075ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80075ae:	2300      	movs	r3, #0
 80075b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075b2:	4b4f      	ldr	r3, [pc, #316]	@ (80076f0 <xTaskIncrementTick+0x148>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f040 8090 	bne.w	80076dc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80075bc:	4b4d      	ldr	r3, [pc, #308]	@ (80076f4 <xTaskIncrementTick+0x14c>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	3301      	adds	r3, #1
 80075c2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80075c4:	4a4b      	ldr	r2, [pc, #300]	@ (80076f4 <xTaskIncrementTick+0x14c>)
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d121      	bne.n	8007614 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80075d0:	4b49      	ldr	r3, [pc, #292]	@ (80076f8 <xTaskIncrementTick+0x150>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d00b      	beq.n	80075f2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80075da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	603b      	str	r3, [r7, #0]
}
 80075ec:	bf00      	nop
 80075ee:	bf00      	nop
 80075f0:	e7fd      	b.n	80075ee <xTaskIncrementTick+0x46>
 80075f2:	4b41      	ldr	r3, [pc, #260]	@ (80076f8 <xTaskIncrementTick+0x150>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	60fb      	str	r3, [r7, #12]
 80075f8:	4b40      	ldr	r3, [pc, #256]	@ (80076fc <xTaskIncrementTick+0x154>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a3e      	ldr	r2, [pc, #248]	@ (80076f8 <xTaskIncrementTick+0x150>)
 80075fe:	6013      	str	r3, [r2, #0]
 8007600:	4a3e      	ldr	r2, [pc, #248]	@ (80076fc <xTaskIncrementTick+0x154>)
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6013      	str	r3, [r2, #0]
 8007606:	4b3e      	ldr	r3, [pc, #248]	@ (8007700 <xTaskIncrementTick+0x158>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	3301      	adds	r3, #1
 800760c:	4a3c      	ldr	r2, [pc, #240]	@ (8007700 <xTaskIncrementTick+0x158>)
 800760e:	6013      	str	r3, [r2, #0]
 8007610:	f000 fafc 	bl	8007c0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007614:	4b3b      	ldr	r3, [pc, #236]	@ (8007704 <xTaskIncrementTick+0x15c>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	429a      	cmp	r2, r3
 800761c:	d349      	bcc.n	80076b2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800761e:	4b36      	ldr	r3, [pc, #216]	@ (80076f8 <xTaskIncrementTick+0x150>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d104      	bne.n	8007632 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007628:	4b36      	ldr	r3, [pc, #216]	@ (8007704 <xTaskIncrementTick+0x15c>)
 800762a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800762e:	601a      	str	r2, [r3, #0]
					break;
 8007630:	e03f      	b.n	80076b2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007632:	4b31      	ldr	r3, [pc, #196]	@ (80076f8 <xTaskIncrementTick+0x150>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68db      	ldr	r3, [r3, #12]
 8007638:	68db      	ldr	r3, [r3, #12]
 800763a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	429a      	cmp	r2, r3
 8007648:	d203      	bcs.n	8007652 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800764a:	4a2e      	ldr	r2, [pc, #184]	@ (8007704 <xTaskIncrementTick+0x15c>)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007650:	e02f      	b.n	80076b2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	3304      	adds	r3, #4
 8007656:	4618      	mov	r0, r3
 8007658:	f7fe ff82 	bl	8006560 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007660:	2b00      	cmp	r3, #0
 8007662:	d004      	beq.n	800766e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	3318      	adds	r3, #24
 8007668:	4618      	mov	r0, r3
 800766a:	f7fe ff79 	bl	8006560 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007672:	4b25      	ldr	r3, [pc, #148]	@ (8007708 <xTaskIncrementTick+0x160>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	429a      	cmp	r2, r3
 8007678:	d903      	bls.n	8007682 <xTaskIncrementTick+0xda>
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800767e:	4a22      	ldr	r2, [pc, #136]	@ (8007708 <xTaskIncrementTick+0x160>)
 8007680:	6013      	str	r3, [r2, #0]
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007686:	4613      	mov	r3, r2
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	4413      	add	r3, r2
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	4a1f      	ldr	r2, [pc, #124]	@ (800770c <xTaskIncrementTick+0x164>)
 8007690:	441a      	add	r2, r3
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	3304      	adds	r3, #4
 8007696:	4619      	mov	r1, r3
 8007698:	4610      	mov	r0, r2
 800769a:	f7fe ff04 	bl	80064a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007710 <xTaskIncrementTick+0x168>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d3b8      	bcc.n	800761e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80076ac:	2301      	movs	r3, #1
 80076ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076b0:	e7b5      	b.n	800761e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80076b2:	4b17      	ldr	r3, [pc, #92]	@ (8007710 <xTaskIncrementTick+0x168>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076b8:	4914      	ldr	r1, [pc, #80]	@ (800770c <xTaskIncrementTick+0x164>)
 80076ba:	4613      	mov	r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	4413      	add	r3, r2
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	440b      	add	r3, r1
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d901      	bls.n	80076ce <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80076ca:	2301      	movs	r3, #1
 80076cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80076ce:	4b11      	ldr	r3, [pc, #68]	@ (8007714 <xTaskIncrementTick+0x16c>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d007      	beq.n	80076e6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80076d6:	2301      	movs	r3, #1
 80076d8:	617b      	str	r3, [r7, #20]
 80076da:	e004      	b.n	80076e6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80076dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007718 <xTaskIncrementTick+0x170>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	3301      	adds	r3, #1
 80076e2:	4a0d      	ldr	r2, [pc, #52]	@ (8007718 <xTaskIncrementTick+0x170>)
 80076e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80076e6:	697b      	ldr	r3, [r7, #20]
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3718      	adds	r7, #24
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	2000547c 	.word	0x2000547c
 80076f4:	20005458 	.word	0x20005458
 80076f8:	2000540c 	.word	0x2000540c
 80076fc:	20005410 	.word	0x20005410
 8007700:	2000546c 	.word	0x2000546c
 8007704:	20005474 	.word	0x20005474
 8007708:	2000545c 	.word	0x2000545c
 800770c:	20004f84 	.word	0x20004f84
 8007710:	20004f80 	.word	0x20004f80
 8007714:	20005468 	.word	0x20005468
 8007718:	20005464 	.word	0x20005464

0800771c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800771c:	b480      	push	{r7}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007722:	4b28      	ldr	r3, [pc, #160]	@ (80077c4 <vTaskSwitchContext+0xa8>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d003      	beq.n	8007732 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800772a:	4b27      	ldr	r3, [pc, #156]	@ (80077c8 <vTaskSwitchContext+0xac>)
 800772c:	2201      	movs	r2, #1
 800772e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007730:	e042      	b.n	80077b8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007732:	4b25      	ldr	r3, [pc, #148]	@ (80077c8 <vTaskSwitchContext+0xac>)
 8007734:	2200      	movs	r2, #0
 8007736:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007738:	4b24      	ldr	r3, [pc, #144]	@ (80077cc <vTaskSwitchContext+0xb0>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	60fb      	str	r3, [r7, #12]
 800773e:	e011      	b.n	8007764 <vTaskSwitchContext+0x48>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d10b      	bne.n	800775e <vTaskSwitchContext+0x42>
	__asm volatile
 8007746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800774a:	f383 8811 	msr	BASEPRI, r3
 800774e:	f3bf 8f6f 	isb	sy
 8007752:	f3bf 8f4f 	dsb	sy
 8007756:	607b      	str	r3, [r7, #4]
}
 8007758:	bf00      	nop
 800775a:	bf00      	nop
 800775c:	e7fd      	b.n	800775a <vTaskSwitchContext+0x3e>
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	3b01      	subs	r3, #1
 8007762:	60fb      	str	r3, [r7, #12]
 8007764:	491a      	ldr	r1, [pc, #104]	@ (80077d0 <vTaskSwitchContext+0xb4>)
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	4613      	mov	r3, r2
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	4413      	add	r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	440b      	add	r3, r1
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d0e3      	beq.n	8007740 <vTaskSwitchContext+0x24>
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	4613      	mov	r3, r2
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	4413      	add	r3, r2
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	4a13      	ldr	r2, [pc, #76]	@ (80077d0 <vTaskSwitchContext+0xb4>)
 8007784:	4413      	add	r3, r2
 8007786:	60bb      	str	r3, [r7, #8]
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	685a      	ldr	r2, [r3, #4]
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	605a      	str	r2, [r3, #4]
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	3308      	adds	r3, #8
 800779a:	429a      	cmp	r2, r3
 800779c:	d104      	bne.n	80077a8 <vTaskSwitchContext+0x8c>
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	685a      	ldr	r2, [r3, #4]
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	605a      	str	r2, [r3, #4]
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	4a09      	ldr	r2, [pc, #36]	@ (80077d4 <vTaskSwitchContext+0xb8>)
 80077b0:	6013      	str	r3, [r2, #0]
 80077b2:	4a06      	ldr	r2, [pc, #24]	@ (80077cc <vTaskSwitchContext+0xb0>)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6013      	str	r3, [r2, #0]
}
 80077b8:	bf00      	nop
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	2000547c 	.word	0x2000547c
 80077c8:	20005468 	.word	0x20005468
 80077cc:	2000545c 	.word	0x2000545c
 80077d0:	20004f84 	.word	0x20004f84
 80077d4:	20004f80 	.word	0x20004f80

080077d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10b      	bne.n	8007800 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80077e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ec:	f383 8811 	msr	BASEPRI, r3
 80077f0:	f3bf 8f6f 	isb	sy
 80077f4:	f3bf 8f4f 	dsb	sy
 80077f8:	60fb      	str	r3, [r7, #12]
}
 80077fa:	bf00      	nop
 80077fc:	bf00      	nop
 80077fe:	e7fd      	b.n	80077fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007800:	4b07      	ldr	r3, [pc, #28]	@ (8007820 <vTaskPlaceOnEventList+0x48>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	3318      	adds	r3, #24
 8007806:	4619      	mov	r1, r3
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f7fe fe70 	bl	80064ee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800780e:	2101      	movs	r1, #1
 8007810:	6838      	ldr	r0, [r7, #0]
 8007812:	f000 faa9 	bl	8007d68 <prvAddCurrentTaskToDelayedList>
}
 8007816:	bf00      	nop
 8007818:	3710      	adds	r7, #16
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	20004f80 	.word	0x20004f80

08007824 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007824:	b580      	push	{r7, lr}
 8007826:	b086      	sub	sp, #24
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10b      	bne.n	800784e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	617b      	str	r3, [r7, #20]
}
 8007848:	bf00      	nop
 800784a:	bf00      	nop
 800784c:	e7fd      	b.n	800784a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800784e:	4b0a      	ldr	r3, [pc, #40]	@ (8007878 <vTaskPlaceOnEventListRestricted+0x54>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	3318      	adds	r3, #24
 8007854:	4619      	mov	r1, r3
 8007856:	68f8      	ldr	r0, [r7, #12]
 8007858:	f7fe fe25 	bl	80064a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d002      	beq.n	8007868 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007862:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007866:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007868:	6879      	ldr	r1, [r7, #4]
 800786a:	68b8      	ldr	r0, [r7, #8]
 800786c:	f000 fa7c 	bl	8007d68 <prvAddCurrentTaskToDelayedList>
	}
 8007870:	bf00      	nop
 8007872:	3718      	adds	r7, #24
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}
 8007878:	20004f80 	.word	0x20004f80

0800787c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b086      	sub	sp, #24
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10b      	bne.n	80078aa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007896:	f383 8811 	msr	BASEPRI, r3
 800789a:	f3bf 8f6f 	isb	sy
 800789e:	f3bf 8f4f 	dsb	sy
 80078a2:	60fb      	str	r3, [r7, #12]
}
 80078a4:	bf00      	nop
 80078a6:	bf00      	nop
 80078a8:	e7fd      	b.n	80078a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	3318      	adds	r3, #24
 80078ae:	4618      	mov	r0, r3
 80078b0:	f7fe fe56 	bl	8006560 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078b4:	4b1d      	ldr	r3, [pc, #116]	@ (800792c <xTaskRemoveFromEventList+0xb0>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d11d      	bne.n	80078f8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	3304      	adds	r3, #4
 80078c0:	4618      	mov	r0, r3
 80078c2:	f7fe fe4d 	bl	8006560 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ca:	4b19      	ldr	r3, [pc, #100]	@ (8007930 <xTaskRemoveFromEventList+0xb4>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d903      	bls.n	80078da <xTaskRemoveFromEventList+0x5e>
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d6:	4a16      	ldr	r2, [pc, #88]	@ (8007930 <xTaskRemoveFromEventList+0xb4>)
 80078d8:	6013      	str	r3, [r2, #0]
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078de:	4613      	mov	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4413      	add	r3, r2
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4a13      	ldr	r2, [pc, #76]	@ (8007934 <xTaskRemoveFromEventList+0xb8>)
 80078e8:	441a      	add	r2, r3
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	3304      	adds	r3, #4
 80078ee:	4619      	mov	r1, r3
 80078f0:	4610      	mov	r0, r2
 80078f2:	f7fe fdd8 	bl	80064a6 <vListInsertEnd>
 80078f6:	e005      	b.n	8007904 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	3318      	adds	r3, #24
 80078fc:	4619      	mov	r1, r3
 80078fe:	480e      	ldr	r0, [pc, #56]	@ (8007938 <xTaskRemoveFromEventList+0xbc>)
 8007900:	f7fe fdd1 	bl	80064a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007908:	4b0c      	ldr	r3, [pc, #48]	@ (800793c <xTaskRemoveFromEventList+0xc0>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800790e:	429a      	cmp	r2, r3
 8007910:	d905      	bls.n	800791e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007912:	2301      	movs	r3, #1
 8007914:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007916:	4b0a      	ldr	r3, [pc, #40]	@ (8007940 <xTaskRemoveFromEventList+0xc4>)
 8007918:	2201      	movs	r2, #1
 800791a:	601a      	str	r2, [r3, #0]
 800791c:	e001      	b.n	8007922 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800791e:	2300      	movs	r3, #0
 8007920:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007922:	697b      	ldr	r3, [r7, #20]
}
 8007924:	4618      	mov	r0, r3
 8007926:	3718      	adds	r7, #24
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	2000547c 	.word	0x2000547c
 8007930:	2000545c 	.word	0x2000545c
 8007934:	20004f84 	.word	0x20004f84
 8007938:	20005414 	.word	0x20005414
 800793c:	20004f80 	.word	0x20004f80
 8007940:	20005468 	.word	0x20005468

08007944 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d10b      	bne.n	800796a <vTaskSetTimeOutState+0x26>
	__asm volatile
 8007952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007956:	f383 8811 	msr	BASEPRI, r3
 800795a:	f3bf 8f6f 	isb	sy
 800795e:	f3bf 8f4f 	dsb	sy
 8007962:	60fb      	str	r3, [r7, #12]
}
 8007964:	bf00      	nop
 8007966:	bf00      	nop
 8007968:	e7fd      	b.n	8007966 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800796a:	f000 fedd 	bl	8008728 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800796e:	4b07      	ldr	r3, [pc, #28]	@ (800798c <vTaskSetTimeOutState+0x48>)
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8007976:	4b06      	ldr	r3, [pc, #24]	@ (8007990 <vTaskSetTimeOutState+0x4c>)
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800797e:	f000 ff05 	bl	800878c <vPortExitCritical>
}
 8007982:	bf00      	nop
 8007984:	3710      	adds	r7, #16
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	2000546c 	.word	0x2000546c
 8007990:	20005458 	.word	0x20005458

08007994 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800799c:	4b06      	ldr	r3, [pc, #24]	@ (80079b8 <vTaskInternalSetTimeOutState+0x24>)
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80079a4:	4b05      	ldr	r3, [pc, #20]	@ (80079bc <vTaskInternalSetTimeOutState+0x28>)
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	605a      	str	r2, [r3, #4]
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr
 80079b8:	2000546c 	.word	0x2000546c
 80079bc:	20005458 	.word	0x20005458

080079c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b088      	sub	sp, #32
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d10b      	bne.n	80079e8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80079d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d4:	f383 8811 	msr	BASEPRI, r3
 80079d8:	f3bf 8f6f 	isb	sy
 80079dc:	f3bf 8f4f 	dsb	sy
 80079e0:	613b      	str	r3, [r7, #16]
}
 80079e2:	bf00      	nop
 80079e4:	bf00      	nop
 80079e6:	e7fd      	b.n	80079e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d10b      	bne.n	8007a06 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80079ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f2:	f383 8811 	msr	BASEPRI, r3
 80079f6:	f3bf 8f6f 	isb	sy
 80079fa:	f3bf 8f4f 	dsb	sy
 80079fe:	60fb      	str	r3, [r7, #12]
}
 8007a00:	bf00      	nop
 8007a02:	bf00      	nop
 8007a04:	e7fd      	b.n	8007a02 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007a06:	f000 fe8f 	bl	8008728 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8007a80 <xTaskCheckForTimeOut+0xc0>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	69ba      	ldr	r2, [r7, #24]
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a22:	d102      	bne.n	8007a2a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007a24:	2300      	movs	r3, #0
 8007a26:	61fb      	str	r3, [r7, #28]
 8007a28:	e023      	b.n	8007a72 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	4b15      	ldr	r3, [pc, #84]	@ (8007a84 <xTaskCheckForTimeOut+0xc4>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d007      	beq.n	8007a46 <xTaskCheckForTimeOut+0x86>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	69ba      	ldr	r2, [r7, #24]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d302      	bcc.n	8007a46 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007a40:	2301      	movs	r3, #1
 8007a42:	61fb      	str	r3, [r7, #28]
 8007a44:	e015      	b.n	8007a72 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d20b      	bcs.n	8007a68 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	1ad2      	subs	r2, r2, r3
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f7ff ff99 	bl	8007994 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a62:	2300      	movs	r3, #0
 8007a64:	61fb      	str	r3, [r7, #28]
 8007a66:	e004      	b.n	8007a72 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a72:	f000 fe8b 	bl	800878c <vPortExitCritical>

	return xReturn;
 8007a76:	69fb      	ldr	r3, [r7, #28]
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3720      	adds	r7, #32
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	20005458 	.word	0x20005458
 8007a84:	2000546c 	.word	0x2000546c

08007a88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a88:	b480      	push	{r7}
 8007a8a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007a8c:	4b03      	ldr	r3, [pc, #12]	@ (8007a9c <vTaskMissedYield+0x14>)
 8007a8e:	2201      	movs	r2, #1
 8007a90:	601a      	str	r2, [r3, #0]
}
 8007a92:	bf00      	nop
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr
 8007a9c:	20005468 	.word	0x20005468

08007aa0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007aa8:	f000 f852 	bl	8007b50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007aac:	4b06      	ldr	r3, [pc, #24]	@ (8007ac8 <prvIdleTask+0x28>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d9f9      	bls.n	8007aa8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007ab4:	4b05      	ldr	r3, [pc, #20]	@ (8007acc <prvIdleTask+0x2c>)
 8007ab6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aba:	601a      	str	r2, [r3, #0]
 8007abc:	f3bf 8f4f 	dsb	sy
 8007ac0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007ac4:	e7f0      	b.n	8007aa8 <prvIdleTask+0x8>
 8007ac6:	bf00      	nop
 8007ac8:	20004f84 	.word	0x20004f84
 8007acc:	e000ed04 	.word	0xe000ed04

08007ad0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b082      	sub	sp, #8
 8007ad4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	607b      	str	r3, [r7, #4]
 8007ada:	e00c      	b.n	8007af6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	009b      	lsls	r3, r3, #2
 8007ae2:	4413      	add	r3, r2
 8007ae4:	009b      	lsls	r3, r3, #2
 8007ae6:	4a12      	ldr	r2, [pc, #72]	@ (8007b30 <prvInitialiseTaskLists+0x60>)
 8007ae8:	4413      	add	r3, r2
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fe fcae 	bl	800644c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	3301      	adds	r3, #1
 8007af4:	607b      	str	r3, [r7, #4]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2b37      	cmp	r3, #55	@ 0x37
 8007afa:	d9ef      	bls.n	8007adc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007afc:	480d      	ldr	r0, [pc, #52]	@ (8007b34 <prvInitialiseTaskLists+0x64>)
 8007afe:	f7fe fca5 	bl	800644c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b02:	480d      	ldr	r0, [pc, #52]	@ (8007b38 <prvInitialiseTaskLists+0x68>)
 8007b04:	f7fe fca2 	bl	800644c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b08:	480c      	ldr	r0, [pc, #48]	@ (8007b3c <prvInitialiseTaskLists+0x6c>)
 8007b0a:	f7fe fc9f 	bl	800644c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b0e:	480c      	ldr	r0, [pc, #48]	@ (8007b40 <prvInitialiseTaskLists+0x70>)
 8007b10:	f7fe fc9c 	bl	800644c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b14:	480b      	ldr	r0, [pc, #44]	@ (8007b44 <prvInitialiseTaskLists+0x74>)
 8007b16:	f7fe fc99 	bl	800644c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007b48 <prvInitialiseTaskLists+0x78>)
 8007b1c:	4a05      	ldr	r2, [pc, #20]	@ (8007b34 <prvInitialiseTaskLists+0x64>)
 8007b1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b20:	4b0a      	ldr	r3, [pc, #40]	@ (8007b4c <prvInitialiseTaskLists+0x7c>)
 8007b22:	4a05      	ldr	r2, [pc, #20]	@ (8007b38 <prvInitialiseTaskLists+0x68>)
 8007b24:	601a      	str	r2, [r3, #0]
}
 8007b26:	bf00      	nop
 8007b28:	3708      	adds	r7, #8
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	20004f84 	.word	0x20004f84
 8007b34:	200053e4 	.word	0x200053e4
 8007b38:	200053f8 	.word	0x200053f8
 8007b3c:	20005414 	.word	0x20005414
 8007b40:	20005428 	.word	0x20005428
 8007b44:	20005440 	.word	0x20005440
 8007b48:	2000540c 	.word	0x2000540c
 8007b4c:	20005410 	.word	0x20005410

08007b50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b56:	e019      	b.n	8007b8c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b58:	f000 fde6 	bl	8008728 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b5c:	4b10      	ldr	r3, [pc, #64]	@ (8007ba0 <prvCheckTasksWaitingTermination+0x50>)
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	3304      	adds	r3, #4
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fe fcf9 	bl	8006560 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba4 <prvCheckTasksWaitingTermination+0x54>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	3b01      	subs	r3, #1
 8007b74:	4a0b      	ldr	r2, [pc, #44]	@ (8007ba4 <prvCheckTasksWaitingTermination+0x54>)
 8007b76:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b78:	4b0b      	ldr	r3, [pc, #44]	@ (8007ba8 <prvCheckTasksWaitingTermination+0x58>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8007ba8 <prvCheckTasksWaitingTermination+0x58>)
 8007b80:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b82:	f000 fe03 	bl	800878c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f810 	bl	8007bac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b8c:	4b06      	ldr	r3, [pc, #24]	@ (8007ba8 <prvCheckTasksWaitingTermination+0x58>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d1e1      	bne.n	8007b58 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b94:	bf00      	nop
 8007b96:	bf00      	nop
 8007b98:	3708      	adds	r7, #8
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	20005428 	.word	0x20005428
 8007ba4:	20005454 	.word	0x20005454
 8007ba8:	2000543c 	.word	0x2000543c

08007bac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d108      	bne.n	8007bd0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f000 ffa0 	bl	8008b08 <vPortFree>
				vPortFree( pxTCB );
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 ff9d 	bl	8008b08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007bce:	e019      	b.n	8007c04 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d103      	bne.n	8007be2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 ff94 	bl	8008b08 <vPortFree>
	}
 8007be0:	e010      	b.n	8007c04 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007be8:	2b02      	cmp	r3, #2
 8007bea:	d00b      	beq.n	8007c04 <prvDeleteTCB+0x58>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	60fb      	str	r3, [r7, #12]
}
 8007bfe:	bf00      	nop
 8007c00:	bf00      	nop
 8007c02:	e7fd      	b.n	8007c00 <prvDeleteTCB+0x54>
	}
 8007c04:	bf00      	nop
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b083      	sub	sp, #12
 8007c10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c12:	4b0c      	ldr	r3, [pc, #48]	@ (8007c44 <prvResetNextTaskUnblockTime+0x38>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d104      	bne.n	8007c26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c48 <prvResetNextTaskUnblockTime+0x3c>)
 8007c1e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007c22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c24:	e008      	b.n	8007c38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c26:	4b07      	ldr	r3, [pc, #28]	@ (8007c44 <prvResetNextTaskUnblockTime+0x38>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	4a04      	ldr	r2, [pc, #16]	@ (8007c48 <prvResetNextTaskUnblockTime+0x3c>)
 8007c36:	6013      	str	r3, [r2, #0]
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr
 8007c44:	2000540c 	.word	0x2000540c
 8007c48:	20005474 	.word	0x20005474

08007c4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c52:	4b0b      	ldr	r3, [pc, #44]	@ (8007c80 <xTaskGetSchedulerState+0x34>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d102      	bne.n	8007c60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	607b      	str	r3, [r7, #4]
 8007c5e:	e008      	b.n	8007c72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c60:	4b08      	ldr	r3, [pc, #32]	@ (8007c84 <xTaskGetSchedulerState+0x38>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d102      	bne.n	8007c6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c68:	2302      	movs	r3, #2
 8007c6a:	607b      	str	r3, [r7, #4]
 8007c6c:	e001      	b.n	8007c72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c72:	687b      	ldr	r3, [r7, #4]
	}
 8007c74:	4618      	mov	r0, r3
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	20005460 	.word	0x20005460
 8007c84:	2000547c 	.word	0x2000547c

08007c88 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b086      	sub	sp, #24
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007c94:	2300      	movs	r3, #0
 8007c96:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d058      	beq.n	8007d50 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8007d5c <xTaskPriorityDisinherit+0xd4>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d00b      	beq.n	8007cc0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cac:	f383 8811 	msr	BASEPRI, r3
 8007cb0:	f3bf 8f6f 	isb	sy
 8007cb4:	f3bf 8f4f 	dsb	sy
 8007cb8:	60fb      	str	r3, [r7, #12]
}
 8007cba:	bf00      	nop
 8007cbc:	bf00      	nop
 8007cbe:	e7fd      	b.n	8007cbc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10b      	bne.n	8007ce0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	60bb      	str	r3, [r7, #8]
}
 8007cda:	bf00      	nop
 8007cdc:	bf00      	nop
 8007cde:	e7fd      	b.n	8007cdc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ce4:	1e5a      	subs	r2, r3, #1
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d02c      	beq.n	8007d50 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d128      	bne.n	8007d50 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	3304      	adds	r3, #4
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7fe fc2c 	bl	8006560 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d14:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d20:	4b0f      	ldr	r3, [pc, #60]	@ (8007d60 <xTaskPriorityDisinherit+0xd8>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d903      	bls.n	8007d30 <xTaskPriorityDisinherit+0xa8>
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d2c:	4a0c      	ldr	r2, [pc, #48]	@ (8007d60 <xTaskPriorityDisinherit+0xd8>)
 8007d2e:	6013      	str	r3, [r2, #0]
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d34:	4613      	mov	r3, r2
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	4413      	add	r3, r2
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	4a09      	ldr	r2, [pc, #36]	@ (8007d64 <xTaskPriorityDisinherit+0xdc>)
 8007d3e:	441a      	add	r2, r3
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	3304      	adds	r3, #4
 8007d44:	4619      	mov	r1, r3
 8007d46:	4610      	mov	r0, r2
 8007d48:	f7fe fbad 	bl	80064a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d50:	697b      	ldr	r3, [r7, #20]
	}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3718      	adds	r7, #24
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	20004f80 	.word	0x20004f80
 8007d60:	2000545c 	.word	0x2000545c
 8007d64:	20004f84 	.word	0x20004f84

08007d68 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b084      	sub	sp, #16
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007d72:	4b21      	ldr	r3, [pc, #132]	@ (8007df8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d78:	4b20      	ldr	r3, [pc, #128]	@ (8007dfc <prvAddCurrentTaskToDelayedList+0x94>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	3304      	adds	r3, #4
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7fe fbee 	bl	8006560 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d8a:	d10a      	bne.n	8007da2 <prvAddCurrentTaskToDelayedList+0x3a>
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d007      	beq.n	8007da2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d92:	4b1a      	ldr	r3, [pc, #104]	@ (8007dfc <prvAddCurrentTaskToDelayedList+0x94>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	3304      	adds	r3, #4
 8007d98:	4619      	mov	r1, r3
 8007d9a:	4819      	ldr	r0, [pc, #100]	@ (8007e00 <prvAddCurrentTaskToDelayedList+0x98>)
 8007d9c:	f7fe fb83 	bl	80064a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007da0:	e026      	b.n	8007df0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4413      	add	r3, r2
 8007da8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007daa:	4b14      	ldr	r3, [pc, #80]	@ (8007dfc <prvAddCurrentTaskToDelayedList+0x94>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d209      	bcs.n	8007dce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dba:	4b12      	ldr	r3, [pc, #72]	@ (8007e04 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8007dfc <prvAddCurrentTaskToDelayedList+0x94>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	3304      	adds	r3, #4
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4610      	mov	r0, r2
 8007dc8:	f7fe fb91 	bl	80064ee <vListInsert>
}
 8007dcc:	e010      	b.n	8007df0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dce:	4b0e      	ldr	r3, [pc, #56]	@ (8007e08 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8007dfc <prvAddCurrentTaskToDelayedList+0x94>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	3304      	adds	r3, #4
 8007dd8:	4619      	mov	r1, r3
 8007dda:	4610      	mov	r0, r2
 8007ddc:	f7fe fb87 	bl	80064ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007de0:	4b0a      	ldr	r3, [pc, #40]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d202      	bcs.n	8007df0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007dea:	4a08      	ldr	r2, [pc, #32]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	6013      	str	r3, [r2, #0]
}
 8007df0:	bf00      	nop
 8007df2:	3710      	adds	r7, #16
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	20005458 	.word	0x20005458
 8007dfc:	20004f80 	.word	0x20004f80
 8007e00:	20005440 	.word	0x20005440
 8007e04:	20005410 	.word	0x20005410
 8007e08:	2000540c 	.word	0x2000540c
 8007e0c:	20005474 	.word	0x20005474

08007e10 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b08a      	sub	sp, #40	@ 0x28
 8007e14:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007e16:	2300      	movs	r3, #0
 8007e18:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007e1a:	f000 fb13 	bl	8008444 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8007e94 <xTimerCreateTimerTask+0x84>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d021      	beq.n	8007e6a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007e26:	2300      	movs	r3, #0
 8007e28:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007e2e:	1d3a      	adds	r2, r7, #4
 8007e30:	f107 0108 	add.w	r1, r7, #8
 8007e34:	f107 030c 	add.w	r3, r7, #12
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f7fe faed 	bl	8006418 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007e3e:	6879      	ldr	r1, [r7, #4]
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	9202      	str	r2, [sp, #8]
 8007e46:	9301      	str	r3, [sp, #4]
 8007e48:	2302      	movs	r3, #2
 8007e4a:	9300      	str	r3, [sp, #0]
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	460a      	mov	r2, r1
 8007e50:	4911      	ldr	r1, [pc, #68]	@ (8007e98 <xTimerCreateTimerTask+0x88>)
 8007e52:	4812      	ldr	r0, [pc, #72]	@ (8007e9c <xTimerCreateTimerTask+0x8c>)
 8007e54:	f7ff f8a8 	bl	8006fa8 <xTaskCreateStatic>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	4a11      	ldr	r2, [pc, #68]	@ (8007ea0 <xTimerCreateTimerTask+0x90>)
 8007e5c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007e5e:	4b10      	ldr	r3, [pc, #64]	@ (8007ea0 <xTimerCreateTimerTask+0x90>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d001      	beq.n	8007e6a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007e66:	2301      	movs	r3, #1
 8007e68:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d10b      	bne.n	8007e88 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	613b      	str	r3, [r7, #16]
}
 8007e82:	bf00      	nop
 8007e84:	bf00      	nop
 8007e86:	e7fd      	b.n	8007e84 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007e88:	697b      	ldr	r3, [r7, #20]
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3718      	adds	r7, #24
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	200054b0 	.word	0x200054b0
 8007e98:	0801721c 	.word	0x0801721c
 8007e9c:	08007fdd 	.word	0x08007fdd
 8007ea0:	200054b4 	.word	0x200054b4

08007ea4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b08a      	sub	sp, #40	@ 0x28
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	607a      	str	r2, [r7, #4]
 8007eb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d10b      	bne.n	8007ed4 <xTimerGenericCommand+0x30>
	__asm volatile
 8007ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec0:	f383 8811 	msr	BASEPRI, r3
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	623b      	str	r3, [r7, #32]
}
 8007ece:	bf00      	nop
 8007ed0:	bf00      	nop
 8007ed2:	e7fd      	b.n	8007ed0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007ed4:	4b19      	ldr	r3, [pc, #100]	@ (8007f3c <xTimerGenericCommand+0x98>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d02a      	beq.n	8007f32 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	2b05      	cmp	r3, #5
 8007eec:	dc18      	bgt.n	8007f20 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007eee:	f7ff fead 	bl	8007c4c <xTaskGetSchedulerState>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	d109      	bne.n	8007f0c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007ef8:	4b10      	ldr	r3, [pc, #64]	@ (8007f3c <xTimerGenericCommand+0x98>)
 8007efa:	6818      	ldr	r0, [r3, #0]
 8007efc:	f107 0110 	add.w	r1, r7, #16
 8007f00:	2300      	movs	r3, #0
 8007f02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f04:	f7fe fc60 	bl	80067c8 <xQueueGenericSend>
 8007f08:	6278      	str	r0, [r7, #36]	@ 0x24
 8007f0a:	e012      	b.n	8007f32 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8007f3c <xTimerGenericCommand+0x98>)
 8007f0e:	6818      	ldr	r0, [r3, #0]
 8007f10:	f107 0110 	add.w	r1, r7, #16
 8007f14:	2300      	movs	r3, #0
 8007f16:	2200      	movs	r2, #0
 8007f18:	f7fe fc56 	bl	80067c8 <xQueueGenericSend>
 8007f1c:	6278      	str	r0, [r7, #36]	@ 0x24
 8007f1e:	e008      	b.n	8007f32 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007f20:	4b06      	ldr	r3, [pc, #24]	@ (8007f3c <xTimerGenericCommand+0x98>)
 8007f22:	6818      	ldr	r0, [r3, #0]
 8007f24:	f107 0110 	add.w	r1, r7, #16
 8007f28:	2300      	movs	r3, #0
 8007f2a:	683a      	ldr	r2, [r7, #0]
 8007f2c:	f7fe fd4e 	bl	80069cc <xQueueGenericSendFromISR>
 8007f30:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3728      	adds	r7, #40	@ 0x28
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}
 8007f3c:	200054b0 	.word	0x200054b0

08007f40 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b088      	sub	sp, #32
 8007f44:	af02      	add	r7, sp, #8
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f4a:	4b23      	ldr	r3, [pc, #140]	@ (8007fd8 <prvProcessExpiredTimer+0x98>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	68db      	ldr	r3, [r3, #12]
 8007f52:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	3304      	adds	r3, #4
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f7fe fb01 	bl	8006560 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f64:	f003 0304 	and.w	r3, r3, #4
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d023      	beq.n	8007fb4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	699a      	ldr	r2, [r3, #24]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	18d1      	adds	r1, r2, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	683a      	ldr	r2, [r7, #0]
 8007f78:	6978      	ldr	r0, [r7, #20]
 8007f7a:	f000 f8d5 	bl	8008128 <prvInsertTimerInActiveList>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d020      	beq.n	8007fc6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f84:	2300      	movs	r3, #0
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	2300      	movs	r3, #0
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	2100      	movs	r1, #0
 8007f8e:	6978      	ldr	r0, [r7, #20]
 8007f90:	f7ff ff88 	bl	8007ea4 <xTimerGenericCommand>
 8007f94:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d114      	bne.n	8007fc6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa0:	f383 8811 	msr	BASEPRI, r3
 8007fa4:	f3bf 8f6f 	isb	sy
 8007fa8:	f3bf 8f4f 	dsb	sy
 8007fac:	60fb      	str	r3, [r7, #12]
}
 8007fae:	bf00      	nop
 8007fb0:	bf00      	nop
 8007fb2:	e7fd      	b.n	8007fb0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fba:	f023 0301 	bic.w	r3, r3, #1
 8007fbe:	b2da      	uxtb	r2, r3
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	6a1b      	ldr	r3, [r3, #32]
 8007fca:	6978      	ldr	r0, [r7, #20]
 8007fcc:	4798      	blx	r3
}
 8007fce:	bf00      	nop
 8007fd0:	3718      	adds	r7, #24
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	200054a8 	.word	0x200054a8

08007fdc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fe4:	f107 0308 	add.w	r3, r7, #8
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f000 f859 	bl	80080a0 <prvGetNextExpireTime>
 8007fee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	68f8      	ldr	r0, [r7, #12]
 8007ff6:	f000 f805 	bl	8008004 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007ffa:	f000 f8d7 	bl	80081ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007ffe:	bf00      	nop
 8008000:	e7f0      	b.n	8007fe4 <prvTimerTask+0x8>
	...

08008004 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800800e:	f7ff fa0f 	bl	8007430 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008012:	f107 0308 	add.w	r3, r7, #8
 8008016:	4618      	mov	r0, r3
 8008018:	f000 f866 	bl	80080e8 <prvSampleTimeNow>
 800801c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d130      	bne.n	8008086 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10a      	bne.n	8008040 <prvProcessTimerOrBlockTask+0x3c>
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	429a      	cmp	r2, r3
 8008030:	d806      	bhi.n	8008040 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008032:	f7ff fa0b 	bl	800744c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008036:	68f9      	ldr	r1, [r7, #12]
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f7ff ff81 	bl	8007f40 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800803e:	e024      	b.n	800808a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d008      	beq.n	8008058 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008046:	4b13      	ldr	r3, [pc, #76]	@ (8008094 <prvProcessTimerOrBlockTask+0x90>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d101      	bne.n	8008054 <prvProcessTimerOrBlockTask+0x50>
 8008050:	2301      	movs	r3, #1
 8008052:	e000      	b.n	8008056 <prvProcessTimerOrBlockTask+0x52>
 8008054:	2300      	movs	r3, #0
 8008056:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008058:	4b0f      	ldr	r3, [pc, #60]	@ (8008098 <prvProcessTimerOrBlockTask+0x94>)
 800805a:	6818      	ldr	r0, [r3, #0]
 800805c:	687a      	ldr	r2, [r7, #4]
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	1ad3      	subs	r3, r2, r3
 8008062:	683a      	ldr	r2, [r7, #0]
 8008064:	4619      	mov	r1, r3
 8008066:	f7fe ff6b 	bl	8006f40 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800806a:	f7ff f9ef 	bl	800744c <xTaskResumeAll>
 800806e:	4603      	mov	r3, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d10a      	bne.n	800808a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008074:	4b09      	ldr	r3, [pc, #36]	@ (800809c <prvProcessTimerOrBlockTask+0x98>)
 8008076:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800807a:	601a      	str	r2, [r3, #0]
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	f3bf 8f6f 	isb	sy
}
 8008084:	e001      	b.n	800808a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008086:	f7ff f9e1 	bl	800744c <xTaskResumeAll>
}
 800808a:	bf00      	nop
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	200054ac 	.word	0x200054ac
 8008098:	200054b0 	.word	0x200054b0
 800809c:	e000ed04 	.word	0xe000ed04

080080a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80080a8:	4b0e      	ldr	r3, [pc, #56]	@ (80080e4 <prvGetNextExpireTime+0x44>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d101      	bne.n	80080b6 <prvGetNextExpireTime+0x16>
 80080b2:	2201      	movs	r2, #1
 80080b4:	e000      	b.n	80080b8 <prvGetNextExpireTime+0x18>
 80080b6:	2200      	movs	r2, #0
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d105      	bne.n	80080d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80080c4:	4b07      	ldr	r3, [pc, #28]	@ (80080e4 <prvGetNextExpireTime+0x44>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	60fb      	str	r3, [r7, #12]
 80080ce:	e001      	b.n	80080d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80080d0:	2300      	movs	r3, #0
 80080d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80080d4:	68fb      	ldr	r3, [r7, #12]
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3714      	adds	r7, #20
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	200054a8 	.word	0x200054a8

080080e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80080f0:	f7ff fa4a 	bl	8007588 <xTaskGetTickCount>
 80080f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80080f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008124 <prvSampleTimeNow+0x3c>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68fa      	ldr	r2, [r7, #12]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d205      	bcs.n	800810c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008100:	f000 f93a 	bl	8008378 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	601a      	str	r2, [r3, #0]
 800810a:	e002      	b.n	8008112 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008112:	4a04      	ldr	r2, [pc, #16]	@ (8008124 <prvSampleTimeNow+0x3c>)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008118:	68fb      	ldr	r3, [r7, #12]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop
 8008124:	200054b8 	.word	0x200054b8

08008128 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b086      	sub	sp, #24
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]
 8008134:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008136:	2300      	movs	r3, #0
 8008138:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	68ba      	ldr	r2, [r7, #8]
 800813e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008146:	68ba      	ldr	r2, [r7, #8]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	429a      	cmp	r2, r3
 800814c:	d812      	bhi.n	8008174 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	1ad2      	subs	r2, r2, r3
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	699b      	ldr	r3, [r3, #24]
 8008158:	429a      	cmp	r2, r3
 800815a:	d302      	bcc.n	8008162 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800815c:	2301      	movs	r3, #1
 800815e:	617b      	str	r3, [r7, #20]
 8008160:	e01b      	b.n	800819a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008162:	4b10      	ldr	r3, [pc, #64]	@ (80081a4 <prvInsertTimerInActiveList+0x7c>)
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	3304      	adds	r3, #4
 800816a:	4619      	mov	r1, r3
 800816c:	4610      	mov	r0, r2
 800816e:	f7fe f9be 	bl	80064ee <vListInsert>
 8008172:	e012      	b.n	800819a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	429a      	cmp	r2, r3
 800817a:	d206      	bcs.n	800818a <prvInsertTimerInActiveList+0x62>
 800817c:	68ba      	ldr	r2, [r7, #8]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	429a      	cmp	r2, r3
 8008182:	d302      	bcc.n	800818a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008184:	2301      	movs	r3, #1
 8008186:	617b      	str	r3, [r7, #20]
 8008188:	e007      	b.n	800819a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800818a:	4b07      	ldr	r3, [pc, #28]	@ (80081a8 <prvInsertTimerInActiveList+0x80>)
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	3304      	adds	r3, #4
 8008192:	4619      	mov	r1, r3
 8008194:	4610      	mov	r0, r2
 8008196:	f7fe f9aa 	bl	80064ee <vListInsert>
		}
	}

	return xProcessTimerNow;
 800819a:	697b      	ldr	r3, [r7, #20]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3718      	adds	r7, #24
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	200054ac 	.word	0x200054ac
 80081a8:	200054a8 	.word	0x200054a8

080081ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b08e      	sub	sp, #56	@ 0x38
 80081b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80081b2:	e0ce      	b.n	8008352 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	da19      	bge.n	80081ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80081ba:	1d3b      	adds	r3, r7, #4
 80081bc:	3304      	adds	r3, #4
 80081be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80081c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d10b      	bne.n	80081de <prvProcessReceivedCommands+0x32>
	__asm volatile
 80081c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ca:	f383 8811 	msr	BASEPRI, r3
 80081ce:	f3bf 8f6f 	isb	sy
 80081d2:	f3bf 8f4f 	dsb	sy
 80081d6:	61fb      	str	r3, [r7, #28]
}
 80081d8:	bf00      	nop
 80081da:	bf00      	nop
 80081dc:	e7fd      	b.n	80081da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80081de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081e4:	6850      	ldr	r0, [r2, #4]
 80081e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081e8:	6892      	ldr	r2, [r2, #8]
 80081ea:	4611      	mov	r1, r2
 80081ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	f2c0 80ae 	blt.w	8008352 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80081fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081fc:	695b      	ldr	r3, [r3, #20]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d004      	beq.n	800820c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008204:	3304      	adds	r3, #4
 8008206:	4618      	mov	r0, r3
 8008208:	f7fe f9aa 	bl	8006560 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800820c:	463b      	mov	r3, r7
 800820e:	4618      	mov	r0, r3
 8008210:	f7ff ff6a 	bl	80080e8 <prvSampleTimeNow>
 8008214:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2b09      	cmp	r3, #9
 800821a:	f200 8097 	bhi.w	800834c <prvProcessReceivedCommands+0x1a0>
 800821e:	a201      	add	r2, pc, #4	@ (adr r2, 8008224 <prvProcessReceivedCommands+0x78>)
 8008220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008224:	0800824d 	.word	0x0800824d
 8008228:	0800824d 	.word	0x0800824d
 800822c:	0800824d 	.word	0x0800824d
 8008230:	080082c3 	.word	0x080082c3
 8008234:	080082d7 	.word	0x080082d7
 8008238:	08008323 	.word	0x08008323
 800823c:	0800824d 	.word	0x0800824d
 8008240:	0800824d 	.word	0x0800824d
 8008244:	080082c3 	.word	0x080082c3
 8008248:	080082d7 	.word	0x080082d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800824c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008252:	f043 0301 	orr.w	r3, r3, #1
 8008256:	b2da      	uxtb	r2, r3
 8008258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800825a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800825e:	68ba      	ldr	r2, [r7, #8]
 8008260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008262:	699b      	ldr	r3, [r3, #24]
 8008264:	18d1      	adds	r1, r2, r3
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800826a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800826c:	f7ff ff5c 	bl	8008128 <prvInsertTimerInActiveList>
 8008270:	4603      	mov	r3, r0
 8008272:	2b00      	cmp	r3, #0
 8008274:	d06c      	beq.n	8008350 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008278:	6a1b      	ldr	r3, [r3, #32]
 800827a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800827c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800827e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008280:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008284:	f003 0304 	and.w	r3, r3, #4
 8008288:	2b00      	cmp	r3, #0
 800828a:	d061      	beq.n	8008350 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800828c:	68ba      	ldr	r2, [r7, #8]
 800828e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008290:	699b      	ldr	r3, [r3, #24]
 8008292:	441a      	add	r2, r3
 8008294:	2300      	movs	r3, #0
 8008296:	9300      	str	r3, [sp, #0]
 8008298:	2300      	movs	r3, #0
 800829a:	2100      	movs	r1, #0
 800829c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800829e:	f7ff fe01 	bl	8007ea4 <xTimerGenericCommand>
 80082a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80082a4:	6a3b      	ldr	r3, [r7, #32]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d152      	bne.n	8008350 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80082aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ae:	f383 8811 	msr	BASEPRI, r3
 80082b2:	f3bf 8f6f 	isb	sy
 80082b6:	f3bf 8f4f 	dsb	sy
 80082ba:	61bb      	str	r3, [r7, #24]
}
 80082bc:	bf00      	nop
 80082be:	bf00      	nop
 80082c0:	e7fd      	b.n	80082be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80082c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80082c8:	f023 0301 	bic.w	r3, r3, #1
 80082cc:	b2da      	uxtb	r2, r3
 80082ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80082d4:	e03d      	b.n	8008352 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80082d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80082dc:	f043 0301 	orr.w	r3, r3, #1
 80082e0:	b2da      	uxtb	r2, r3
 80082e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80082ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f0:	699b      	ldr	r3, [r3, #24]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d10b      	bne.n	800830e <prvProcessReceivedCommands+0x162>
	__asm volatile
 80082f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fa:	f383 8811 	msr	BASEPRI, r3
 80082fe:	f3bf 8f6f 	isb	sy
 8008302:	f3bf 8f4f 	dsb	sy
 8008306:	617b      	str	r3, [r7, #20]
}
 8008308:	bf00      	nop
 800830a:	bf00      	nop
 800830c:	e7fd      	b.n	800830a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800830e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008310:	699a      	ldr	r2, [r3, #24]
 8008312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008314:	18d1      	adds	r1, r2, r3
 8008316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800831a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800831c:	f7ff ff04 	bl	8008128 <prvInsertTimerInActiveList>
					break;
 8008320:	e017      	b.n	8008352 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008324:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008328:	f003 0302 	and.w	r3, r3, #2
 800832c:	2b00      	cmp	r3, #0
 800832e:	d103      	bne.n	8008338 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008330:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008332:	f000 fbe9 	bl	8008b08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008336:	e00c      	b.n	8008352 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800833a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800833e:	f023 0301 	bic.w	r3, r3, #1
 8008342:	b2da      	uxtb	r2, r3
 8008344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008346:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800834a:	e002      	b.n	8008352 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800834c:	bf00      	nop
 800834e:	e000      	b.n	8008352 <prvProcessReceivedCommands+0x1a6>
					break;
 8008350:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008352:	4b08      	ldr	r3, [pc, #32]	@ (8008374 <prvProcessReceivedCommands+0x1c8>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	1d39      	adds	r1, r7, #4
 8008358:	2200      	movs	r2, #0
 800835a:	4618      	mov	r0, r3
 800835c:	f7fe fbd4 	bl	8006b08 <xQueueReceive>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	f47f af26 	bne.w	80081b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	3730      	adds	r7, #48	@ 0x30
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
 8008372:	bf00      	nop
 8008374:	200054b0 	.word	0x200054b0

08008378 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b088      	sub	sp, #32
 800837c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800837e:	e049      	b.n	8008414 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008380:	4b2e      	ldr	r3, [pc, #184]	@ (800843c <prvSwitchTimerLists+0xc4>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800838a:	4b2c      	ldr	r3, [pc, #176]	@ (800843c <prvSwitchTimerLists+0xc4>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	3304      	adds	r3, #4
 8008398:	4618      	mov	r0, r3
 800839a:	f7fe f8e1 	bl	8006560 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6a1b      	ldr	r3, [r3, #32]
 80083a2:	68f8      	ldr	r0, [r7, #12]
 80083a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80083ac:	f003 0304 	and.w	r3, r3, #4
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d02f      	beq.n	8008414 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	699b      	ldr	r3, [r3, #24]
 80083b8:	693a      	ldr	r2, [r7, #16]
 80083ba:	4413      	add	r3, r2
 80083bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80083be:	68ba      	ldr	r2, [r7, #8]
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d90e      	bls.n	80083e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	68ba      	ldr	r2, [r7, #8]
 80083ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80083d2:	4b1a      	ldr	r3, [pc, #104]	@ (800843c <prvSwitchTimerLists+0xc4>)
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	3304      	adds	r3, #4
 80083da:	4619      	mov	r1, r3
 80083dc:	4610      	mov	r0, r2
 80083de:	f7fe f886 	bl	80064ee <vListInsert>
 80083e2:	e017      	b.n	8008414 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80083e4:	2300      	movs	r3, #0
 80083e6:	9300      	str	r3, [sp, #0]
 80083e8:	2300      	movs	r3, #0
 80083ea:	693a      	ldr	r2, [r7, #16]
 80083ec:	2100      	movs	r1, #0
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	f7ff fd58 	bl	8007ea4 <xTimerGenericCommand>
 80083f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d10b      	bne.n	8008414 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80083fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	603b      	str	r3, [r7, #0]
}
 800840e:	bf00      	nop
 8008410:	bf00      	nop
 8008412:	e7fd      	b.n	8008410 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008414:	4b09      	ldr	r3, [pc, #36]	@ (800843c <prvSwitchTimerLists+0xc4>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d1b0      	bne.n	8008380 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800841e:	4b07      	ldr	r3, [pc, #28]	@ (800843c <prvSwitchTimerLists+0xc4>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008424:	4b06      	ldr	r3, [pc, #24]	@ (8008440 <prvSwitchTimerLists+0xc8>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a04      	ldr	r2, [pc, #16]	@ (800843c <prvSwitchTimerLists+0xc4>)
 800842a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800842c:	4a04      	ldr	r2, [pc, #16]	@ (8008440 <prvSwitchTimerLists+0xc8>)
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	6013      	str	r3, [r2, #0]
}
 8008432:	bf00      	nop
 8008434:	3718      	adds	r7, #24
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop
 800843c:	200054a8 	.word	0x200054a8
 8008440:	200054ac 	.word	0x200054ac

08008444 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800844a:	f000 f96d 	bl	8008728 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800844e:	4b15      	ldr	r3, [pc, #84]	@ (80084a4 <prvCheckForValidListAndQueue+0x60>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d120      	bne.n	8008498 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008456:	4814      	ldr	r0, [pc, #80]	@ (80084a8 <prvCheckForValidListAndQueue+0x64>)
 8008458:	f7fd fff8 	bl	800644c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800845c:	4813      	ldr	r0, [pc, #76]	@ (80084ac <prvCheckForValidListAndQueue+0x68>)
 800845e:	f7fd fff5 	bl	800644c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008462:	4b13      	ldr	r3, [pc, #76]	@ (80084b0 <prvCheckForValidListAndQueue+0x6c>)
 8008464:	4a10      	ldr	r2, [pc, #64]	@ (80084a8 <prvCheckForValidListAndQueue+0x64>)
 8008466:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008468:	4b12      	ldr	r3, [pc, #72]	@ (80084b4 <prvCheckForValidListAndQueue+0x70>)
 800846a:	4a10      	ldr	r2, [pc, #64]	@ (80084ac <prvCheckForValidListAndQueue+0x68>)
 800846c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800846e:	2300      	movs	r3, #0
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	4b11      	ldr	r3, [pc, #68]	@ (80084b8 <prvCheckForValidListAndQueue+0x74>)
 8008474:	4a11      	ldr	r2, [pc, #68]	@ (80084bc <prvCheckForValidListAndQueue+0x78>)
 8008476:	2110      	movs	r1, #16
 8008478:	200a      	movs	r0, #10
 800847a:	f7fe f905 	bl	8006688 <xQueueGenericCreateStatic>
 800847e:	4603      	mov	r3, r0
 8008480:	4a08      	ldr	r2, [pc, #32]	@ (80084a4 <prvCheckForValidListAndQueue+0x60>)
 8008482:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008484:	4b07      	ldr	r3, [pc, #28]	@ (80084a4 <prvCheckForValidListAndQueue+0x60>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d005      	beq.n	8008498 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800848c:	4b05      	ldr	r3, [pc, #20]	@ (80084a4 <prvCheckForValidListAndQueue+0x60>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	490b      	ldr	r1, [pc, #44]	@ (80084c0 <prvCheckForValidListAndQueue+0x7c>)
 8008492:	4618      	mov	r0, r3
 8008494:	f7fe fd2a 	bl	8006eec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008498:	f000 f978 	bl	800878c <vPortExitCritical>
}
 800849c:	bf00      	nop
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	200054b0 	.word	0x200054b0
 80084a8:	20005480 	.word	0x20005480
 80084ac:	20005494 	.word	0x20005494
 80084b0:	200054a8 	.word	0x200054a8
 80084b4:	200054ac 	.word	0x200054ac
 80084b8:	2000555c 	.word	0x2000555c
 80084bc:	200054bc 	.word	0x200054bc
 80084c0:	08017224 	.word	0x08017224

080084c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3b04      	subs	r3, #4
 80084d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80084dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	3b04      	subs	r3, #4
 80084e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	f023 0201 	bic.w	r2, r3, #1
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	3b04      	subs	r3, #4
 80084f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80084f4:	4a0c      	ldr	r2, [pc, #48]	@ (8008528 <pxPortInitialiseStack+0x64>)
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	3b14      	subs	r3, #20
 80084fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	3b04      	subs	r3, #4
 800850a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f06f 0202 	mvn.w	r2, #2
 8008512:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	3b20      	subs	r3, #32
 8008518:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800851a:	68fb      	ldr	r3, [r7, #12]
}
 800851c:	4618      	mov	r0, r3
 800851e:	3714      	adds	r7, #20
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr
 8008528:	0800852d 	.word	0x0800852d

0800852c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800852c:	b480      	push	{r7}
 800852e:	b085      	sub	sp, #20
 8008530:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008532:	2300      	movs	r3, #0
 8008534:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008536:	4b13      	ldr	r3, [pc, #76]	@ (8008584 <prvTaskExitError+0x58>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800853e:	d00b      	beq.n	8008558 <prvTaskExitError+0x2c>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	60fb      	str	r3, [r7, #12]
}
 8008552:	bf00      	nop
 8008554:	bf00      	nop
 8008556:	e7fd      	b.n	8008554 <prvTaskExitError+0x28>
	__asm volatile
 8008558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800855c:	f383 8811 	msr	BASEPRI, r3
 8008560:	f3bf 8f6f 	isb	sy
 8008564:	f3bf 8f4f 	dsb	sy
 8008568:	60bb      	str	r3, [r7, #8]
}
 800856a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800856c:	bf00      	nop
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d0fc      	beq.n	800856e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008574:	bf00      	nop
 8008576:	bf00      	nop
 8008578:	3714      	adds	r7, #20
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	20000010 	.word	0x20000010
	...

08008590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008590:	4b07      	ldr	r3, [pc, #28]	@ (80085b0 <pxCurrentTCBConst2>)
 8008592:	6819      	ldr	r1, [r3, #0]
 8008594:	6808      	ldr	r0, [r1, #0]
 8008596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859a:	f380 8809 	msr	PSP, r0
 800859e:	f3bf 8f6f 	isb	sy
 80085a2:	f04f 0000 	mov.w	r0, #0
 80085a6:	f380 8811 	msr	BASEPRI, r0
 80085aa:	4770      	bx	lr
 80085ac:	f3af 8000 	nop.w

080085b0 <pxCurrentTCBConst2>:
 80085b0:	20004f80 	.word	0x20004f80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80085b4:	bf00      	nop
 80085b6:	bf00      	nop

080085b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80085b8:	4808      	ldr	r0, [pc, #32]	@ (80085dc <prvPortStartFirstTask+0x24>)
 80085ba:	6800      	ldr	r0, [r0, #0]
 80085bc:	6800      	ldr	r0, [r0, #0]
 80085be:	f380 8808 	msr	MSP, r0
 80085c2:	f04f 0000 	mov.w	r0, #0
 80085c6:	f380 8814 	msr	CONTROL, r0
 80085ca:	b662      	cpsie	i
 80085cc:	b661      	cpsie	f
 80085ce:	f3bf 8f4f 	dsb	sy
 80085d2:	f3bf 8f6f 	isb	sy
 80085d6:	df00      	svc	0
 80085d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80085da:	bf00      	nop
 80085dc:	e000ed08 	.word	0xe000ed08

080085e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b086      	sub	sp, #24
 80085e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80085e6:	4b47      	ldr	r3, [pc, #284]	@ (8008704 <xPortStartScheduler+0x124>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a47      	ldr	r2, [pc, #284]	@ (8008708 <xPortStartScheduler+0x128>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d10b      	bne.n	8008608 <xPortStartScheduler+0x28>
	__asm volatile
 80085f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f4:	f383 8811 	msr	BASEPRI, r3
 80085f8:	f3bf 8f6f 	isb	sy
 80085fc:	f3bf 8f4f 	dsb	sy
 8008600:	613b      	str	r3, [r7, #16]
}
 8008602:	bf00      	nop
 8008604:	bf00      	nop
 8008606:	e7fd      	b.n	8008604 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008608:	4b3e      	ldr	r3, [pc, #248]	@ (8008704 <xPortStartScheduler+0x124>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a3f      	ldr	r2, [pc, #252]	@ (800870c <xPortStartScheduler+0x12c>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d10b      	bne.n	800862a <xPortStartScheduler+0x4a>
	__asm volatile
 8008612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008616:	f383 8811 	msr	BASEPRI, r3
 800861a:	f3bf 8f6f 	isb	sy
 800861e:	f3bf 8f4f 	dsb	sy
 8008622:	60fb      	str	r3, [r7, #12]
}
 8008624:	bf00      	nop
 8008626:	bf00      	nop
 8008628:	e7fd      	b.n	8008626 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800862a:	4b39      	ldr	r3, [pc, #228]	@ (8008710 <xPortStartScheduler+0x130>)
 800862c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	b2db      	uxtb	r3, r3
 8008634:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	22ff      	movs	r2, #255	@ 0xff
 800863a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	781b      	ldrb	r3, [r3, #0]
 8008640:	b2db      	uxtb	r3, r3
 8008642:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008644:	78fb      	ldrb	r3, [r7, #3]
 8008646:	b2db      	uxtb	r3, r3
 8008648:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800864c:	b2da      	uxtb	r2, r3
 800864e:	4b31      	ldr	r3, [pc, #196]	@ (8008714 <xPortStartScheduler+0x134>)
 8008650:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008652:	4b31      	ldr	r3, [pc, #196]	@ (8008718 <xPortStartScheduler+0x138>)
 8008654:	2207      	movs	r2, #7
 8008656:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008658:	e009      	b.n	800866e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800865a:	4b2f      	ldr	r3, [pc, #188]	@ (8008718 <xPortStartScheduler+0x138>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	3b01      	subs	r3, #1
 8008660:	4a2d      	ldr	r2, [pc, #180]	@ (8008718 <xPortStartScheduler+0x138>)
 8008662:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008664:	78fb      	ldrb	r3, [r7, #3]
 8008666:	b2db      	uxtb	r3, r3
 8008668:	005b      	lsls	r3, r3, #1
 800866a:	b2db      	uxtb	r3, r3
 800866c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800866e:	78fb      	ldrb	r3, [r7, #3]
 8008670:	b2db      	uxtb	r3, r3
 8008672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008676:	2b80      	cmp	r3, #128	@ 0x80
 8008678:	d0ef      	beq.n	800865a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800867a:	4b27      	ldr	r3, [pc, #156]	@ (8008718 <xPortStartScheduler+0x138>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f1c3 0307 	rsb	r3, r3, #7
 8008682:	2b04      	cmp	r3, #4
 8008684:	d00b      	beq.n	800869e <xPortStartScheduler+0xbe>
	__asm volatile
 8008686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800868a:	f383 8811 	msr	BASEPRI, r3
 800868e:	f3bf 8f6f 	isb	sy
 8008692:	f3bf 8f4f 	dsb	sy
 8008696:	60bb      	str	r3, [r7, #8]
}
 8008698:	bf00      	nop
 800869a:	bf00      	nop
 800869c:	e7fd      	b.n	800869a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800869e:	4b1e      	ldr	r3, [pc, #120]	@ (8008718 <xPortStartScheduler+0x138>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	021b      	lsls	r3, r3, #8
 80086a4:	4a1c      	ldr	r2, [pc, #112]	@ (8008718 <xPortStartScheduler+0x138>)
 80086a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80086a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008718 <xPortStartScheduler+0x138>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80086b0:	4a19      	ldr	r2, [pc, #100]	@ (8008718 <xPortStartScheduler+0x138>)
 80086b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	b2da      	uxtb	r2, r3
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80086bc:	4b17      	ldr	r3, [pc, #92]	@ (800871c <xPortStartScheduler+0x13c>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a16      	ldr	r2, [pc, #88]	@ (800871c <xPortStartScheduler+0x13c>)
 80086c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80086c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80086c8:	4b14      	ldr	r3, [pc, #80]	@ (800871c <xPortStartScheduler+0x13c>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a13      	ldr	r2, [pc, #76]	@ (800871c <xPortStartScheduler+0x13c>)
 80086ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80086d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80086d4:	f000 f8da 	bl	800888c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80086d8:	4b11      	ldr	r3, [pc, #68]	@ (8008720 <xPortStartScheduler+0x140>)
 80086da:	2200      	movs	r2, #0
 80086dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80086de:	f000 f8f9 	bl	80088d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80086e2:	4b10      	ldr	r3, [pc, #64]	@ (8008724 <xPortStartScheduler+0x144>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a0f      	ldr	r2, [pc, #60]	@ (8008724 <xPortStartScheduler+0x144>)
 80086e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80086ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80086ee:	f7ff ff63 	bl	80085b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80086f2:	f7ff f813 	bl	800771c <vTaskSwitchContext>
	prvTaskExitError();
 80086f6:	f7ff ff19 	bl	800852c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3718      	adds	r7, #24
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	e000ed00 	.word	0xe000ed00
 8008708:	410fc271 	.word	0x410fc271
 800870c:	410fc270 	.word	0x410fc270
 8008710:	e000e400 	.word	0xe000e400
 8008714:	200055ac 	.word	0x200055ac
 8008718:	200055b0 	.word	0x200055b0
 800871c:	e000ed20 	.word	0xe000ed20
 8008720:	20000010 	.word	0x20000010
 8008724:	e000ef34 	.word	0xe000ef34

08008728 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
	__asm volatile
 800872e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008732:	f383 8811 	msr	BASEPRI, r3
 8008736:	f3bf 8f6f 	isb	sy
 800873a:	f3bf 8f4f 	dsb	sy
 800873e:	607b      	str	r3, [r7, #4]
}
 8008740:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008742:	4b10      	ldr	r3, [pc, #64]	@ (8008784 <vPortEnterCritical+0x5c>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3301      	adds	r3, #1
 8008748:	4a0e      	ldr	r2, [pc, #56]	@ (8008784 <vPortEnterCritical+0x5c>)
 800874a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800874c:	4b0d      	ldr	r3, [pc, #52]	@ (8008784 <vPortEnterCritical+0x5c>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	2b01      	cmp	r3, #1
 8008752:	d110      	bne.n	8008776 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008754:	4b0c      	ldr	r3, [pc, #48]	@ (8008788 <vPortEnterCritical+0x60>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	b2db      	uxtb	r3, r3
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00b      	beq.n	8008776 <vPortEnterCritical+0x4e>
	__asm volatile
 800875e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008762:	f383 8811 	msr	BASEPRI, r3
 8008766:	f3bf 8f6f 	isb	sy
 800876a:	f3bf 8f4f 	dsb	sy
 800876e:	603b      	str	r3, [r7, #0]
}
 8008770:	bf00      	nop
 8008772:	bf00      	nop
 8008774:	e7fd      	b.n	8008772 <vPortEnterCritical+0x4a>
	}
}
 8008776:	bf00      	nop
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	20000010 	.word	0x20000010
 8008788:	e000ed04 	.word	0xe000ed04

0800878c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800878c:	b480      	push	{r7}
 800878e:	b083      	sub	sp, #12
 8008790:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008792:	4b12      	ldr	r3, [pc, #72]	@ (80087dc <vPortExitCritical+0x50>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d10b      	bne.n	80087b2 <vPortExitCritical+0x26>
	__asm volatile
 800879a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800879e:	f383 8811 	msr	BASEPRI, r3
 80087a2:	f3bf 8f6f 	isb	sy
 80087a6:	f3bf 8f4f 	dsb	sy
 80087aa:	607b      	str	r3, [r7, #4]
}
 80087ac:	bf00      	nop
 80087ae:	bf00      	nop
 80087b0:	e7fd      	b.n	80087ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80087b2:	4b0a      	ldr	r3, [pc, #40]	@ (80087dc <vPortExitCritical+0x50>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	3b01      	subs	r3, #1
 80087b8:	4a08      	ldr	r2, [pc, #32]	@ (80087dc <vPortExitCritical+0x50>)
 80087ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80087bc:	4b07      	ldr	r3, [pc, #28]	@ (80087dc <vPortExitCritical+0x50>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d105      	bne.n	80087d0 <vPortExitCritical+0x44>
 80087c4:	2300      	movs	r3, #0
 80087c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	f383 8811 	msr	BASEPRI, r3
}
 80087ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80087d0:	bf00      	nop
 80087d2:	370c      	adds	r7, #12
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr
 80087dc:	20000010 	.word	0x20000010

080087e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80087e0:	f3ef 8009 	mrs	r0, PSP
 80087e4:	f3bf 8f6f 	isb	sy
 80087e8:	4b15      	ldr	r3, [pc, #84]	@ (8008840 <pxCurrentTCBConst>)
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	f01e 0f10 	tst.w	lr, #16
 80087f0:	bf08      	it	eq
 80087f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80087f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087fa:	6010      	str	r0, [r2, #0]
 80087fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008800:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008804:	f380 8811 	msr	BASEPRI, r0
 8008808:	f3bf 8f4f 	dsb	sy
 800880c:	f3bf 8f6f 	isb	sy
 8008810:	f7fe ff84 	bl	800771c <vTaskSwitchContext>
 8008814:	f04f 0000 	mov.w	r0, #0
 8008818:	f380 8811 	msr	BASEPRI, r0
 800881c:	bc09      	pop	{r0, r3}
 800881e:	6819      	ldr	r1, [r3, #0]
 8008820:	6808      	ldr	r0, [r1, #0]
 8008822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008826:	f01e 0f10 	tst.w	lr, #16
 800882a:	bf08      	it	eq
 800882c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008830:	f380 8809 	msr	PSP, r0
 8008834:	f3bf 8f6f 	isb	sy
 8008838:	4770      	bx	lr
 800883a:	bf00      	nop
 800883c:	f3af 8000 	nop.w

08008840 <pxCurrentTCBConst>:
 8008840:	20004f80 	.word	0x20004f80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008844:	bf00      	nop
 8008846:	bf00      	nop

08008848 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
	__asm volatile
 800884e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008852:	f383 8811 	msr	BASEPRI, r3
 8008856:	f3bf 8f6f 	isb	sy
 800885a:	f3bf 8f4f 	dsb	sy
 800885e:	607b      	str	r3, [r7, #4]
}
 8008860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008862:	f7fe fea1 	bl	80075a8 <xTaskIncrementTick>
 8008866:	4603      	mov	r3, r0
 8008868:	2b00      	cmp	r3, #0
 800886a:	d003      	beq.n	8008874 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800886c:	4b06      	ldr	r3, [pc, #24]	@ (8008888 <xPortSysTickHandler+0x40>)
 800886e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008872:	601a      	str	r2, [r3, #0]
 8008874:	2300      	movs	r3, #0
 8008876:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	f383 8811 	msr	BASEPRI, r3
}
 800887e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008880:	bf00      	nop
 8008882:	3708      	adds	r7, #8
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}
 8008888:	e000ed04 	.word	0xe000ed04

0800888c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800888c:	b480      	push	{r7}
 800888e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008890:	4b0b      	ldr	r3, [pc, #44]	@ (80088c0 <vPortSetupTimerInterrupt+0x34>)
 8008892:	2200      	movs	r2, #0
 8008894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008896:	4b0b      	ldr	r3, [pc, #44]	@ (80088c4 <vPortSetupTimerInterrupt+0x38>)
 8008898:	2200      	movs	r2, #0
 800889a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800889c:	4b0a      	ldr	r3, [pc, #40]	@ (80088c8 <vPortSetupTimerInterrupt+0x3c>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a0a      	ldr	r2, [pc, #40]	@ (80088cc <vPortSetupTimerInterrupt+0x40>)
 80088a2:	fba2 2303 	umull	r2, r3, r2, r3
 80088a6:	099b      	lsrs	r3, r3, #6
 80088a8:	4a09      	ldr	r2, [pc, #36]	@ (80088d0 <vPortSetupTimerInterrupt+0x44>)
 80088aa:	3b01      	subs	r3, #1
 80088ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80088ae:	4b04      	ldr	r3, [pc, #16]	@ (80088c0 <vPortSetupTimerInterrupt+0x34>)
 80088b0:	2207      	movs	r2, #7
 80088b2:	601a      	str	r2, [r3, #0]
}
 80088b4:	bf00      	nop
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr
 80088be:	bf00      	nop
 80088c0:	e000e010 	.word	0xe000e010
 80088c4:	e000e018 	.word	0xe000e018
 80088c8:	20000004 	.word	0x20000004
 80088cc:	10624dd3 	.word	0x10624dd3
 80088d0:	e000e014 	.word	0xe000e014

080088d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80088d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80088e4 <vPortEnableVFP+0x10>
 80088d8:	6801      	ldr	r1, [r0, #0]
 80088da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80088de:	6001      	str	r1, [r0, #0]
 80088e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80088e2:	bf00      	nop
 80088e4:	e000ed88 	.word	0xe000ed88

080088e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80088e8:	b480      	push	{r7}
 80088ea:	b085      	sub	sp, #20
 80088ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80088ee:	f3ef 8305 	mrs	r3, IPSR
 80088f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2b0f      	cmp	r3, #15
 80088f8:	d915      	bls.n	8008926 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80088fa:	4a18      	ldr	r2, [pc, #96]	@ (800895c <vPortValidateInterruptPriority+0x74>)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	4413      	add	r3, r2
 8008900:	781b      	ldrb	r3, [r3, #0]
 8008902:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008904:	4b16      	ldr	r3, [pc, #88]	@ (8008960 <vPortValidateInterruptPriority+0x78>)
 8008906:	781b      	ldrb	r3, [r3, #0]
 8008908:	7afa      	ldrb	r2, [r7, #11]
 800890a:	429a      	cmp	r2, r3
 800890c:	d20b      	bcs.n	8008926 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800890e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008912:	f383 8811 	msr	BASEPRI, r3
 8008916:	f3bf 8f6f 	isb	sy
 800891a:	f3bf 8f4f 	dsb	sy
 800891e:	607b      	str	r3, [r7, #4]
}
 8008920:	bf00      	nop
 8008922:	bf00      	nop
 8008924:	e7fd      	b.n	8008922 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008926:	4b0f      	ldr	r3, [pc, #60]	@ (8008964 <vPortValidateInterruptPriority+0x7c>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800892e:	4b0e      	ldr	r3, [pc, #56]	@ (8008968 <vPortValidateInterruptPriority+0x80>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	429a      	cmp	r2, r3
 8008934:	d90b      	bls.n	800894e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800893a:	f383 8811 	msr	BASEPRI, r3
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f3bf 8f4f 	dsb	sy
 8008946:	603b      	str	r3, [r7, #0]
}
 8008948:	bf00      	nop
 800894a:	bf00      	nop
 800894c:	e7fd      	b.n	800894a <vPortValidateInterruptPriority+0x62>
	}
 800894e:	bf00      	nop
 8008950:	3714      	adds	r7, #20
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	e000e3f0 	.word	0xe000e3f0
 8008960:	200055ac 	.word	0x200055ac
 8008964:	e000ed0c 	.word	0xe000ed0c
 8008968:	200055b0 	.word	0x200055b0

0800896c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b08a      	sub	sp, #40	@ 0x28
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008974:	2300      	movs	r3, #0
 8008976:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008978:	f7fe fd5a 	bl	8007430 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800897c:	4b5c      	ldr	r3, [pc, #368]	@ (8008af0 <pvPortMalloc+0x184>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008984:	f000 f924 	bl	8008bd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008988:	4b5a      	ldr	r3, [pc, #360]	@ (8008af4 <pvPortMalloc+0x188>)
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4013      	ands	r3, r2
 8008990:	2b00      	cmp	r3, #0
 8008992:	f040 8095 	bne.w	8008ac0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d01e      	beq.n	80089da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800899c:	2208      	movs	r2, #8
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4413      	add	r3, r2
 80089a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f003 0307 	and.w	r3, r3, #7
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d015      	beq.n	80089da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f023 0307 	bic.w	r3, r3, #7
 80089b4:	3308      	adds	r3, #8
 80089b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f003 0307 	and.w	r3, r3, #7
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d00b      	beq.n	80089da <pvPortMalloc+0x6e>
	__asm volatile
 80089c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c6:	f383 8811 	msr	BASEPRI, r3
 80089ca:	f3bf 8f6f 	isb	sy
 80089ce:	f3bf 8f4f 	dsb	sy
 80089d2:	617b      	str	r3, [r7, #20]
}
 80089d4:	bf00      	nop
 80089d6:	bf00      	nop
 80089d8:	e7fd      	b.n	80089d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d06f      	beq.n	8008ac0 <pvPortMalloc+0x154>
 80089e0:	4b45      	ldr	r3, [pc, #276]	@ (8008af8 <pvPortMalloc+0x18c>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	687a      	ldr	r2, [r7, #4]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d86a      	bhi.n	8008ac0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80089ea:	4b44      	ldr	r3, [pc, #272]	@ (8008afc <pvPortMalloc+0x190>)
 80089ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80089ee:	4b43      	ldr	r3, [pc, #268]	@ (8008afc <pvPortMalloc+0x190>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80089f4:	e004      	b.n	8008a00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80089f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80089fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d903      	bls.n	8008a12 <pvPortMalloc+0xa6>
 8008a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1f1      	bne.n	80089f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008a12:	4b37      	ldr	r3, [pc, #220]	@ (8008af0 <pvPortMalloc+0x184>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d051      	beq.n	8008ac0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008a1c:	6a3b      	ldr	r3, [r7, #32]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2208      	movs	r2, #8
 8008a22:	4413      	add	r3, r2
 8008a24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a30:	685a      	ldr	r2, [r3, #4]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	1ad2      	subs	r2, r2, r3
 8008a36:	2308      	movs	r3, #8
 8008a38:	005b      	lsls	r3, r3, #1
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d920      	bls.n	8008a80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4413      	add	r3, r2
 8008a44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a46:	69bb      	ldr	r3, [r7, #24]
 8008a48:	f003 0307 	and.w	r3, r3, #7
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00b      	beq.n	8008a68 <pvPortMalloc+0xfc>
	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	613b      	str	r3, [r7, #16]
}
 8008a62:	bf00      	nop
 8008a64:	bf00      	nop
 8008a66:	e7fd      	b.n	8008a64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a6a:	685a      	ldr	r2, [r3, #4]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	1ad2      	subs	r2, r2, r3
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008a7a:	69b8      	ldr	r0, [r7, #24]
 8008a7c:	f000 f90a 	bl	8008c94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a80:	4b1d      	ldr	r3, [pc, #116]	@ (8008af8 <pvPortMalloc+0x18c>)
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	1ad3      	subs	r3, r2, r3
 8008a8a:	4a1b      	ldr	r2, [pc, #108]	@ (8008af8 <pvPortMalloc+0x18c>)
 8008a8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8008af8 <pvPortMalloc+0x18c>)
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	4b1b      	ldr	r3, [pc, #108]	@ (8008b00 <pvPortMalloc+0x194>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d203      	bcs.n	8008aa2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008a9a:	4b17      	ldr	r3, [pc, #92]	@ (8008af8 <pvPortMalloc+0x18c>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a18      	ldr	r2, [pc, #96]	@ (8008b00 <pvPortMalloc+0x194>)
 8008aa0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa4:	685a      	ldr	r2, [r3, #4]
 8008aa6:	4b13      	ldr	r3, [pc, #76]	@ (8008af4 <pvPortMalloc+0x188>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	431a      	orrs	r2, r3
 8008aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008ab6:	4b13      	ldr	r3, [pc, #76]	@ (8008b04 <pvPortMalloc+0x198>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	3301      	adds	r3, #1
 8008abc:	4a11      	ldr	r2, [pc, #68]	@ (8008b04 <pvPortMalloc+0x198>)
 8008abe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008ac0:	f7fe fcc4 	bl	800744c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	f003 0307 	and.w	r3, r3, #7
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d00b      	beq.n	8008ae6 <pvPortMalloc+0x17a>
	__asm volatile
 8008ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad2:	f383 8811 	msr	BASEPRI, r3
 8008ad6:	f3bf 8f6f 	isb	sy
 8008ada:	f3bf 8f4f 	dsb	sy
 8008ade:	60fb      	str	r3, [r7, #12]
}
 8008ae0:	bf00      	nop
 8008ae2:	bf00      	nop
 8008ae4:	e7fd      	b.n	8008ae2 <pvPortMalloc+0x176>
	return pvReturn;
 8008ae6:	69fb      	ldr	r3, [r7, #28]
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3728      	adds	r7, #40	@ 0x28
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	200091bc 	.word	0x200091bc
 8008af4:	200091d0 	.word	0x200091d0
 8008af8:	200091c0 	.word	0x200091c0
 8008afc:	200091b4 	.word	0x200091b4
 8008b00:	200091c4 	.word	0x200091c4
 8008b04:	200091c8 	.word	0x200091c8

08008b08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b086      	sub	sp, #24
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d04f      	beq.n	8008bba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008b1a:	2308      	movs	r3, #8
 8008b1c:	425b      	negs	r3, r3
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	4413      	add	r3, r2
 8008b22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	685a      	ldr	r2, [r3, #4]
 8008b2c:	4b25      	ldr	r3, [pc, #148]	@ (8008bc4 <vPortFree+0xbc>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4013      	ands	r3, r2
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d10b      	bne.n	8008b4e <vPortFree+0x46>
	__asm volatile
 8008b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b3a:	f383 8811 	msr	BASEPRI, r3
 8008b3e:	f3bf 8f6f 	isb	sy
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	60fb      	str	r3, [r7, #12]
}
 8008b48:	bf00      	nop
 8008b4a:	bf00      	nop
 8008b4c:	e7fd      	b.n	8008b4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d00b      	beq.n	8008b6e <vPortFree+0x66>
	__asm volatile
 8008b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5a:	f383 8811 	msr	BASEPRI, r3
 8008b5e:	f3bf 8f6f 	isb	sy
 8008b62:	f3bf 8f4f 	dsb	sy
 8008b66:	60bb      	str	r3, [r7, #8]
}
 8008b68:	bf00      	nop
 8008b6a:	bf00      	nop
 8008b6c:	e7fd      	b.n	8008b6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	685a      	ldr	r2, [r3, #4]
 8008b72:	4b14      	ldr	r3, [pc, #80]	@ (8008bc4 <vPortFree+0xbc>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4013      	ands	r3, r2
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d01e      	beq.n	8008bba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d11a      	bne.n	8008bba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	685a      	ldr	r2, [r3, #4]
 8008b88:	4b0e      	ldr	r3, [pc, #56]	@ (8008bc4 <vPortFree+0xbc>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	43db      	mvns	r3, r3
 8008b8e:	401a      	ands	r2, r3
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008b94:	f7fe fc4c 	bl	8007430 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	685a      	ldr	r2, [r3, #4]
 8008b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8008bc8 <vPortFree+0xc0>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4413      	add	r3, r2
 8008ba2:	4a09      	ldr	r2, [pc, #36]	@ (8008bc8 <vPortFree+0xc0>)
 8008ba4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008ba6:	6938      	ldr	r0, [r7, #16]
 8008ba8:	f000 f874 	bl	8008c94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008bac:	4b07      	ldr	r3, [pc, #28]	@ (8008bcc <vPortFree+0xc4>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	4a06      	ldr	r2, [pc, #24]	@ (8008bcc <vPortFree+0xc4>)
 8008bb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008bb6:	f7fe fc49 	bl	800744c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008bba:	bf00      	nop
 8008bbc:	3718      	adds	r7, #24
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	200091d0 	.word	0x200091d0
 8008bc8:	200091c0 	.word	0x200091c0
 8008bcc:	200091cc 	.word	0x200091cc

08008bd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008bd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008bda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008bdc:	4b27      	ldr	r3, [pc, #156]	@ (8008c7c <prvHeapInit+0xac>)
 8008bde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f003 0307 	and.w	r3, r3, #7
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00c      	beq.n	8008c04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	3307      	adds	r3, #7
 8008bee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f023 0307 	bic.w	r3, r3, #7
 8008bf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008bf8:	68ba      	ldr	r2, [r7, #8]
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	1ad3      	subs	r3, r2, r3
 8008bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8008c7c <prvHeapInit+0xac>)
 8008c00:	4413      	add	r3, r2
 8008c02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008c08:	4a1d      	ldr	r2, [pc, #116]	@ (8008c80 <prvHeapInit+0xb0>)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8008c80 <prvHeapInit+0xb0>)
 8008c10:	2200      	movs	r2, #0
 8008c12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	4413      	add	r3, r2
 8008c1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008c1c:	2208      	movs	r2, #8
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	1a9b      	subs	r3, r3, r2
 8008c22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f023 0307 	bic.w	r3, r3, #7
 8008c2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	4a15      	ldr	r2, [pc, #84]	@ (8008c84 <prvHeapInit+0xb4>)
 8008c30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008c32:	4b14      	ldr	r3, [pc, #80]	@ (8008c84 <prvHeapInit+0xb4>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2200      	movs	r2, #0
 8008c38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008c3a:	4b12      	ldr	r3, [pc, #72]	@ (8008c84 <prvHeapInit+0xb4>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	68fa      	ldr	r2, [r7, #12]
 8008c4a:	1ad2      	subs	r2, r2, r3
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008c50:	4b0c      	ldr	r3, [pc, #48]	@ (8008c84 <prvHeapInit+0xb4>)
 8008c52:	681a      	ldr	r2, [r3, #0]
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8008c88 <prvHeapInit+0xb8>)
 8008c5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	4a09      	ldr	r2, [pc, #36]	@ (8008c8c <prvHeapInit+0xbc>)
 8008c66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008c68:	4b09      	ldr	r3, [pc, #36]	@ (8008c90 <prvHeapInit+0xc0>)
 8008c6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008c6e:	601a      	str	r2, [r3, #0]
}
 8008c70:	bf00      	nop
 8008c72:	3714      	adds	r7, #20
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr
 8008c7c:	200055b4 	.word	0x200055b4
 8008c80:	200091b4 	.word	0x200091b4
 8008c84:	200091bc 	.word	0x200091bc
 8008c88:	200091c4 	.word	0x200091c4
 8008c8c:	200091c0 	.word	0x200091c0
 8008c90:	200091d0 	.word	0x200091d0

08008c94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008c94:	b480      	push	{r7}
 8008c96:	b085      	sub	sp, #20
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008c9c:	4b28      	ldr	r3, [pc, #160]	@ (8008d40 <prvInsertBlockIntoFreeList+0xac>)
 8008c9e:	60fb      	str	r3, [r7, #12]
 8008ca0:	e002      	b.n	8008ca8 <prvInsertBlockIntoFreeList+0x14>
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	60fb      	str	r3, [r7, #12]
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	687a      	ldr	r2, [r7, #4]
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d8f7      	bhi.n	8008ca2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d108      	bne.n	8008cd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	685a      	ldr	r2, [r3, #4]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	441a      	add	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	68ba      	ldr	r2, [r7, #8]
 8008ce0:	441a      	add	r2, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d118      	bne.n	8008d1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681a      	ldr	r2, [r3, #0]
 8008cee:	4b15      	ldr	r3, [pc, #84]	@ (8008d44 <prvInsertBlockIntoFreeList+0xb0>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d00d      	beq.n	8008d12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	441a      	add	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	601a      	str	r2, [r3, #0]
 8008d10:	e008      	b.n	8008d24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008d12:	4b0c      	ldr	r3, [pc, #48]	@ (8008d44 <prvInsertBlockIntoFreeList+0xb0>)
 8008d14:	681a      	ldr	r2, [r3, #0]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	601a      	str	r2, [r3, #0]
 8008d1a:	e003      	b.n	8008d24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d002      	beq.n	8008d32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d32:	bf00      	nop
 8008d34:	3714      	adds	r7, #20
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr
 8008d3e:	bf00      	nop
 8008d40:	200091b4 	.word	0x200091b4
 8008d44:	200091bc 	.word	0x200091bc

08008d48 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8008d48:	4b04      	ldr	r3, [pc, #16]	@ (8008d5c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	b10a      	cbz	r2, 8008d52 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 8008d4e:	4803      	ldr	r0, [pc, #12]	@ (8008d5c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8008d50:	4770      	bx	lr
 8008d52:	4a03      	ldr	r2, [pc, #12]	@ (8008d60 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 8008d54:	4801      	ldr	r0, [pc, #4]	@ (8008d5c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8008d56:	6812      	ldr	r2, [r2, #0]
 8008d58:	601a      	str	r2, [r3, #0]
 8008d5a:	4770      	bx	lr
 8008d5c:	2000001c 	.word	0x2000001c
 8008d60:	200001d0 	.word	0x200001d0

08008d64 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8008d64:	4a02      	ldr	r2, [pc, #8]	@ (8008d70 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 8008d66:	4b03      	ldr	r3, [pc, #12]	@ (8008d74 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 8008d68:	6812      	ldr	r2, [r2, #0]
 8008d6a:	601a      	str	r2, [r3, #0]
 8008d6c:	4770      	bx	lr
 8008d6e:	bf00      	nop
 8008d70:	200001d0 	.word	0x200001d0
 8008d74:	2000001c 	.word	0x2000001c

08008d78 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 8008d78:	f003 b9a4 	b.w	800c0c4 <geometry_msgs__msg__Twist__init>

08008d7c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 8008d7c:	f003 b9c6 	b.w	800c10c <geometry_msgs__msg__Twist__fini>

08008d80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8008d80:	b510      	push	{r4, lr}
 8008d82:	f000 f819 	bl	8008db8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8008d86:	4c07      	ldr	r4, [pc, #28]	@ (8008da4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 8008d88:	60e0      	str	r0, [r4, #12]
 8008d8a:	f000 f815 	bl	8008db8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8008d8e:	4b06      	ldr	r3, [pc, #24]	@ (8008da8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8008d90:	64a0      	str	r0, [r4, #72]	@ 0x48
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	b10a      	cbz	r2, 8008d9a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 8008d96:	4804      	ldr	r0, [pc, #16]	@ (8008da8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8008d98:	bd10      	pop	{r4, pc}
 8008d9a:	4a04      	ldr	r2, [pc, #16]	@ (8008dac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 8008d9c:	4802      	ldr	r0, [pc, #8]	@ (8008da8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8008d9e:	6812      	ldr	r2, [r2, #0]
 8008da0:	601a      	str	r2, [r3, #0]
 8008da2:	bd10      	pop	{r4, pc}
 8008da4:	20000028 	.word	0x20000028
 8008da8:	200000a0 	.word	0x200000a0
 8008dac:	200001d4 	.word	0x200001d4

08008db0 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 8008db0:	f003 b9b8 	b.w	800c124 <geometry_msgs__msg__Vector3__init>

08008db4 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 8008db4:	f003 b9ba 	b.w	800c12c <geometry_msgs__msg__Vector3__fini>

08008db8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 8008db8:	4b04      	ldr	r3, [pc, #16]	@ (8008dcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	b10a      	cbz	r2, 8008dc2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 8008dbe:	4803      	ldr	r0, [pc, #12]	@ (8008dcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8008dc0:	4770      	bx	lr
 8008dc2:	4a03      	ldr	r2, [pc, #12]	@ (8008dd0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 8008dc4:	4801      	ldr	r0, [pc, #4]	@ (8008dcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8008dc6:	6812      	ldr	r2, [r2, #0]
 8008dc8:	601a      	str	r2, [r3, #0]
 8008dca:	4770      	bx	lr
 8008dcc:	20000160 	.word	0x20000160
 8008dd0:	200001d4 	.word	0x200001d4

08008dd4 <get_serialized_size_geometry_msgs__msg__Twist>:
 8008dd4:	b570      	push	{r4, r5, r6, lr}
 8008dd6:	4604      	mov	r4, r0
 8008dd8:	b148      	cbz	r0, 8008dee <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 8008dda:	460d      	mov	r5, r1
 8008ddc:	f000 f860 	bl	8008ea0 <get_serialized_size_geometry_msgs__msg__Vector3>
 8008de0:	4606      	mov	r6, r0
 8008de2:	1829      	adds	r1, r5, r0
 8008de4:	f104 0018 	add.w	r0, r4, #24
 8008de8:	f000 f85a 	bl	8008ea0 <get_serialized_size_geometry_msgs__msg__Vector3>
 8008dec:	4430      	add	r0, r6
 8008dee:	bd70      	pop	{r4, r5, r6, pc}

08008df0 <_Twist__cdr_deserialize>:
 8008df0:	b570      	push	{r4, r5, r6, lr}
 8008df2:	460c      	mov	r4, r1
 8008df4:	b189      	cbz	r1, 8008e1a <_Twist__cdr_deserialize+0x2a>
 8008df6:	4605      	mov	r5, r0
 8008df8:	f000 f8de 	bl	8008fb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8008dfc:	6843      	ldr	r3, [r0, #4]
 8008dfe:	4621      	mov	r1, r4
 8008e00:	68db      	ldr	r3, [r3, #12]
 8008e02:	4628      	mov	r0, r5
 8008e04:	4798      	blx	r3
 8008e06:	f000 f8d7 	bl	8008fb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8008e0a:	6843      	ldr	r3, [r0, #4]
 8008e0c:	f104 0118 	add.w	r1, r4, #24
 8008e10:	4628      	mov	r0, r5
 8008e12:	68db      	ldr	r3, [r3, #12]
 8008e14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008e18:	4718      	bx	r3
 8008e1a:	4608      	mov	r0, r1
 8008e1c:	bd70      	pop	{r4, r5, r6, pc}
 8008e1e:	bf00      	nop

08008e20 <_Twist__cdr_serialize>:
 8008e20:	b510      	push	{r4, lr}
 8008e22:	b082      	sub	sp, #8
 8008e24:	9101      	str	r1, [sp, #4]
 8008e26:	b190      	cbz	r0, 8008e4e <_Twist__cdr_serialize+0x2e>
 8008e28:	4604      	mov	r4, r0
 8008e2a:	f000 f8c5 	bl	8008fb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8008e2e:	6843      	ldr	r3, [r0, #4]
 8008e30:	9901      	ldr	r1, [sp, #4]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	4620      	mov	r0, r4
 8008e36:	4798      	blx	r3
 8008e38:	f000 f8be 	bl	8008fb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8008e3c:	6843      	ldr	r3, [r0, #4]
 8008e3e:	9901      	ldr	r1, [sp, #4]
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	f104 0018 	add.w	r0, r4, #24
 8008e46:	b002      	add	sp, #8
 8008e48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e4c:	4718      	bx	r3
 8008e4e:	b002      	add	sp, #8
 8008e50:	bd10      	pop	{r4, pc}
 8008e52:	bf00      	nop

08008e54 <_Twist__get_serialized_size>:
 8008e54:	b538      	push	{r3, r4, r5, lr}
 8008e56:	4604      	mov	r4, r0
 8008e58:	b148      	cbz	r0, 8008e6e <_Twist__get_serialized_size+0x1a>
 8008e5a:	2100      	movs	r1, #0
 8008e5c:	f000 f820 	bl	8008ea0 <get_serialized_size_geometry_msgs__msg__Vector3>
 8008e60:	4605      	mov	r5, r0
 8008e62:	4601      	mov	r1, r0
 8008e64:	f104 0018 	add.w	r0, r4, #24
 8008e68:	f000 f81a 	bl	8008ea0 <get_serialized_size_geometry_msgs__msg__Vector3>
 8008e6c:	4428      	add	r0, r5
 8008e6e:	bd38      	pop	{r3, r4, r5, pc}

08008e70 <_Twist__max_serialized_size>:
 8008e70:	b510      	push	{r4, lr}
 8008e72:	b082      	sub	sp, #8
 8008e74:	2301      	movs	r3, #1
 8008e76:	2100      	movs	r1, #0
 8008e78:	f10d 0007 	add.w	r0, sp, #7
 8008e7c:	f88d 3007 	strb.w	r3, [sp, #7]
 8008e80:	f000 f87e 	bl	8008f80 <max_serialized_size_geometry_msgs__msg__Vector3>
 8008e84:	4604      	mov	r4, r0
 8008e86:	4601      	mov	r1, r0
 8008e88:	f10d 0007 	add.w	r0, sp, #7
 8008e8c:	f000 f878 	bl	8008f80 <max_serialized_size_geometry_msgs__msg__Vector3>
 8008e90:	4420      	add	r0, r4
 8008e92:	b002      	add	sp, #8
 8008e94:	bd10      	pop	{r4, pc}
 8008e96:	bf00      	nop

08008e98 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8008e98:	4800      	ldr	r0, [pc, #0]	@ (8008e9c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 8008e9a:	4770      	bx	lr
 8008e9c:	2000016c 	.word	0x2000016c

08008ea0 <get_serialized_size_geometry_msgs__msg__Vector3>:
 8008ea0:	b1b8      	cbz	r0, 8008ed2 <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 8008ea2:	b538      	push	{r3, r4, r5, lr}
 8008ea4:	460d      	mov	r5, r1
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	2108      	movs	r1, #8
 8008eaa:	f001 f9fd 	bl	800a2a8 <ucdr_alignment>
 8008eae:	f105 0308 	add.w	r3, r5, #8
 8008eb2:	181c      	adds	r4, r3, r0
 8008eb4:	2108      	movs	r1, #8
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	f001 f9f6 	bl	800a2a8 <ucdr_alignment>
 8008ebc:	3008      	adds	r0, #8
 8008ebe:	4404      	add	r4, r0
 8008ec0:	2108      	movs	r1, #8
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	f001 f9f0 	bl	800a2a8 <ucdr_alignment>
 8008ec8:	f1c5 0508 	rsb	r5, r5, #8
 8008ecc:	4428      	add	r0, r5
 8008ece:	4420      	add	r0, r4
 8008ed0:	bd38      	pop	{r3, r4, r5, pc}
 8008ed2:	4770      	bx	lr

08008ed4 <_Vector3__cdr_deserialize>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	460c      	mov	r4, r1
 8008ed8:	b171      	cbz	r1, 8008ef8 <_Vector3__cdr_deserialize+0x24>
 8008eda:	4605      	mov	r5, r0
 8008edc:	f001 f8c6 	bl	800a06c <ucdr_deserialize_double>
 8008ee0:	f104 0108 	add.w	r1, r4, #8
 8008ee4:	4628      	mov	r0, r5
 8008ee6:	f001 f8c1 	bl	800a06c <ucdr_deserialize_double>
 8008eea:	f104 0110 	add.w	r1, r4, #16
 8008eee:	4628      	mov	r0, r5
 8008ef0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ef4:	f001 b8ba 	b.w	800a06c <ucdr_deserialize_double>
 8008ef8:	4608      	mov	r0, r1
 8008efa:	bd38      	pop	{r3, r4, r5, pc}

08008efc <_Vector3__cdr_serialize>:
 8008efc:	b198      	cbz	r0, 8008f26 <_Vector3__cdr_serialize+0x2a>
 8008efe:	b538      	push	{r3, r4, r5, lr}
 8008f00:	ed90 0b00 	vldr	d0, [r0]
 8008f04:	460d      	mov	r5, r1
 8008f06:	4604      	mov	r4, r0
 8008f08:	4608      	mov	r0, r1
 8008f0a:	f000 ffdf 	bl	8009ecc <ucdr_serialize_double>
 8008f0e:	ed94 0b02 	vldr	d0, [r4, #8]
 8008f12:	4628      	mov	r0, r5
 8008f14:	f000 ffda 	bl	8009ecc <ucdr_serialize_double>
 8008f18:	ed94 0b04 	vldr	d0, [r4, #16]
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f22:	f000 bfd3 	b.w	8009ecc <ucdr_serialize_double>
 8008f26:	4770      	bx	lr

08008f28 <_Vector3__get_serialized_size>:
 8008f28:	b198      	cbz	r0, 8008f52 <_Vector3__get_serialized_size+0x2a>
 8008f2a:	b510      	push	{r4, lr}
 8008f2c:	2108      	movs	r1, #8
 8008f2e:	2000      	movs	r0, #0
 8008f30:	f001 f9ba 	bl	800a2a8 <ucdr_alignment>
 8008f34:	f100 0408 	add.w	r4, r0, #8
 8008f38:	2108      	movs	r1, #8
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f001 f9b4 	bl	800a2a8 <ucdr_alignment>
 8008f40:	3008      	adds	r0, #8
 8008f42:	4404      	add	r4, r0
 8008f44:	2108      	movs	r1, #8
 8008f46:	4620      	mov	r0, r4
 8008f48:	f001 f9ae 	bl	800a2a8 <ucdr_alignment>
 8008f4c:	3008      	adds	r0, #8
 8008f4e:	4420      	add	r0, r4
 8008f50:	bd10      	pop	{r4, pc}
 8008f52:	4770      	bx	lr

08008f54 <_Vector3__max_serialized_size>:
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	2108      	movs	r1, #8
 8008f58:	2000      	movs	r0, #0
 8008f5a:	f001 f9a5 	bl	800a2a8 <ucdr_alignment>
 8008f5e:	f100 0508 	add.w	r5, r0, #8
 8008f62:	2108      	movs	r1, #8
 8008f64:	4628      	mov	r0, r5
 8008f66:	f001 f99f 	bl	800a2a8 <ucdr_alignment>
 8008f6a:	f100 0408 	add.w	r4, r0, #8
 8008f6e:	442c      	add	r4, r5
 8008f70:	2108      	movs	r1, #8
 8008f72:	4620      	mov	r0, r4
 8008f74:	f001 f998 	bl	800a2a8 <ucdr_alignment>
 8008f78:	3008      	adds	r0, #8
 8008f7a:	4420      	add	r0, r4
 8008f7c:	bd38      	pop	{r3, r4, r5, pc}
 8008f7e:	bf00      	nop

08008f80 <max_serialized_size_geometry_msgs__msg__Vector3>:
 8008f80:	b570      	push	{r4, r5, r6, lr}
 8008f82:	2301      	movs	r3, #1
 8008f84:	460c      	mov	r4, r1
 8008f86:	7003      	strb	r3, [r0, #0]
 8008f88:	2108      	movs	r1, #8
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f001 f98c 	bl	800a2a8 <ucdr_alignment>
 8008f90:	f104 0508 	add.w	r5, r4, #8
 8008f94:	1946      	adds	r6, r0, r5
 8008f96:	2108      	movs	r1, #8
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f001 f985 	bl	800a2a8 <ucdr_alignment>
 8008f9e:	f100 0508 	add.w	r5, r0, #8
 8008fa2:	4435      	add	r5, r6
 8008fa4:	2108      	movs	r1, #8
 8008fa6:	4628      	mov	r0, r5
 8008fa8:	f001 f97e 	bl	800a2a8 <ucdr_alignment>
 8008fac:	f1c4 0408 	rsb	r4, r4, #8
 8008fb0:	4420      	add	r0, r4
 8008fb2:	4428      	add	r0, r5
 8008fb4:	bd70      	pop	{r4, r5, r6, pc}
 8008fb6:	bf00      	nop

08008fb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 8008fb8:	4800      	ldr	r0, [pc, #0]	@ (8008fbc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 8008fba:	4770      	bx	lr
 8008fbc:	20000194 	.word	0x20000194

08008fc0 <ucdr_serialize_bool>:
 8008fc0:	b538      	push	{r3, r4, r5, lr}
 8008fc2:	460d      	mov	r5, r1
 8008fc4:	2101      	movs	r1, #1
 8008fc6:	4604      	mov	r4, r0
 8008fc8:	f001 f922 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8008fcc:	b148      	cbz	r0, 8008fe2 <ucdr_serialize_bool+0x22>
 8008fce:	68a3      	ldr	r3, [r4, #8]
 8008fd0:	701d      	strb	r5, [r3, #0]
 8008fd2:	68a2      	ldr	r2, [r4, #8]
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	2101      	movs	r1, #1
 8008fd8:	440a      	add	r2, r1
 8008fda:	440b      	add	r3, r1
 8008fdc:	60a2      	str	r2, [r4, #8]
 8008fde:	6123      	str	r3, [r4, #16]
 8008fe0:	7561      	strb	r1, [r4, #21]
 8008fe2:	7da0      	ldrb	r0, [r4, #22]
 8008fe4:	f080 0001 	eor.w	r0, r0, #1
 8008fe8:	bd38      	pop	{r3, r4, r5, pc}
 8008fea:	bf00      	nop

08008fec <ucdr_deserialize_bool>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	460d      	mov	r5, r1
 8008ff0:	2101      	movs	r1, #1
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	f001 f90c 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8008ff8:	b160      	cbz	r0, 8009014 <ucdr_deserialize_bool+0x28>
 8008ffa:	68a2      	ldr	r2, [r4, #8]
 8008ffc:	6923      	ldr	r3, [r4, #16]
 8008ffe:	f812 1b01 	ldrb.w	r1, [r2], #1
 8009002:	3900      	subs	r1, #0
 8009004:	bf18      	it	ne
 8009006:	2101      	movne	r1, #1
 8009008:	7029      	strb	r1, [r5, #0]
 800900a:	3301      	adds	r3, #1
 800900c:	2101      	movs	r1, #1
 800900e:	60a2      	str	r2, [r4, #8]
 8009010:	6123      	str	r3, [r4, #16]
 8009012:	7561      	strb	r1, [r4, #21]
 8009014:	7da0      	ldrb	r0, [r4, #22]
 8009016:	f080 0001 	eor.w	r0, r0, #1
 800901a:	bd38      	pop	{r3, r4, r5, pc}

0800901c <ucdr_serialize_uint8_t>:
 800901c:	b538      	push	{r3, r4, r5, lr}
 800901e:	460d      	mov	r5, r1
 8009020:	2101      	movs	r1, #1
 8009022:	4604      	mov	r4, r0
 8009024:	f001 f8f4 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009028:	b148      	cbz	r0, 800903e <ucdr_serialize_uint8_t+0x22>
 800902a:	68a3      	ldr	r3, [r4, #8]
 800902c:	701d      	strb	r5, [r3, #0]
 800902e:	68a2      	ldr	r2, [r4, #8]
 8009030:	6923      	ldr	r3, [r4, #16]
 8009032:	2101      	movs	r1, #1
 8009034:	440a      	add	r2, r1
 8009036:	440b      	add	r3, r1
 8009038:	60a2      	str	r2, [r4, #8]
 800903a:	6123      	str	r3, [r4, #16]
 800903c:	7561      	strb	r1, [r4, #21]
 800903e:	7da0      	ldrb	r0, [r4, #22]
 8009040:	f080 0001 	eor.w	r0, r0, #1
 8009044:	bd38      	pop	{r3, r4, r5, pc}
 8009046:	bf00      	nop

08009048 <ucdr_deserialize_uint8_t>:
 8009048:	b538      	push	{r3, r4, r5, lr}
 800904a:	460d      	mov	r5, r1
 800904c:	2101      	movs	r1, #1
 800904e:	4604      	mov	r4, r0
 8009050:	f001 f8de 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009054:	b150      	cbz	r0, 800906c <ucdr_deserialize_uint8_t+0x24>
 8009056:	68a3      	ldr	r3, [r4, #8]
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	702b      	strb	r3, [r5, #0]
 800905c:	68a2      	ldr	r2, [r4, #8]
 800905e:	6923      	ldr	r3, [r4, #16]
 8009060:	2101      	movs	r1, #1
 8009062:	440a      	add	r2, r1
 8009064:	440b      	add	r3, r1
 8009066:	60a2      	str	r2, [r4, #8]
 8009068:	6123      	str	r3, [r4, #16]
 800906a:	7561      	strb	r1, [r4, #21]
 800906c:	7da0      	ldrb	r0, [r4, #22]
 800906e:	f080 0001 	eor.w	r0, r0, #1
 8009072:	bd38      	pop	{r3, r4, r5, pc}

08009074 <ucdr_serialize_uint16_t>:
 8009074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009078:	b082      	sub	sp, #8
 800907a:	460b      	mov	r3, r1
 800907c:	2102      	movs	r1, #2
 800907e:	4604      	mov	r4, r0
 8009080:	f8ad 3006 	strh.w	r3, [sp, #6]
 8009084:	f001 f918 	bl	800a2b8 <ucdr_buffer_alignment>
 8009088:	4601      	mov	r1, r0
 800908a:	4620      	mov	r0, r4
 800908c:	7d67      	ldrb	r7, [r4, #21]
 800908e:	f001 f957 	bl	800a340 <ucdr_advance_buffer>
 8009092:	2102      	movs	r1, #2
 8009094:	4620      	mov	r0, r4
 8009096:	f001 f8af 	bl	800a1f8 <ucdr_check_buffer_available_for>
 800909a:	bb78      	cbnz	r0, 80090fc <ucdr_serialize_uint16_t+0x88>
 800909c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80090a0:	42ab      	cmp	r3, r5
 80090a2:	d926      	bls.n	80090f2 <ucdr_serialize_uint16_t+0x7e>
 80090a4:	1b5e      	subs	r6, r3, r5
 80090a6:	60a3      	str	r3, [r4, #8]
 80090a8:	6923      	ldr	r3, [r4, #16]
 80090aa:	f1c6 0802 	rsb	r8, r6, #2
 80090ae:	4433      	add	r3, r6
 80090b0:	6123      	str	r3, [r4, #16]
 80090b2:	4641      	mov	r1, r8
 80090b4:	4620      	mov	r0, r4
 80090b6:	f001 f8ab 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80090ba:	2800      	cmp	r0, #0
 80090bc:	d03b      	beq.n	8009136 <ucdr_serialize_uint16_t+0xc2>
 80090be:	7d23      	ldrb	r3, [r4, #20]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d04a      	beq.n	800915a <ucdr_serialize_uint16_t+0xe6>
 80090c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80090c8:	702b      	strb	r3, [r5, #0]
 80090ca:	2e00      	cmp	r6, #0
 80090cc:	d040      	beq.n	8009150 <ucdr_serialize_uint16_t+0xdc>
 80090ce:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80090d2:	706b      	strb	r3, [r5, #1]
 80090d4:	6923      	ldr	r3, [r4, #16]
 80090d6:	68a2      	ldr	r2, [r4, #8]
 80090d8:	7da0      	ldrb	r0, [r4, #22]
 80090da:	3302      	adds	r3, #2
 80090dc:	1b9e      	subs	r6, r3, r6
 80090de:	4442      	add	r2, r8
 80090e0:	2302      	movs	r3, #2
 80090e2:	f080 0001 	eor.w	r0, r0, #1
 80090e6:	60a2      	str	r2, [r4, #8]
 80090e8:	6126      	str	r6, [r4, #16]
 80090ea:	7563      	strb	r3, [r4, #21]
 80090ec:	b002      	add	sp, #8
 80090ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090f2:	2102      	movs	r1, #2
 80090f4:	4620      	mov	r0, r4
 80090f6:	f001 f88b 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80090fa:	b190      	cbz	r0, 8009122 <ucdr_serialize_uint16_t+0xae>
 80090fc:	7d23      	ldrb	r3, [r4, #20]
 80090fe:	2b01      	cmp	r3, #1
 8009100:	68a3      	ldr	r3, [r4, #8]
 8009102:	d014      	beq.n	800912e <ucdr_serialize_uint16_t+0xba>
 8009104:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009108:	701a      	strb	r2, [r3, #0]
 800910a:	68a3      	ldr	r3, [r4, #8]
 800910c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009110:	705a      	strb	r2, [r3, #1]
 8009112:	68a2      	ldr	r2, [r4, #8]
 8009114:	6923      	ldr	r3, [r4, #16]
 8009116:	3202      	adds	r2, #2
 8009118:	3302      	adds	r3, #2
 800911a:	2102      	movs	r1, #2
 800911c:	60a2      	str	r2, [r4, #8]
 800911e:	6123      	str	r3, [r4, #16]
 8009120:	7561      	strb	r1, [r4, #21]
 8009122:	7da0      	ldrb	r0, [r4, #22]
 8009124:	f080 0001 	eor.w	r0, r0, #1
 8009128:	b002      	add	sp, #8
 800912a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800912e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009132:	801a      	strh	r2, [r3, #0]
 8009134:	e7ed      	b.n	8009112 <ucdr_serialize_uint16_t+0x9e>
 8009136:	68a2      	ldr	r2, [r4, #8]
 8009138:	6923      	ldr	r3, [r4, #16]
 800913a:	7da0      	ldrb	r0, [r4, #22]
 800913c:	7567      	strb	r7, [r4, #21]
 800913e:	1b92      	subs	r2, r2, r6
 8009140:	1b9b      	subs	r3, r3, r6
 8009142:	f080 0001 	eor.w	r0, r0, #1
 8009146:	60a2      	str	r2, [r4, #8]
 8009148:	6123      	str	r3, [r4, #16]
 800914a:	b002      	add	sp, #8
 800914c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009150:	68a3      	ldr	r3, [r4, #8]
 8009152:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009156:	701a      	strb	r2, [r3, #0]
 8009158:	e7bc      	b.n	80090d4 <ucdr_serialize_uint16_t+0x60>
 800915a:	4628      	mov	r0, r5
 800915c:	f10d 0506 	add.w	r5, sp, #6
 8009160:	4629      	mov	r1, r5
 8009162:	4632      	mov	r2, r6
 8009164:	f00d f935 	bl	80163d2 <memcpy>
 8009168:	68a0      	ldr	r0, [r4, #8]
 800916a:	4642      	mov	r2, r8
 800916c:	19a9      	adds	r1, r5, r6
 800916e:	f00d f930 	bl	80163d2 <memcpy>
 8009172:	e7af      	b.n	80090d4 <ucdr_serialize_uint16_t+0x60>

08009174 <ucdr_serialize_endian_uint16_t>:
 8009174:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009178:	b083      	sub	sp, #12
 800917a:	460d      	mov	r5, r1
 800917c:	2102      	movs	r1, #2
 800917e:	4604      	mov	r4, r0
 8009180:	f8ad 2006 	strh.w	r2, [sp, #6]
 8009184:	f001 f898 	bl	800a2b8 <ucdr_buffer_alignment>
 8009188:	4601      	mov	r1, r0
 800918a:	4620      	mov	r0, r4
 800918c:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009190:	f001 f8d6 	bl	800a340 <ucdr_advance_buffer>
 8009194:	2102      	movs	r1, #2
 8009196:	4620      	mov	r0, r4
 8009198:	f001 f82e 	bl	800a1f8 <ucdr_check_buffer_available_for>
 800919c:	bb70      	cbnz	r0, 80091fc <ucdr_serialize_endian_uint16_t+0x88>
 800919e:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80091a2:	42be      	cmp	r6, r7
 80091a4:	d925      	bls.n	80091f2 <ucdr_serialize_endian_uint16_t+0x7e>
 80091a6:	6923      	ldr	r3, [r4, #16]
 80091a8:	60a6      	str	r6, [r4, #8]
 80091aa:	1bf6      	subs	r6, r6, r7
 80091ac:	4433      	add	r3, r6
 80091ae:	f1c6 0902 	rsb	r9, r6, #2
 80091b2:	6123      	str	r3, [r4, #16]
 80091b4:	4649      	mov	r1, r9
 80091b6:	4620      	mov	r0, r4
 80091b8:	f001 f82a 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80091bc:	2800      	cmp	r0, #0
 80091be:	d039      	beq.n	8009234 <ucdr_serialize_endian_uint16_t+0xc0>
 80091c0:	2d01      	cmp	r5, #1
 80091c2:	d04a      	beq.n	800925a <ucdr_serialize_endian_uint16_t+0xe6>
 80091c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80091c8:	703b      	strb	r3, [r7, #0]
 80091ca:	2e00      	cmp	r6, #0
 80091cc:	d040      	beq.n	8009250 <ucdr_serialize_endian_uint16_t+0xdc>
 80091ce:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80091d2:	707b      	strb	r3, [r7, #1]
 80091d4:	6923      	ldr	r3, [r4, #16]
 80091d6:	68a2      	ldr	r2, [r4, #8]
 80091d8:	7da0      	ldrb	r0, [r4, #22]
 80091da:	3302      	adds	r3, #2
 80091dc:	444a      	add	r2, r9
 80091de:	1b9b      	subs	r3, r3, r6
 80091e0:	2102      	movs	r1, #2
 80091e2:	f080 0001 	eor.w	r0, r0, #1
 80091e6:	60a2      	str	r2, [r4, #8]
 80091e8:	6123      	str	r3, [r4, #16]
 80091ea:	7561      	strb	r1, [r4, #21]
 80091ec:	b003      	add	sp, #12
 80091ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091f2:	2102      	movs	r1, #2
 80091f4:	4620      	mov	r0, r4
 80091f6:	f001 f80b 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80091fa:	b188      	cbz	r0, 8009220 <ucdr_serialize_endian_uint16_t+0xac>
 80091fc:	2d01      	cmp	r5, #1
 80091fe:	68a3      	ldr	r3, [r4, #8]
 8009200:	d014      	beq.n	800922c <ucdr_serialize_endian_uint16_t+0xb8>
 8009202:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009206:	701a      	strb	r2, [r3, #0]
 8009208:	68a3      	ldr	r3, [r4, #8]
 800920a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800920e:	705a      	strb	r2, [r3, #1]
 8009210:	68a2      	ldr	r2, [r4, #8]
 8009212:	6923      	ldr	r3, [r4, #16]
 8009214:	3202      	adds	r2, #2
 8009216:	3302      	adds	r3, #2
 8009218:	2102      	movs	r1, #2
 800921a:	60a2      	str	r2, [r4, #8]
 800921c:	6123      	str	r3, [r4, #16]
 800921e:	7561      	strb	r1, [r4, #21]
 8009220:	7da0      	ldrb	r0, [r4, #22]
 8009222:	f080 0001 	eor.w	r0, r0, #1
 8009226:	b003      	add	sp, #12
 8009228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800922c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009230:	801a      	strh	r2, [r3, #0]
 8009232:	e7ed      	b.n	8009210 <ucdr_serialize_endian_uint16_t+0x9c>
 8009234:	68a2      	ldr	r2, [r4, #8]
 8009236:	6923      	ldr	r3, [r4, #16]
 8009238:	7da0      	ldrb	r0, [r4, #22]
 800923a:	f884 8015 	strb.w	r8, [r4, #21]
 800923e:	1b92      	subs	r2, r2, r6
 8009240:	1b9b      	subs	r3, r3, r6
 8009242:	f080 0001 	eor.w	r0, r0, #1
 8009246:	60a2      	str	r2, [r4, #8]
 8009248:	6123      	str	r3, [r4, #16]
 800924a:	b003      	add	sp, #12
 800924c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009250:	68a3      	ldr	r3, [r4, #8]
 8009252:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009256:	701a      	strb	r2, [r3, #0]
 8009258:	e7bc      	b.n	80091d4 <ucdr_serialize_endian_uint16_t+0x60>
 800925a:	f10d 0506 	add.w	r5, sp, #6
 800925e:	4629      	mov	r1, r5
 8009260:	4632      	mov	r2, r6
 8009262:	4638      	mov	r0, r7
 8009264:	f00d f8b5 	bl	80163d2 <memcpy>
 8009268:	68a0      	ldr	r0, [r4, #8]
 800926a:	464a      	mov	r2, r9
 800926c:	19a9      	adds	r1, r5, r6
 800926e:	f00d f8b0 	bl	80163d2 <memcpy>
 8009272:	e7af      	b.n	80091d4 <ucdr_serialize_endian_uint16_t+0x60>

08009274 <ucdr_deserialize_uint16_t>:
 8009274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009278:	460d      	mov	r5, r1
 800927a:	2102      	movs	r1, #2
 800927c:	4604      	mov	r4, r0
 800927e:	f001 f81b 	bl	800a2b8 <ucdr_buffer_alignment>
 8009282:	4601      	mov	r1, r0
 8009284:	4620      	mov	r0, r4
 8009286:	f894 8015 	ldrb.w	r8, [r4, #21]
 800928a:	f001 f859 	bl	800a340 <ucdr_advance_buffer>
 800928e:	2102      	movs	r1, #2
 8009290:	4620      	mov	r0, r4
 8009292:	f000 ffb1 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8009296:	bb60      	cbnz	r0, 80092f2 <ucdr_deserialize_uint16_t+0x7e>
 8009298:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800929c:	42be      	cmp	r6, r7
 800929e:	d923      	bls.n	80092e8 <ucdr_deserialize_uint16_t+0x74>
 80092a0:	6923      	ldr	r3, [r4, #16]
 80092a2:	60a6      	str	r6, [r4, #8]
 80092a4:	1bf6      	subs	r6, r6, r7
 80092a6:	4433      	add	r3, r6
 80092a8:	f1c6 0902 	rsb	r9, r6, #2
 80092ac:	6123      	str	r3, [r4, #16]
 80092ae:	4649      	mov	r1, r9
 80092b0:	4620      	mov	r0, r4
 80092b2:	f000 ffad 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80092b6:	2800      	cmp	r0, #0
 80092b8:	d034      	beq.n	8009324 <ucdr_deserialize_uint16_t+0xb0>
 80092ba:	7d23      	ldrb	r3, [r4, #20]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d042      	beq.n	8009346 <ucdr_deserialize_uint16_t+0xd2>
 80092c0:	787b      	ldrb	r3, [r7, #1]
 80092c2:	702b      	strb	r3, [r5, #0]
 80092c4:	2e00      	cmp	r6, #0
 80092c6:	d03a      	beq.n	800933e <ucdr_deserialize_uint16_t+0xca>
 80092c8:	783b      	ldrb	r3, [r7, #0]
 80092ca:	706b      	strb	r3, [r5, #1]
 80092cc:	6923      	ldr	r3, [r4, #16]
 80092ce:	68a2      	ldr	r2, [r4, #8]
 80092d0:	7da0      	ldrb	r0, [r4, #22]
 80092d2:	2102      	movs	r1, #2
 80092d4:	3302      	adds	r3, #2
 80092d6:	444a      	add	r2, r9
 80092d8:	1b9b      	subs	r3, r3, r6
 80092da:	7561      	strb	r1, [r4, #21]
 80092dc:	60a2      	str	r2, [r4, #8]
 80092de:	6123      	str	r3, [r4, #16]
 80092e0:	f080 0001 	eor.w	r0, r0, #1
 80092e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092e8:	2102      	movs	r1, #2
 80092ea:	4620      	mov	r0, r4
 80092ec:	f000 ff90 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80092f0:	b180      	cbz	r0, 8009314 <ucdr_deserialize_uint16_t+0xa0>
 80092f2:	7d23      	ldrb	r3, [r4, #20]
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	68a3      	ldr	r3, [r4, #8]
 80092f8:	d011      	beq.n	800931e <ucdr_deserialize_uint16_t+0xaa>
 80092fa:	785b      	ldrb	r3, [r3, #1]
 80092fc:	702b      	strb	r3, [r5, #0]
 80092fe:	68a3      	ldr	r3, [r4, #8]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	706b      	strb	r3, [r5, #1]
 8009304:	68a2      	ldr	r2, [r4, #8]
 8009306:	6923      	ldr	r3, [r4, #16]
 8009308:	3202      	adds	r2, #2
 800930a:	3302      	adds	r3, #2
 800930c:	2102      	movs	r1, #2
 800930e:	60a2      	str	r2, [r4, #8]
 8009310:	6123      	str	r3, [r4, #16]
 8009312:	7561      	strb	r1, [r4, #21]
 8009314:	7da0      	ldrb	r0, [r4, #22]
 8009316:	f080 0001 	eor.w	r0, r0, #1
 800931a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800931e:	881b      	ldrh	r3, [r3, #0]
 8009320:	802b      	strh	r3, [r5, #0]
 8009322:	e7ef      	b.n	8009304 <ucdr_deserialize_uint16_t+0x90>
 8009324:	68a2      	ldr	r2, [r4, #8]
 8009326:	6923      	ldr	r3, [r4, #16]
 8009328:	7da0      	ldrb	r0, [r4, #22]
 800932a:	f884 8015 	strb.w	r8, [r4, #21]
 800932e:	1b92      	subs	r2, r2, r6
 8009330:	1b9b      	subs	r3, r3, r6
 8009332:	60a2      	str	r2, [r4, #8]
 8009334:	6123      	str	r3, [r4, #16]
 8009336:	f080 0001 	eor.w	r0, r0, #1
 800933a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800933e:	68a3      	ldr	r3, [r4, #8]
 8009340:	781b      	ldrb	r3, [r3, #0]
 8009342:	706b      	strb	r3, [r5, #1]
 8009344:	e7c2      	b.n	80092cc <ucdr_deserialize_uint16_t+0x58>
 8009346:	4639      	mov	r1, r7
 8009348:	4632      	mov	r2, r6
 800934a:	4628      	mov	r0, r5
 800934c:	f00d f841 	bl	80163d2 <memcpy>
 8009350:	68a1      	ldr	r1, [r4, #8]
 8009352:	464a      	mov	r2, r9
 8009354:	19a8      	adds	r0, r5, r6
 8009356:	f00d f83c 	bl	80163d2 <memcpy>
 800935a:	e7b7      	b.n	80092cc <ucdr_deserialize_uint16_t+0x58>

0800935c <ucdr_deserialize_endian_uint16_t>:
 800935c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009360:	460e      	mov	r6, r1
 8009362:	2102      	movs	r1, #2
 8009364:	4604      	mov	r4, r0
 8009366:	4615      	mov	r5, r2
 8009368:	f000 ffa6 	bl	800a2b8 <ucdr_buffer_alignment>
 800936c:	4601      	mov	r1, r0
 800936e:	4620      	mov	r0, r4
 8009370:	f894 9015 	ldrb.w	r9, [r4, #21]
 8009374:	f000 ffe4 	bl	800a340 <ucdr_advance_buffer>
 8009378:	2102      	movs	r1, #2
 800937a:	4620      	mov	r0, r4
 800937c:	f000 ff3c 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8009380:	bb70      	cbnz	r0, 80093e0 <ucdr_deserialize_endian_uint16_t+0x84>
 8009382:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 8009386:	4547      	cmp	r7, r8
 8009388:	d925      	bls.n	80093d6 <ucdr_deserialize_endian_uint16_t+0x7a>
 800938a:	6923      	ldr	r3, [r4, #16]
 800938c:	60a7      	str	r7, [r4, #8]
 800938e:	eba7 0708 	sub.w	r7, r7, r8
 8009392:	443b      	add	r3, r7
 8009394:	f1c7 0a02 	rsb	sl, r7, #2
 8009398:	6123      	str	r3, [r4, #16]
 800939a:	4651      	mov	r1, sl
 800939c:	4620      	mov	r0, r4
 800939e:	f000 ff37 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80093a2:	2800      	cmp	r0, #0
 80093a4:	d034      	beq.n	8009410 <ucdr_deserialize_endian_uint16_t+0xb4>
 80093a6:	2e01      	cmp	r6, #1
 80093a8:	d043      	beq.n	8009432 <ucdr_deserialize_endian_uint16_t+0xd6>
 80093aa:	f898 3001 	ldrb.w	r3, [r8, #1]
 80093ae:	702b      	strb	r3, [r5, #0]
 80093b0:	2f00      	cmp	r7, #0
 80093b2:	d03a      	beq.n	800942a <ucdr_deserialize_endian_uint16_t+0xce>
 80093b4:	f898 3000 	ldrb.w	r3, [r8]
 80093b8:	706b      	strb	r3, [r5, #1]
 80093ba:	6923      	ldr	r3, [r4, #16]
 80093bc:	68a2      	ldr	r2, [r4, #8]
 80093be:	7da0      	ldrb	r0, [r4, #22]
 80093c0:	2102      	movs	r1, #2
 80093c2:	3302      	adds	r3, #2
 80093c4:	4452      	add	r2, sl
 80093c6:	1bdb      	subs	r3, r3, r7
 80093c8:	7561      	strb	r1, [r4, #21]
 80093ca:	60a2      	str	r2, [r4, #8]
 80093cc:	6123      	str	r3, [r4, #16]
 80093ce:	f080 0001 	eor.w	r0, r0, #1
 80093d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093d6:	2102      	movs	r1, #2
 80093d8:	4620      	mov	r0, r4
 80093da:	f000 ff19 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80093de:	b178      	cbz	r0, 8009400 <ucdr_deserialize_endian_uint16_t+0xa4>
 80093e0:	2e01      	cmp	r6, #1
 80093e2:	68a3      	ldr	r3, [r4, #8]
 80093e4:	d011      	beq.n	800940a <ucdr_deserialize_endian_uint16_t+0xae>
 80093e6:	785b      	ldrb	r3, [r3, #1]
 80093e8:	702b      	strb	r3, [r5, #0]
 80093ea:	68a3      	ldr	r3, [r4, #8]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	706b      	strb	r3, [r5, #1]
 80093f0:	68a2      	ldr	r2, [r4, #8]
 80093f2:	6923      	ldr	r3, [r4, #16]
 80093f4:	3202      	adds	r2, #2
 80093f6:	3302      	adds	r3, #2
 80093f8:	2102      	movs	r1, #2
 80093fa:	60a2      	str	r2, [r4, #8]
 80093fc:	6123      	str	r3, [r4, #16]
 80093fe:	7561      	strb	r1, [r4, #21]
 8009400:	7da0      	ldrb	r0, [r4, #22]
 8009402:	f080 0001 	eor.w	r0, r0, #1
 8009406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800940a:	881b      	ldrh	r3, [r3, #0]
 800940c:	802b      	strh	r3, [r5, #0]
 800940e:	e7ef      	b.n	80093f0 <ucdr_deserialize_endian_uint16_t+0x94>
 8009410:	68a2      	ldr	r2, [r4, #8]
 8009412:	6923      	ldr	r3, [r4, #16]
 8009414:	7da0      	ldrb	r0, [r4, #22]
 8009416:	f884 9015 	strb.w	r9, [r4, #21]
 800941a:	1bd2      	subs	r2, r2, r7
 800941c:	1bdb      	subs	r3, r3, r7
 800941e:	60a2      	str	r2, [r4, #8]
 8009420:	6123      	str	r3, [r4, #16]
 8009422:	f080 0001 	eor.w	r0, r0, #1
 8009426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800942a:	68a3      	ldr	r3, [r4, #8]
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	706b      	strb	r3, [r5, #1]
 8009430:	e7c3      	b.n	80093ba <ucdr_deserialize_endian_uint16_t+0x5e>
 8009432:	4641      	mov	r1, r8
 8009434:	463a      	mov	r2, r7
 8009436:	4628      	mov	r0, r5
 8009438:	f00c ffcb 	bl	80163d2 <memcpy>
 800943c:	68a1      	ldr	r1, [r4, #8]
 800943e:	4652      	mov	r2, sl
 8009440:	19e8      	adds	r0, r5, r7
 8009442:	f00c ffc6 	bl	80163d2 <memcpy>
 8009446:	e7b8      	b.n	80093ba <ucdr_deserialize_endian_uint16_t+0x5e>

08009448 <ucdr_serialize_uint32_t>:
 8009448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800944c:	b082      	sub	sp, #8
 800944e:	4604      	mov	r4, r0
 8009450:	9101      	str	r1, [sp, #4]
 8009452:	2104      	movs	r1, #4
 8009454:	f000 ff30 	bl	800a2b8 <ucdr_buffer_alignment>
 8009458:	4601      	mov	r1, r0
 800945a:	4620      	mov	r0, r4
 800945c:	7d67      	ldrb	r7, [r4, #21]
 800945e:	f000 ff6f 	bl	800a340 <ucdr_advance_buffer>
 8009462:	2104      	movs	r1, #4
 8009464:	4620      	mov	r0, r4
 8009466:	f000 fec7 	bl	800a1f8 <ucdr_check_buffer_available_for>
 800946a:	2800      	cmp	r0, #0
 800946c:	d139      	bne.n	80094e2 <ucdr_serialize_uint32_t+0x9a>
 800946e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009472:	42ab      	cmp	r3, r5
 8009474:	d930      	bls.n	80094d8 <ucdr_serialize_uint32_t+0x90>
 8009476:	1b5e      	subs	r6, r3, r5
 8009478:	60a3      	str	r3, [r4, #8]
 800947a:	6923      	ldr	r3, [r4, #16]
 800947c:	f1c6 0804 	rsb	r8, r6, #4
 8009480:	4433      	add	r3, r6
 8009482:	6123      	str	r3, [r4, #16]
 8009484:	4641      	mov	r1, r8
 8009486:	4620      	mov	r0, r4
 8009488:	f000 fec2 	bl	800a210 <ucdr_check_final_buffer_behavior>
 800948c:	2800      	cmp	r0, #0
 800948e:	d04c      	beq.n	800952a <ucdr_serialize_uint32_t+0xe2>
 8009490:	7d23      	ldrb	r3, [r4, #20]
 8009492:	2b01      	cmp	r3, #1
 8009494:	d063      	beq.n	800955e <ucdr_serialize_uint32_t+0x116>
 8009496:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800949a:	702b      	strb	r3, [r5, #0]
 800949c:	2e00      	cmp	r6, #0
 800949e:	d051      	beq.n	8009544 <ucdr_serialize_uint32_t+0xfc>
 80094a0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80094a4:	706b      	strb	r3, [r5, #1]
 80094a6:	2e01      	cmp	r6, #1
 80094a8:	d050      	beq.n	800954c <ucdr_serialize_uint32_t+0x104>
 80094aa:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80094ae:	70ab      	strb	r3, [r5, #2]
 80094b0:	2e02      	cmp	r6, #2
 80094b2:	d04f      	beq.n	8009554 <ucdr_serialize_uint32_t+0x10c>
 80094b4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80094b8:	70eb      	strb	r3, [r5, #3]
 80094ba:	6923      	ldr	r3, [r4, #16]
 80094bc:	68a2      	ldr	r2, [r4, #8]
 80094be:	7da0      	ldrb	r0, [r4, #22]
 80094c0:	3304      	adds	r3, #4
 80094c2:	1b9e      	subs	r6, r3, r6
 80094c4:	4442      	add	r2, r8
 80094c6:	2304      	movs	r3, #4
 80094c8:	f080 0001 	eor.w	r0, r0, #1
 80094cc:	60a2      	str	r2, [r4, #8]
 80094ce:	6126      	str	r6, [r4, #16]
 80094d0:	7563      	strb	r3, [r4, #21]
 80094d2:	b002      	add	sp, #8
 80094d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094d8:	2104      	movs	r1, #4
 80094da:	4620      	mov	r0, r4
 80094dc:	f000 fe98 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80094e0:	b1d0      	cbz	r0, 8009518 <ucdr_serialize_uint32_t+0xd0>
 80094e2:	7d23      	ldrb	r3, [r4, #20]
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	68a3      	ldr	r3, [r4, #8]
 80094e8:	d01c      	beq.n	8009524 <ucdr_serialize_uint32_t+0xdc>
 80094ea:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80094ee:	701a      	strb	r2, [r3, #0]
 80094f0:	68a3      	ldr	r3, [r4, #8]
 80094f2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80094f6:	705a      	strb	r2, [r3, #1]
 80094f8:	68a3      	ldr	r3, [r4, #8]
 80094fa:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80094fe:	709a      	strb	r2, [r3, #2]
 8009500:	68a3      	ldr	r3, [r4, #8]
 8009502:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009506:	70da      	strb	r2, [r3, #3]
 8009508:	68a2      	ldr	r2, [r4, #8]
 800950a:	6923      	ldr	r3, [r4, #16]
 800950c:	3204      	adds	r2, #4
 800950e:	3304      	adds	r3, #4
 8009510:	2104      	movs	r1, #4
 8009512:	60a2      	str	r2, [r4, #8]
 8009514:	6123      	str	r3, [r4, #16]
 8009516:	7561      	strb	r1, [r4, #21]
 8009518:	7da0      	ldrb	r0, [r4, #22]
 800951a:	f080 0001 	eor.w	r0, r0, #1
 800951e:	b002      	add	sp, #8
 8009520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009524:	9a01      	ldr	r2, [sp, #4]
 8009526:	601a      	str	r2, [r3, #0]
 8009528:	e7ee      	b.n	8009508 <ucdr_serialize_uint32_t+0xc0>
 800952a:	68a2      	ldr	r2, [r4, #8]
 800952c:	6923      	ldr	r3, [r4, #16]
 800952e:	7da0      	ldrb	r0, [r4, #22]
 8009530:	7567      	strb	r7, [r4, #21]
 8009532:	1b92      	subs	r2, r2, r6
 8009534:	1b9b      	subs	r3, r3, r6
 8009536:	f080 0001 	eor.w	r0, r0, #1
 800953a:	60a2      	str	r2, [r4, #8]
 800953c:	6123      	str	r3, [r4, #16]
 800953e:	b002      	add	sp, #8
 8009540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009544:	68a3      	ldr	r3, [r4, #8]
 8009546:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800954a:	701a      	strb	r2, [r3, #0]
 800954c:	68a3      	ldr	r3, [r4, #8]
 800954e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009552:	701a      	strb	r2, [r3, #0]
 8009554:	68a3      	ldr	r3, [r4, #8]
 8009556:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800955a:	701a      	strb	r2, [r3, #0]
 800955c:	e7ad      	b.n	80094ba <ucdr_serialize_uint32_t+0x72>
 800955e:	4628      	mov	r0, r5
 8009560:	ad01      	add	r5, sp, #4
 8009562:	4629      	mov	r1, r5
 8009564:	4632      	mov	r2, r6
 8009566:	f00c ff34 	bl	80163d2 <memcpy>
 800956a:	68a0      	ldr	r0, [r4, #8]
 800956c:	4642      	mov	r2, r8
 800956e:	19a9      	adds	r1, r5, r6
 8009570:	f00c ff2f 	bl	80163d2 <memcpy>
 8009574:	e7a1      	b.n	80094ba <ucdr_serialize_uint32_t+0x72>
 8009576:	bf00      	nop

08009578 <ucdr_serialize_endian_uint32_t>:
 8009578:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800957c:	b083      	sub	sp, #12
 800957e:	460d      	mov	r5, r1
 8009580:	2104      	movs	r1, #4
 8009582:	4604      	mov	r4, r0
 8009584:	9201      	str	r2, [sp, #4]
 8009586:	f000 fe97 	bl	800a2b8 <ucdr_buffer_alignment>
 800958a:	4601      	mov	r1, r0
 800958c:	4620      	mov	r0, r4
 800958e:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009592:	f000 fed5 	bl	800a340 <ucdr_advance_buffer>
 8009596:	2104      	movs	r1, #4
 8009598:	4620      	mov	r0, r4
 800959a:	f000 fe2d 	bl	800a1f8 <ucdr_check_buffer_available_for>
 800959e:	2800      	cmp	r0, #0
 80095a0:	d138      	bne.n	8009614 <ucdr_serialize_endian_uint32_t+0x9c>
 80095a2:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80095a6:	42b7      	cmp	r7, r6
 80095a8:	d92f      	bls.n	800960a <ucdr_serialize_endian_uint32_t+0x92>
 80095aa:	6923      	ldr	r3, [r4, #16]
 80095ac:	60a7      	str	r7, [r4, #8]
 80095ae:	1bbf      	subs	r7, r7, r6
 80095b0:	443b      	add	r3, r7
 80095b2:	f1c7 0904 	rsb	r9, r7, #4
 80095b6:	6123      	str	r3, [r4, #16]
 80095b8:	4649      	mov	r1, r9
 80095ba:	4620      	mov	r0, r4
 80095bc:	f000 fe28 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80095c0:	2800      	cmp	r0, #0
 80095c2:	d04a      	beq.n	800965a <ucdr_serialize_endian_uint32_t+0xe2>
 80095c4:	2d01      	cmp	r5, #1
 80095c6:	d063      	beq.n	8009690 <ucdr_serialize_endian_uint32_t+0x118>
 80095c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80095cc:	7033      	strb	r3, [r6, #0]
 80095ce:	2f00      	cmp	r7, #0
 80095d0:	d051      	beq.n	8009676 <ucdr_serialize_endian_uint32_t+0xfe>
 80095d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80095d6:	7073      	strb	r3, [r6, #1]
 80095d8:	2f01      	cmp	r7, #1
 80095da:	d050      	beq.n	800967e <ucdr_serialize_endian_uint32_t+0x106>
 80095dc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80095e0:	70b3      	strb	r3, [r6, #2]
 80095e2:	2f02      	cmp	r7, #2
 80095e4:	d04f      	beq.n	8009686 <ucdr_serialize_endian_uint32_t+0x10e>
 80095e6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80095ea:	70f3      	strb	r3, [r6, #3]
 80095ec:	6923      	ldr	r3, [r4, #16]
 80095ee:	68a2      	ldr	r2, [r4, #8]
 80095f0:	7da0      	ldrb	r0, [r4, #22]
 80095f2:	3304      	adds	r3, #4
 80095f4:	444a      	add	r2, r9
 80095f6:	1bdb      	subs	r3, r3, r7
 80095f8:	2104      	movs	r1, #4
 80095fa:	f080 0001 	eor.w	r0, r0, #1
 80095fe:	60a2      	str	r2, [r4, #8]
 8009600:	6123      	str	r3, [r4, #16]
 8009602:	7561      	strb	r1, [r4, #21]
 8009604:	b003      	add	sp, #12
 8009606:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800960a:	2104      	movs	r1, #4
 800960c:	4620      	mov	r0, r4
 800960e:	f000 fdff 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009612:	b1c8      	cbz	r0, 8009648 <ucdr_serialize_endian_uint32_t+0xd0>
 8009614:	2d01      	cmp	r5, #1
 8009616:	68a3      	ldr	r3, [r4, #8]
 8009618:	d01c      	beq.n	8009654 <ucdr_serialize_endian_uint32_t+0xdc>
 800961a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800961e:	701a      	strb	r2, [r3, #0]
 8009620:	68a3      	ldr	r3, [r4, #8]
 8009622:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009626:	705a      	strb	r2, [r3, #1]
 8009628:	68a3      	ldr	r3, [r4, #8]
 800962a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800962e:	709a      	strb	r2, [r3, #2]
 8009630:	68a3      	ldr	r3, [r4, #8]
 8009632:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009636:	70da      	strb	r2, [r3, #3]
 8009638:	68a2      	ldr	r2, [r4, #8]
 800963a:	6923      	ldr	r3, [r4, #16]
 800963c:	3204      	adds	r2, #4
 800963e:	3304      	adds	r3, #4
 8009640:	2104      	movs	r1, #4
 8009642:	60a2      	str	r2, [r4, #8]
 8009644:	6123      	str	r3, [r4, #16]
 8009646:	7561      	strb	r1, [r4, #21]
 8009648:	7da0      	ldrb	r0, [r4, #22]
 800964a:	f080 0001 	eor.w	r0, r0, #1
 800964e:	b003      	add	sp, #12
 8009650:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009654:	9a01      	ldr	r2, [sp, #4]
 8009656:	601a      	str	r2, [r3, #0]
 8009658:	e7ee      	b.n	8009638 <ucdr_serialize_endian_uint32_t+0xc0>
 800965a:	68a2      	ldr	r2, [r4, #8]
 800965c:	6923      	ldr	r3, [r4, #16]
 800965e:	7da0      	ldrb	r0, [r4, #22]
 8009660:	f884 8015 	strb.w	r8, [r4, #21]
 8009664:	1bd2      	subs	r2, r2, r7
 8009666:	1bdb      	subs	r3, r3, r7
 8009668:	f080 0001 	eor.w	r0, r0, #1
 800966c:	60a2      	str	r2, [r4, #8]
 800966e:	6123      	str	r3, [r4, #16]
 8009670:	b003      	add	sp, #12
 8009672:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009676:	68a3      	ldr	r3, [r4, #8]
 8009678:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800967c:	701a      	strb	r2, [r3, #0]
 800967e:	68a3      	ldr	r3, [r4, #8]
 8009680:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009684:	701a      	strb	r2, [r3, #0]
 8009686:	68a3      	ldr	r3, [r4, #8]
 8009688:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800968c:	701a      	strb	r2, [r3, #0]
 800968e:	e7ad      	b.n	80095ec <ucdr_serialize_endian_uint32_t+0x74>
 8009690:	ad01      	add	r5, sp, #4
 8009692:	4629      	mov	r1, r5
 8009694:	463a      	mov	r2, r7
 8009696:	4630      	mov	r0, r6
 8009698:	f00c fe9b 	bl	80163d2 <memcpy>
 800969c:	68a0      	ldr	r0, [r4, #8]
 800969e:	464a      	mov	r2, r9
 80096a0:	19e9      	adds	r1, r5, r7
 80096a2:	f00c fe96 	bl	80163d2 <memcpy>
 80096a6:	e7a1      	b.n	80095ec <ucdr_serialize_endian_uint32_t+0x74>

080096a8 <ucdr_deserialize_uint32_t>:
 80096a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096ac:	460d      	mov	r5, r1
 80096ae:	2104      	movs	r1, #4
 80096b0:	4604      	mov	r4, r0
 80096b2:	f000 fe01 	bl	800a2b8 <ucdr_buffer_alignment>
 80096b6:	4601      	mov	r1, r0
 80096b8:	4620      	mov	r0, r4
 80096ba:	f894 8015 	ldrb.w	r8, [r4, #21]
 80096be:	f000 fe3f 	bl	800a340 <ucdr_advance_buffer>
 80096c2:	2104      	movs	r1, #4
 80096c4:	4620      	mov	r0, r4
 80096c6:	f000 fd97 	bl	800a1f8 <ucdr_check_buffer_available_for>
 80096ca:	2800      	cmp	r0, #0
 80096cc:	d138      	bne.n	8009740 <ucdr_deserialize_uint32_t+0x98>
 80096ce:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80096d2:	42b7      	cmp	r7, r6
 80096d4:	d92f      	bls.n	8009736 <ucdr_deserialize_uint32_t+0x8e>
 80096d6:	6923      	ldr	r3, [r4, #16]
 80096d8:	60a7      	str	r7, [r4, #8]
 80096da:	1bbf      	subs	r7, r7, r6
 80096dc:	443b      	add	r3, r7
 80096de:	f1c7 0904 	rsb	r9, r7, #4
 80096e2:	6123      	str	r3, [r4, #16]
 80096e4:	4649      	mov	r1, r9
 80096e6:	4620      	mov	r0, r4
 80096e8:	f000 fd92 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80096ec:	2800      	cmp	r0, #0
 80096ee:	d046      	beq.n	800977e <ucdr_deserialize_uint32_t+0xd6>
 80096f0:	7d23      	ldrb	r3, [r4, #20]
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d05c      	beq.n	80097b0 <ucdr_deserialize_uint32_t+0x108>
 80096f6:	78f3      	ldrb	r3, [r6, #3]
 80096f8:	702b      	strb	r3, [r5, #0]
 80096fa:	2f00      	cmp	r7, #0
 80096fc:	d04c      	beq.n	8009798 <ucdr_deserialize_uint32_t+0xf0>
 80096fe:	78b3      	ldrb	r3, [r6, #2]
 8009700:	706b      	strb	r3, [r5, #1]
 8009702:	2f01      	cmp	r7, #1
 8009704:	f105 0302 	add.w	r3, r5, #2
 8009708:	d04a      	beq.n	80097a0 <ucdr_deserialize_uint32_t+0xf8>
 800970a:	7873      	ldrb	r3, [r6, #1]
 800970c:	70ab      	strb	r3, [r5, #2]
 800970e:	2f02      	cmp	r7, #2
 8009710:	f105 0303 	add.w	r3, r5, #3
 8009714:	d048      	beq.n	80097a8 <ucdr_deserialize_uint32_t+0x100>
 8009716:	7833      	ldrb	r3, [r6, #0]
 8009718:	70eb      	strb	r3, [r5, #3]
 800971a:	6923      	ldr	r3, [r4, #16]
 800971c:	68a2      	ldr	r2, [r4, #8]
 800971e:	7da0      	ldrb	r0, [r4, #22]
 8009720:	2104      	movs	r1, #4
 8009722:	3304      	adds	r3, #4
 8009724:	444a      	add	r2, r9
 8009726:	1bdb      	subs	r3, r3, r7
 8009728:	7561      	strb	r1, [r4, #21]
 800972a:	60a2      	str	r2, [r4, #8]
 800972c:	6123      	str	r3, [r4, #16]
 800972e:	f080 0001 	eor.w	r0, r0, #1
 8009732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009736:	2104      	movs	r1, #4
 8009738:	4620      	mov	r0, r4
 800973a:	f000 fd69 	bl	800a210 <ucdr_check_final_buffer_behavior>
 800973e:	b1b0      	cbz	r0, 800976e <ucdr_deserialize_uint32_t+0xc6>
 8009740:	7d23      	ldrb	r3, [r4, #20]
 8009742:	2b01      	cmp	r3, #1
 8009744:	68a3      	ldr	r3, [r4, #8]
 8009746:	d017      	beq.n	8009778 <ucdr_deserialize_uint32_t+0xd0>
 8009748:	78db      	ldrb	r3, [r3, #3]
 800974a:	702b      	strb	r3, [r5, #0]
 800974c:	68a3      	ldr	r3, [r4, #8]
 800974e:	789b      	ldrb	r3, [r3, #2]
 8009750:	706b      	strb	r3, [r5, #1]
 8009752:	68a3      	ldr	r3, [r4, #8]
 8009754:	785b      	ldrb	r3, [r3, #1]
 8009756:	70ab      	strb	r3, [r5, #2]
 8009758:	68a3      	ldr	r3, [r4, #8]
 800975a:	781b      	ldrb	r3, [r3, #0]
 800975c:	70eb      	strb	r3, [r5, #3]
 800975e:	68a2      	ldr	r2, [r4, #8]
 8009760:	6923      	ldr	r3, [r4, #16]
 8009762:	3204      	adds	r2, #4
 8009764:	3304      	adds	r3, #4
 8009766:	2104      	movs	r1, #4
 8009768:	60a2      	str	r2, [r4, #8]
 800976a:	6123      	str	r3, [r4, #16]
 800976c:	7561      	strb	r1, [r4, #21]
 800976e:	7da0      	ldrb	r0, [r4, #22]
 8009770:	f080 0001 	eor.w	r0, r0, #1
 8009774:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	602b      	str	r3, [r5, #0]
 800977c:	e7ef      	b.n	800975e <ucdr_deserialize_uint32_t+0xb6>
 800977e:	68a2      	ldr	r2, [r4, #8]
 8009780:	6923      	ldr	r3, [r4, #16]
 8009782:	7da0      	ldrb	r0, [r4, #22]
 8009784:	f884 8015 	strb.w	r8, [r4, #21]
 8009788:	1bd2      	subs	r2, r2, r7
 800978a:	1bdb      	subs	r3, r3, r7
 800978c:	60a2      	str	r2, [r4, #8]
 800978e:	6123      	str	r3, [r4, #16]
 8009790:	f080 0001 	eor.w	r0, r0, #1
 8009794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009798:	68a3      	ldr	r3, [r4, #8]
 800979a:	789b      	ldrb	r3, [r3, #2]
 800979c:	706b      	strb	r3, [r5, #1]
 800979e:	1cab      	adds	r3, r5, #2
 80097a0:	68a2      	ldr	r2, [r4, #8]
 80097a2:	7852      	ldrb	r2, [r2, #1]
 80097a4:	f803 2b01 	strb.w	r2, [r3], #1
 80097a8:	68a2      	ldr	r2, [r4, #8]
 80097aa:	7812      	ldrb	r2, [r2, #0]
 80097ac:	701a      	strb	r2, [r3, #0]
 80097ae:	e7b4      	b.n	800971a <ucdr_deserialize_uint32_t+0x72>
 80097b0:	4631      	mov	r1, r6
 80097b2:	463a      	mov	r2, r7
 80097b4:	4628      	mov	r0, r5
 80097b6:	f00c fe0c 	bl	80163d2 <memcpy>
 80097ba:	68a1      	ldr	r1, [r4, #8]
 80097bc:	464a      	mov	r2, r9
 80097be:	19e8      	adds	r0, r5, r7
 80097c0:	f00c fe07 	bl	80163d2 <memcpy>
 80097c4:	e7a9      	b.n	800971a <ucdr_deserialize_uint32_t+0x72>
 80097c6:	bf00      	nop

080097c8 <ucdr_deserialize_endian_uint32_t>:
 80097c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097cc:	460e      	mov	r6, r1
 80097ce:	2104      	movs	r1, #4
 80097d0:	4604      	mov	r4, r0
 80097d2:	4615      	mov	r5, r2
 80097d4:	f000 fd70 	bl	800a2b8 <ucdr_buffer_alignment>
 80097d8:	4601      	mov	r1, r0
 80097da:	4620      	mov	r0, r4
 80097dc:	f894 9015 	ldrb.w	r9, [r4, #21]
 80097e0:	f000 fdae 	bl	800a340 <ucdr_advance_buffer>
 80097e4:	2104      	movs	r1, #4
 80097e6:	4620      	mov	r0, r4
 80097e8:	f000 fd06 	bl	800a1f8 <ucdr_check_buffer_available_for>
 80097ec:	2800      	cmp	r0, #0
 80097ee:	d13c      	bne.n	800986a <ucdr_deserialize_endian_uint32_t+0xa2>
 80097f0:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 80097f4:	42bb      	cmp	r3, r7
 80097f6:	d933      	bls.n	8009860 <ucdr_deserialize_endian_uint32_t+0x98>
 80097f8:	eba3 0807 	sub.w	r8, r3, r7
 80097fc:	60a3      	str	r3, [r4, #8]
 80097fe:	6923      	ldr	r3, [r4, #16]
 8009800:	f1c8 0a04 	rsb	sl, r8, #4
 8009804:	4443      	add	r3, r8
 8009806:	6123      	str	r3, [r4, #16]
 8009808:	4651      	mov	r1, sl
 800980a:	4620      	mov	r0, r4
 800980c:	f000 fd00 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009810:	2800      	cmp	r0, #0
 8009812:	d048      	beq.n	80098a6 <ucdr_deserialize_endian_uint32_t+0xde>
 8009814:	2e01      	cmp	r6, #1
 8009816:	d061      	beq.n	80098dc <ucdr_deserialize_endian_uint32_t+0x114>
 8009818:	78fb      	ldrb	r3, [r7, #3]
 800981a:	702b      	strb	r3, [r5, #0]
 800981c:	f1b8 0f00 	cmp.w	r8, #0
 8009820:	d050      	beq.n	80098c4 <ucdr_deserialize_endian_uint32_t+0xfc>
 8009822:	78bb      	ldrb	r3, [r7, #2]
 8009824:	706b      	strb	r3, [r5, #1]
 8009826:	f1b8 0f01 	cmp.w	r8, #1
 800982a:	f105 0302 	add.w	r3, r5, #2
 800982e:	d04d      	beq.n	80098cc <ucdr_deserialize_endian_uint32_t+0x104>
 8009830:	787b      	ldrb	r3, [r7, #1]
 8009832:	70ab      	strb	r3, [r5, #2]
 8009834:	f1b8 0f02 	cmp.w	r8, #2
 8009838:	f105 0303 	add.w	r3, r5, #3
 800983c:	d04a      	beq.n	80098d4 <ucdr_deserialize_endian_uint32_t+0x10c>
 800983e:	783b      	ldrb	r3, [r7, #0]
 8009840:	70eb      	strb	r3, [r5, #3]
 8009842:	6923      	ldr	r3, [r4, #16]
 8009844:	68a2      	ldr	r2, [r4, #8]
 8009846:	7da0      	ldrb	r0, [r4, #22]
 8009848:	2104      	movs	r1, #4
 800984a:	3304      	adds	r3, #4
 800984c:	4452      	add	r2, sl
 800984e:	eba3 0308 	sub.w	r3, r3, r8
 8009852:	7561      	strb	r1, [r4, #21]
 8009854:	60a2      	str	r2, [r4, #8]
 8009856:	6123      	str	r3, [r4, #16]
 8009858:	f080 0001 	eor.w	r0, r0, #1
 800985c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009860:	2104      	movs	r1, #4
 8009862:	4620      	mov	r0, r4
 8009864:	f000 fcd4 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009868:	b1a8      	cbz	r0, 8009896 <ucdr_deserialize_endian_uint32_t+0xce>
 800986a:	2e01      	cmp	r6, #1
 800986c:	68a3      	ldr	r3, [r4, #8]
 800986e:	d017      	beq.n	80098a0 <ucdr_deserialize_endian_uint32_t+0xd8>
 8009870:	78db      	ldrb	r3, [r3, #3]
 8009872:	702b      	strb	r3, [r5, #0]
 8009874:	68a3      	ldr	r3, [r4, #8]
 8009876:	789b      	ldrb	r3, [r3, #2]
 8009878:	706b      	strb	r3, [r5, #1]
 800987a:	68a3      	ldr	r3, [r4, #8]
 800987c:	785b      	ldrb	r3, [r3, #1]
 800987e:	70ab      	strb	r3, [r5, #2]
 8009880:	68a3      	ldr	r3, [r4, #8]
 8009882:	781b      	ldrb	r3, [r3, #0]
 8009884:	70eb      	strb	r3, [r5, #3]
 8009886:	68a2      	ldr	r2, [r4, #8]
 8009888:	6923      	ldr	r3, [r4, #16]
 800988a:	3204      	adds	r2, #4
 800988c:	3304      	adds	r3, #4
 800988e:	2104      	movs	r1, #4
 8009890:	60a2      	str	r2, [r4, #8]
 8009892:	6123      	str	r3, [r4, #16]
 8009894:	7561      	strb	r1, [r4, #21]
 8009896:	7da0      	ldrb	r0, [r4, #22]
 8009898:	f080 0001 	eor.w	r0, r0, #1
 800989c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	602b      	str	r3, [r5, #0]
 80098a4:	e7ef      	b.n	8009886 <ucdr_deserialize_endian_uint32_t+0xbe>
 80098a6:	68a2      	ldr	r2, [r4, #8]
 80098a8:	6923      	ldr	r3, [r4, #16]
 80098aa:	7da0      	ldrb	r0, [r4, #22]
 80098ac:	f884 9015 	strb.w	r9, [r4, #21]
 80098b0:	eba2 0208 	sub.w	r2, r2, r8
 80098b4:	eba3 0308 	sub.w	r3, r3, r8
 80098b8:	60a2      	str	r2, [r4, #8]
 80098ba:	6123      	str	r3, [r4, #16]
 80098bc:	f080 0001 	eor.w	r0, r0, #1
 80098c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098c4:	68a3      	ldr	r3, [r4, #8]
 80098c6:	789b      	ldrb	r3, [r3, #2]
 80098c8:	706b      	strb	r3, [r5, #1]
 80098ca:	1cab      	adds	r3, r5, #2
 80098cc:	68a2      	ldr	r2, [r4, #8]
 80098ce:	7852      	ldrb	r2, [r2, #1]
 80098d0:	f803 2b01 	strb.w	r2, [r3], #1
 80098d4:	68a2      	ldr	r2, [r4, #8]
 80098d6:	7812      	ldrb	r2, [r2, #0]
 80098d8:	701a      	strb	r2, [r3, #0]
 80098da:	e7b2      	b.n	8009842 <ucdr_deserialize_endian_uint32_t+0x7a>
 80098dc:	4639      	mov	r1, r7
 80098de:	4642      	mov	r2, r8
 80098e0:	4628      	mov	r0, r5
 80098e2:	f00c fd76 	bl	80163d2 <memcpy>
 80098e6:	68a1      	ldr	r1, [r4, #8]
 80098e8:	4652      	mov	r2, sl
 80098ea:	eb05 0008 	add.w	r0, r5, r8
 80098ee:	f00c fd70 	bl	80163d2 <memcpy>
 80098f2:	e7a6      	b.n	8009842 <ucdr_deserialize_endian_uint32_t+0x7a>

080098f4 <ucdr_serialize_uint64_t>:
 80098f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098f8:	2108      	movs	r1, #8
 80098fa:	b082      	sub	sp, #8
 80098fc:	4604      	mov	r4, r0
 80098fe:	e9cd 2300 	strd	r2, r3, [sp]
 8009902:	f000 fcd9 	bl	800a2b8 <ucdr_buffer_alignment>
 8009906:	4601      	mov	r1, r0
 8009908:	4620      	mov	r0, r4
 800990a:	7d67      	ldrb	r7, [r4, #21]
 800990c:	f000 fd18 	bl	800a340 <ucdr_advance_buffer>
 8009910:	2108      	movs	r1, #8
 8009912:	4620      	mov	r0, r4
 8009914:	f000 fc70 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8009918:	2800      	cmp	r0, #0
 800991a:	d14e      	bne.n	80099ba <ucdr_serialize_uint64_t+0xc6>
 800991c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009920:	42ab      	cmp	r3, r5
 8009922:	d945      	bls.n	80099b0 <ucdr_serialize_uint64_t+0xbc>
 8009924:	1b5e      	subs	r6, r3, r5
 8009926:	60a3      	str	r3, [r4, #8]
 8009928:	6923      	ldr	r3, [r4, #16]
 800992a:	f1c6 0808 	rsb	r8, r6, #8
 800992e:	4433      	add	r3, r6
 8009930:	6123      	str	r3, [r4, #16]
 8009932:	4641      	mov	r1, r8
 8009934:	4620      	mov	r0, r4
 8009936:	f000 fc6b 	bl	800a210 <ucdr_check_final_buffer_behavior>
 800993a:	2800      	cmp	r0, #0
 800993c:	d074      	beq.n	8009a28 <ucdr_serialize_uint64_t+0x134>
 800993e:	7d23      	ldrb	r3, [r4, #20]
 8009940:	2b01      	cmp	r3, #1
 8009942:	f000 809b 	beq.w	8009a7c <ucdr_serialize_uint64_t+0x188>
 8009946:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800994a:	702b      	strb	r3, [r5, #0]
 800994c:	2e00      	cmp	r6, #0
 800994e:	d078      	beq.n	8009a42 <ucdr_serialize_uint64_t+0x14e>
 8009950:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009954:	706b      	strb	r3, [r5, #1]
 8009956:	2e01      	cmp	r6, #1
 8009958:	d077      	beq.n	8009a4a <ucdr_serialize_uint64_t+0x156>
 800995a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800995e:	70ab      	strb	r3, [r5, #2]
 8009960:	2e02      	cmp	r6, #2
 8009962:	d076      	beq.n	8009a52 <ucdr_serialize_uint64_t+0x15e>
 8009964:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8009968:	70eb      	strb	r3, [r5, #3]
 800996a:	2e03      	cmp	r6, #3
 800996c:	d075      	beq.n	8009a5a <ucdr_serialize_uint64_t+0x166>
 800996e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009972:	712b      	strb	r3, [r5, #4]
 8009974:	2e04      	cmp	r6, #4
 8009976:	d074      	beq.n	8009a62 <ucdr_serialize_uint64_t+0x16e>
 8009978:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800997c:	716b      	strb	r3, [r5, #5]
 800997e:	2e05      	cmp	r6, #5
 8009980:	d073      	beq.n	8009a6a <ucdr_serialize_uint64_t+0x176>
 8009982:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8009986:	71ab      	strb	r3, [r5, #6]
 8009988:	2e06      	cmp	r6, #6
 800998a:	d072      	beq.n	8009a72 <ucdr_serialize_uint64_t+0x17e>
 800998c:	f89d 3000 	ldrb.w	r3, [sp]
 8009990:	71eb      	strb	r3, [r5, #7]
 8009992:	6923      	ldr	r3, [r4, #16]
 8009994:	68a2      	ldr	r2, [r4, #8]
 8009996:	7da0      	ldrb	r0, [r4, #22]
 8009998:	3308      	adds	r3, #8
 800999a:	1b9e      	subs	r6, r3, r6
 800999c:	4442      	add	r2, r8
 800999e:	2308      	movs	r3, #8
 80099a0:	f080 0001 	eor.w	r0, r0, #1
 80099a4:	60a2      	str	r2, [r4, #8]
 80099a6:	6126      	str	r6, [r4, #16]
 80099a8:	7563      	strb	r3, [r4, #21]
 80099aa:	b002      	add	sp, #8
 80099ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099b0:	2108      	movs	r1, #8
 80099b2:	4620      	mov	r0, r4
 80099b4:	f000 fc2c 	bl	800a210 <ucdr_check_final_buffer_behavior>
 80099b8:	b350      	cbz	r0, 8009a10 <ucdr_serialize_uint64_t+0x11c>
 80099ba:	7d23      	ldrb	r3, [r4, #20]
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d02d      	beq.n	8009a1c <ucdr_serialize_uint64_t+0x128>
 80099c0:	68a3      	ldr	r3, [r4, #8]
 80099c2:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80099c6:	701a      	strb	r2, [r3, #0]
 80099c8:	68a3      	ldr	r3, [r4, #8]
 80099ca:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80099ce:	705a      	strb	r2, [r3, #1]
 80099d0:	68a3      	ldr	r3, [r4, #8]
 80099d2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80099d6:	709a      	strb	r2, [r3, #2]
 80099d8:	68a3      	ldr	r3, [r4, #8]
 80099da:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80099de:	70da      	strb	r2, [r3, #3]
 80099e0:	68a3      	ldr	r3, [r4, #8]
 80099e2:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80099e6:	711a      	strb	r2, [r3, #4]
 80099e8:	68a3      	ldr	r3, [r4, #8]
 80099ea:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80099ee:	715a      	strb	r2, [r3, #5]
 80099f0:	68a3      	ldr	r3, [r4, #8]
 80099f2:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80099f6:	719a      	strb	r2, [r3, #6]
 80099f8:	68a3      	ldr	r3, [r4, #8]
 80099fa:	f89d 2000 	ldrb.w	r2, [sp]
 80099fe:	71da      	strb	r2, [r3, #7]
 8009a00:	68a2      	ldr	r2, [r4, #8]
 8009a02:	6923      	ldr	r3, [r4, #16]
 8009a04:	3208      	adds	r2, #8
 8009a06:	3308      	adds	r3, #8
 8009a08:	2108      	movs	r1, #8
 8009a0a:	60a2      	str	r2, [r4, #8]
 8009a0c:	6123      	str	r3, [r4, #16]
 8009a0e:	7561      	strb	r1, [r4, #21]
 8009a10:	7da0      	ldrb	r0, [r4, #22]
 8009a12:	f080 0001 	eor.w	r0, r0, #1
 8009a16:	b002      	add	sp, #8
 8009a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a1c:	466b      	mov	r3, sp
 8009a1e:	cb03      	ldmia	r3!, {r0, r1}
 8009a20:	68a3      	ldr	r3, [r4, #8]
 8009a22:	6018      	str	r0, [r3, #0]
 8009a24:	6059      	str	r1, [r3, #4]
 8009a26:	e7eb      	b.n	8009a00 <ucdr_serialize_uint64_t+0x10c>
 8009a28:	68a2      	ldr	r2, [r4, #8]
 8009a2a:	6923      	ldr	r3, [r4, #16]
 8009a2c:	7da0      	ldrb	r0, [r4, #22]
 8009a2e:	7567      	strb	r7, [r4, #21]
 8009a30:	1b92      	subs	r2, r2, r6
 8009a32:	1b9b      	subs	r3, r3, r6
 8009a34:	f080 0001 	eor.w	r0, r0, #1
 8009a38:	60a2      	str	r2, [r4, #8]
 8009a3a:	6123      	str	r3, [r4, #16]
 8009a3c:	b002      	add	sp, #8
 8009a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a42:	68a3      	ldr	r3, [r4, #8]
 8009a44:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009a48:	701a      	strb	r2, [r3, #0]
 8009a4a:	68a3      	ldr	r3, [r4, #8]
 8009a4c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009a50:	701a      	strb	r2, [r3, #0]
 8009a52:	68a3      	ldr	r3, [r4, #8]
 8009a54:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009a58:	701a      	strb	r2, [r3, #0]
 8009a5a:	68a3      	ldr	r3, [r4, #8]
 8009a5c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8009a60:	701a      	strb	r2, [r3, #0]
 8009a62:	68a3      	ldr	r3, [r4, #8]
 8009a64:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8009a68:	701a      	strb	r2, [r3, #0]
 8009a6a:	68a3      	ldr	r3, [r4, #8]
 8009a6c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8009a70:	701a      	strb	r2, [r3, #0]
 8009a72:	68a3      	ldr	r3, [r4, #8]
 8009a74:	f89d 2000 	ldrb.w	r2, [sp]
 8009a78:	701a      	strb	r2, [r3, #0]
 8009a7a:	e78a      	b.n	8009992 <ucdr_serialize_uint64_t+0x9e>
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	466d      	mov	r5, sp
 8009a80:	4629      	mov	r1, r5
 8009a82:	4632      	mov	r2, r6
 8009a84:	f00c fca5 	bl	80163d2 <memcpy>
 8009a88:	68a0      	ldr	r0, [r4, #8]
 8009a8a:	4642      	mov	r2, r8
 8009a8c:	19a9      	adds	r1, r5, r6
 8009a8e:	f00c fca0 	bl	80163d2 <memcpy>
 8009a92:	e77e      	b.n	8009992 <ucdr_serialize_uint64_t+0x9e>

08009a94 <ucdr_serialize_int16_t>:
 8009a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a98:	b082      	sub	sp, #8
 8009a9a:	460b      	mov	r3, r1
 8009a9c:	2102      	movs	r1, #2
 8009a9e:	4604      	mov	r4, r0
 8009aa0:	f8ad 3006 	strh.w	r3, [sp, #6]
 8009aa4:	f000 fc08 	bl	800a2b8 <ucdr_buffer_alignment>
 8009aa8:	4601      	mov	r1, r0
 8009aaa:	4620      	mov	r0, r4
 8009aac:	7d67      	ldrb	r7, [r4, #21]
 8009aae:	f000 fc47 	bl	800a340 <ucdr_advance_buffer>
 8009ab2:	2102      	movs	r1, #2
 8009ab4:	4620      	mov	r0, r4
 8009ab6:	f000 fb9f 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8009aba:	bb78      	cbnz	r0, 8009b1c <ucdr_serialize_int16_t+0x88>
 8009abc:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009ac0:	42ab      	cmp	r3, r5
 8009ac2:	d926      	bls.n	8009b12 <ucdr_serialize_int16_t+0x7e>
 8009ac4:	1b5e      	subs	r6, r3, r5
 8009ac6:	60a3      	str	r3, [r4, #8]
 8009ac8:	6923      	ldr	r3, [r4, #16]
 8009aca:	f1c6 0802 	rsb	r8, r6, #2
 8009ace:	4433      	add	r3, r6
 8009ad0:	6123      	str	r3, [r4, #16]
 8009ad2:	4641      	mov	r1, r8
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	f000 fb9b 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009ada:	2800      	cmp	r0, #0
 8009adc:	d03b      	beq.n	8009b56 <ucdr_serialize_int16_t+0xc2>
 8009ade:	7d23      	ldrb	r3, [r4, #20]
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d04a      	beq.n	8009b7a <ucdr_serialize_int16_t+0xe6>
 8009ae4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009ae8:	702b      	strb	r3, [r5, #0]
 8009aea:	2e00      	cmp	r6, #0
 8009aec:	d040      	beq.n	8009b70 <ucdr_serialize_int16_t+0xdc>
 8009aee:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009af2:	706b      	strb	r3, [r5, #1]
 8009af4:	6923      	ldr	r3, [r4, #16]
 8009af6:	68a2      	ldr	r2, [r4, #8]
 8009af8:	7da0      	ldrb	r0, [r4, #22]
 8009afa:	3302      	adds	r3, #2
 8009afc:	1b9e      	subs	r6, r3, r6
 8009afe:	4442      	add	r2, r8
 8009b00:	2302      	movs	r3, #2
 8009b02:	f080 0001 	eor.w	r0, r0, #1
 8009b06:	60a2      	str	r2, [r4, #8]
 8009b08:	6126      	str	r6, [r4, #16]
 8009b0a:	7563      	strb	r3, [r4, #21]
 8009b0c:	b002      	add	sp, #8
 8009b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b12:	2102      	movs	r1, #2
 8009b14:	4620      	mov	r0, r4
 8009b16:	f000 fb7b 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009b1a:	b190      	cbz	r0, 8009b42 <ucdr_serialize_int16_t+0xae>
 8009b1c:	7d23      	ldrb	r3, [r4, #20]
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	68a3      	ldr	r3, [r4, #8]
 8009b22:	d014      	beq.n	8009b4e <ucdr_serialize_int16_t+0xba>
 8009b24:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009b28:	701a      	strb	r2, [r3, #0]
 8009b2a:	68a3      	ldr	r3, [r4, #8]
 8009b2c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009b30:	705a      	strb	r2, [r3, #1]
 8009b32:	68a2      	ldr	r2, [r4, #8]
 8009b34:	6923      	ldr	r3, [r4, #16]
 8009b36:	3202      	adds	r2, #2
 8009b38:	3302      	adds	r3, #2
 8009b3a:	2102      	movs	r1, #2
 8009b3c:	60a2      	str	r2, [r4, #8]
 8009b3e:	6123      	str	r3, [r4, #16]
 8009b40:	7561      	strb	r1, [r4, #21]
 8009b42:	7da0      	ldrb	r0, [r4, #22]
 8009b44:	f080 0001 	eor.w	r0, r0, #1
 8009b48:	b002      	add	sp, #8
 8009b4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b4e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009b52:	801a      	strh	r2, [r3, #0]
 8009b54:	e7ed      	b.n	8009b32 <ucdr_serialize_int16_t+0x9e>
 8009b56:	68a2      	ldr	r2, [r4, #8]
 8009b58:	6923      	ldr	r3, [r4, #16]
 8009b5a:	7da0      	ldrb	r0, [r4, #22]
 8009b5c:	7567      	strb	r7, [r4, #21]
 8009b5e:	1b92      	subs	r2, r2, r6
 8009b60:	1b9b      	subs	r3, r3, r6
 8009b62:	f080 0001 	eor.w	r0, r0, #1
 8009b66:	60a2      	str	r2, [r4, #8]
 8009b68:	6123      	str	r3, [r4, #16]
 8009b6a:	b002      	add	sp, #8
 8009b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b70:	68a3      	ldr	r3, [r4, #8]
 8009b72:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009b76:	701a      	strb	r2, [r3, #0]
 8009b78:	e7bc      	b.n	8009af4 <ucdr_serialize_int16_t+0x60>
 8009b7a:	4628      	mov	r0, r5
 8009b7c:	f10d 0506 	add.w	r5, sp, #6
 8009b80:	4629      	mov	r1, r5
 8009b82:	4632      	mov	r2, r6
 8009b84:	f00c fc25 	bl	80163d2 <memcpy>
 8009b88:	68a0      	ldr	r0, [r4, #8]
 8009b8a:	4642      	mov	r2, r8
 8009b8c:	19a9      	adds	r1, r5, r6
 8009b8e:	f00c fc20 	bl	80163d2 <memcpy>
 8009b92:	e7af      	b.n	8009af4 <ucdr_serialize_int16_t+0x60>

08009b94 <ucdr_deserialize_int16_t>:
 8009b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b98:	460d      	mov	r5, r1
 8009b9a:	2102      	movs	r1, #2
 8009b9c:	4604      	mov	r4, r0
 8009b9e:	f000 fb8b 	bl	800a2b8 <ucdr_buffer_alignment>
 8009ba2:	4601      	mov	r1, r0
 8009ba4:	4620      	mov	r0, r4
 8009ba6:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009baa:	f000 fbc9 	bl	800a340 <ucdr_advance_buffer>
 8009bae:	2102      	movs	r1, #2
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f000 fb21 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8009bb6:	bb60      	cbnz	r0, 8009c12 <ucdr_deserialize_int16_t+0x7e>
 8009bb8:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8009bbc:	42be      	cmp	r6, r7
 8009bbe:	d923      	bls.n	8009c08 <ucdr_deserialize_int16_t+0x74>
 8009bc0:	6923      	ldr	r3, [r4, #16]
 8009bc2:	60a6      	str	r6, [r4, #8]
 8009bc4:	1bf6      	subs	r6, r6, r7
 8009bc6:	4433      	add	r3, r6
 8009bc8:	f1c6 0902 	rsb	r9, r6, #2
 8009bcc:	6123      	str	r3, [r4, #16]
 8009bce:	4649      	mov	r1, r9
 8009bd0:	4620      	mov	r0, r4
 8009bd2:	f000 fb1d 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d034      	beq.n	8009c44 <ucdr_deserialize_int16_t+0xb0>
 8009bda:	7d23      	ldrb	r3, [r4, #20]
 8009bdc:	2b01      	cmp	r3, #1
 8009bde:	d042      	beq.n	8009c66 <ucdr_deserialize_int16_t+0xd2>
 8009be0:	787b      	ldrb	r3, [r7, #1]
 8009be2:	702b      	strb	r3, [r5, #0]
 8009be4:	2e00      	cmp	r6, #0
 8009be6:	d03a      	beq.n	8009c5e <ucdr_deserialize_int16_t+0xca>
 8009be8:	783b      	ldrb	r3, [r7, #0]
 8009bea:	706b      	strb	r3, [r5, #1]
 8009bec:	6923      	ldr	r3, [r4, #16]
 8009bee:	68a2      	ldr	r2, [r4, #8]
 8009bf0:	7da0      	ldrb	r0, [r4, #22]
 8009bf2:	2102      	movs	r1, #2
 8009bf4:	3302      	adds	r3, #2
 8009bf6:	444a      	add	r2, r9
 8009bf8:	1b9b      	subs	r3, r3, r6
 8009bfa:	7561      	strb	r1, [r4, #21]
 8009bfc:	60a2      	str	r2, [r4, #8]
 8009bfe:	6123      	str	r3, [r4, #16]
 8009c00:	f080 0001 	eor.w	r0, r0, #1
 8009c04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c08:	2102      	movs	r1, #2
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	f000 fb00 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009c10:	b180      	cbz	r0, 8009c34 <ucdr_deserialize_int16_t+0xa0>
 8009c12:	7d23      	ldrb	r3, [r4, #20]
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	68a3      	ldr	r3, [r4, #8]
 8009c18:	d011      	beq.n	8009c3e <ucdr_deserialize_int16_t+0xaa>
 8009c1a:	785b      	ldrb	r3, [r3, #1]
 8009c1c:	702b      	strb	r3, [r5, #0]
 8009c1e:	68a3      	ldr	r3, [r4, #8]
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	706b      	strb	r3, [r5, #1]
 8009c24:	68a2      	ldr	r2, [r4, #8]
 8009c26:	6923      	ldr	r3, [r4, #16]
 8009c28:	3202      	adds	r2, #2
 8009c2a:	3302      	adds	r3, #2
 8009c2c:	2102      	movs	r1, #2
 8009c2e:	60a2      	str	r2, [r4, #8]
 8009c30:	6123      	str	r3, [r4, #16]
 8009c32:	7561      	strb	r1, [r4, #21]
 8009c34:	7da0      	ldrb	r0, [r4, #22]
 8009c36:	f080 0001 	eor.w	r0, r0, #1
 8009c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c3e:	881b      	ldrh	r3, [r3, #0]
 8009c40:	802b      	strh	r3, [r5, #0]
 8009c42:	e7ef      	b.n	8009c24 <ucdr_deserialize_int16_t+0x90>
 8009c44:	68a2      	ldr	r2, [r4, #8]
 8009c46:	6923      	ldr	r3, [r4, #16]
 8009c48:	7da0      	ldrb	r0, [r4, #22]
 8009c4a:	f884 8015 	strb.w	r8, [r4, #21]
 8009c4e:	1b92      	subs	r2, r2, r6
 8009c50:	1b9b      	subs	r3, r3, r6
 8009c52:	60a2      	str	r2, [r4, #8]
 8009c54:	6123      	str	r3, [r4, #16]
 8009c56:	f080 0001 	eor.w	r0, r0, #1
 8009c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c5e:	68a3      	ldr	r3, [r4, #8]
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	706b      	strb	r3, [r5, #1]
 8009c64:	e7c2      	b.n	8009bec <ucdr_deserialize_int16_t+0x58>
 8009c66:	4639      	mov	r1, r7
 8009c68:	4632      	mov	r2, r6
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	f00c fbb1 	bl	80163d2 <memcpy>
 8009c70:	68a1      	ldr	r1, [r4, #8]
 8009c72:	464a      	mov	r2, r9
 8009c74:	19a8      	adds	r0, r5, r6
 8009c76:	f00c fbac 	bl	80163d2 <memcpy>
 8009c7a:	e7b7      	b.n	8009bec <ucdr_deserialize_int16_t+0x58>

08009c7c <ucdr_serialize_int32_t>:
 8009c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c80:	b082      	sub	sp, #8
 8009c82:	4604      	mov	r4, r0
 8009c84:	9101      	str	r1, [sp, #4]
 8009c86:	2104      	movs	r1, #4
 8009c88:	f000 fb16 	bl	800a2b8 <ucdr_buffer_alignment>
 8009c8c:	4601      	mov	r1, r0
 8009c8e:	4620      	mov	r0, r4
 8009c90:	7d67      	ldrb	r7, [r4, #21]
 8009c92:	f000 fb55 	bl	800a340 <ucdr_advance_buffer>
 8009c96:	2104      	movs	r1, #4
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f000 faad 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d139      	bne.n	8009d16 <ucdr_serialize_int32_t+0x9a>
 8009ca2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009ca6:	42ab      	cmp	r3, r5
 8009ca8:	d930      	bls.n	8009d0c <ucdr_serialize_int32_t+0x90>
 8009caa:	1b5e      	subs	r6, r3, r5
 8009cac:	60a3      	str	r3, [r4, #8]
 8009cae:	6923      	ldr	r3, [r4, #16]
 8009cb0:	f1c6 0804 	rsb	r8, r6, #4
 8009cb4:	4433      	add	r3, r6
 8009cb6:	6123      	str	r3, [r4, #16]
 8009cb8:	4641      	mov	r1, r8
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f000 faa8 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	d04c      	beq.n	8009d5e <ucdr_serialize_int32_t+0xe2>
 8009cc4:	7d23      	ldrb	r3, [r4, #20]
 8009cc6:	2b01      	cmp	r3, #1
 8009cc8:	d063      	beq.n	8009d92 <ucdr_serialize_int32_t+0x116>
 8009cca:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009cce:	702b      	strb	r3, [r5, #0]
 8009cd0:	2e00      	cmp	r6, #0
 8009cd2:	d051      	beq.n	8009d78 <ucdr_serialize_int32_t+0xfc>
 8009cd4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009cd8:	706b      	strb	r3, [r5, #1]
 8009cda:	2e01      	cmp	r6, #1
 8009cdc:	d050      	beq.n	8009d80 <ucdr_serialize_int32_t+0x104>
 8009cde:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009ce2:	70ab      	strb	r3, [r5, #2]
 8009ce4:	2e02      	cmp	r6, #2
 8009ce6:	d04f      	beq.n	8009d88 <ucdr_serialize_int32_t+0x10c>
 8009ce8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8009cec:	70eb      	strb	r3, [r5, #3]
 8009cee:	6923      	ldr	r3, [r4, #16]
 8009cf0:	68a2      	ldr	r2, [r4, #8]
 8009cf2:	7da0      	ldrb	r0, [r4, #22]
 8009cf4:	3304      	adds	r3, #4
 8009cf6:	1b9e      	subs	r6, r3, r6
 8009cf8:	4442      	add	r2, r8
 8009cfa:	2304      	movs	r3, #4
 8009cfc:	f080 0001 	eor.w	r0, r0, #1
 8009d00:	60a2      	str	r2, [r4, #8]
 8009d02:	6126      	str	r6, [r4, #16]
 8009d04:	7563      	strb	r3, [r4, #21]
 8009d06:	b002      	add	sp, #8
 8009d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d0c:	2104      	movs	r1, #4
 8009d0e:	4620      	mov	r0, r4
 8009d10:	f000 fa7e 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009d14:	b1d0      	cbz	r0, 8009d4c <ucdr_serialize_int32_t+0xd0>
 8009d16:	7d23      	ldrb	r3, [r4, #20]
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	68a3      	ldr	r3, [r4, #8]
 8009d1c:	d01c      	beq.n	8009d58 <ucdr_serialize_int32_t+0xdc>
 8009d1e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009d22:	701a      	strb	r2, [r3, #0]
 8009d24:	68a3      	ldr	r3, [r4, #8]
 8009d26:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009d2a:	705a      	strb	r2, [r3, #1]
 8009d2c:	68a3      	ldr	r3, [r4, #8]
 8009d2e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009d32:	709a      	strb	r2, [r3, #2]
 8009d34:	68a3      	ldr	r3, [r4, #8]
 8009d36:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009d3a:	70da      	strb	r2, [r3, #3]
 8009d3c:	68a2      	ldr	r2, [r4, #8]
 8009d3e:	6923      	ldr	r3, [r4, #16]
 8009d40:	3204      	adds	r2, #4
 8009d42:	3304      	adds	r3, #4
 8009d44:	2104      	movs	r1, #4
 8009d46:	60a2      	str	r2, [r4, #8]
 8009d48:	6123      	str	r3, [r4, #16]
 8009d4a:	7561      	strb	r1, [r4, #21]
 8009d4c:	7da0      	ldrb	r0, [r4, #22]
 8009d4e:	f080 0001 	eor.w	r0, r0, #1
 8009d52:	b002      	add	sp, #8
 8009d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d58:	9a01      	ldr	r2, [sp, #4]
 8009d5a:	601a      	str	r2, [r3, #0]
 8009d5c:	e7ee      	b.n	8009d3c <ucdr_serialize_int32_t+0xc0>
 8009d5e:	68a2      	ldr	r2, [r4, #8]
 8009d60:	6923      	ldr	r3, [r4, #16]
 8009d62:	7da0      	ldrb	r0, [r4, #22]
 8009d64:	7567      	strb	r7, [r4, #21]
 8009d66:	1b92      	subs	r2, r2, r6
 8009d68:	1b9b      	subs	r3, r3, r6
 8009d6a:	f080 0001 	eor.w	r0, r0, #1
 8009d6e:	60a2      	str	r2, [r4, #8]
 8009d70:	6123      	str	r3, [r4, #16]
 8009d72:	b002      	add	sp, #8
 8009d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d78:	68a3      	ldr	r3, [r4, #8]
 8009d7a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009d7e:	701a      	strb	r2, [r3, #0]
 8009d80:	68a3      	ldr	r3, [r4, #8]
 8009d82:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009d86:	701a      	strb	r2, [r3, #0]
 8009d88:	68a3      	ldr	r3, [r4, #8]
 8009d8a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009d8e:	701a      	strb	r2, [r3, #0]
 8009d90:	e7ad      	b.n	8009cee <ucdr_serialize_int32_t+0x72>
 8009d92:	4628      	mov	r0, r5
 8009d94:	ad01      	add	r5, sp, #4
 8009d96:	4629      	mov	r1, r5
 8009d98:	4632      	mov	r2, r6
 8009d9a:	f00c fb1a 	bl	80163d2 <memcpy>
 8009d9e:	68a0      	ldr	r0, [r4, #8]
 8009da0:	4642      	mov	r2, r8
 8009da2:	19a9      	adds	r1, r5, r6
 8009da4:	f00c fb15 	bl	80163d2 <memcpy>
 8009da8:	e7a1      	b.n	8009cee <ucdr_serialize_int32_t+0x72>
 8009daa:	bf00      	nop

08009dac <ucdr_deserialize_int32_t>:
 8009dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009db0:	460d      	mov	r5, r1
 8009db2:	2104      	movs	r1, #4
 8009db4:	4604      	mov	r4, r0
 8009db6:	f000 fa7f 	bl	800a2b8 <ucdr_buffer_alignment>
 8009dba:	4601      	mov	r1, r0
 8009dbc:	4620      	mov	r0, r4
 8009dbe:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009dc2:	f000 fabd 	bl	800a340 <ucdr_advance_buffer>
 8009dc6:	2104      	movs	r1, #4
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f000 fa15 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	d138      	bne.n	8009e44 <ucdr_deserialize_int32_t+0x98>
 8009dd2:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8009dd6:	42b7      	cmp	r7, r6
 8009dd8:	d92f      	bls.n	8009e3a <ucdr_deserialize_int32_t+0x8e>
 8009dda:	6923      	ldr	r3, [r4, #16]
 8009ddc:	60a7      	str	r7, [r4, #8]
 8009dde:	1bbf      	subs	r7, r7, r6
 8009de0:	443b      	add	r3, r7
 8009de2:	f1c7 0904 	rsb	r9, r7, #4
 8009de6:	6123      	str	r3, [r4, #16]
 8009de8:	4649      	mov	r1, r9
 8009dea:	4620      	mov	r0, r4
 8009dec:	f000 fa10 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d046      	beq.n	8009e82 <ucdr_deserialize_int32_t+0xd6>
 8009df4:	7d23      	ldrb	r3, [r4, #20]
 8009df6:	2b01      	cmp	r3, #1
 8009df8:	d05c      	beq.n	8009eb4 <ucdr_deserialize_int32_t+0x108>
 8009dfa:	78f3      	ldrb	r3, [r6, #3]
 8009dfc:	702b      	strb	r3, [r5, #0]
 8009dfe:	2f00      	cmp	r7, #0
 8009e00:	d04c      	beq.n	8009e9c <ucdr_deserialize_int32_t+0xf0>
 8009e02:	78b3      	ldrb	r3, [r6, #2]
 8009e04:	706b      	strb	r3, [r5, #1]
 8009e06:	2f01      	cmp	r7, #1
 8009e08:	f105 0302 	add.w	r3, r5, #2
 8009e0c:	d04a      	beq.n	8009ea4 <ucdr_deserialize_int32_t+0xf8>
 8009e0e:	7873      	ldrb	r3, [r6, #1]
 8009e10:	70ab      	strb	r3, [r5, #2]
 8009e12:	2f02      	cmp	r7, #2
 8009e14:	f105 0303 	add.w	r3, r5, #3
 8009e18:	d048      	beq.n	8009eac <ucdr_deserialize_int32_t+0x100>
 8009e1a:	7833      	ldrb	r3, [r6, #0]
 8009e1c:	70eb      	strb	r3, [r5, #3]
 8009e1e:	6923      	ldr	r3, [r4, #16]
 8009e20:	68a2      	ldr	r2, [r4, #8]
 8009e22:	7da0      	ldrb	r0, [r4, #22]
 8009e24:	2104      	movs	r1, #4
 8009e26:	3304      	adds	r3, #4
 8009e28:	444a      	add	r2, r9
 8009e2a:	1bdb      	subs	r3, r3, r7
 8009e2c:	7561      	strb	r1, [r4, #21]
 8009e2e:	60a2      	str	r2, [r4, #8]
 8009e30:	6123      	str	r3, [r4, #16]
 8009e32:	f080 0001 	eor.w	r0, r0, #1
 8009e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e3a:	2104      	movs	r1, #4
 8009e3c:	4620      	mov	r0, r4
 8009e3e:	f000 f9e7 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009e42:	b1b0      	cbz	r0, 8009e72 <ucdr_deserialize_int32_t+0xc6>
 8009e44:	7d23      	ldrb	r3, [r4, #20]
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	68a3      	ldr	r3, [r4, #8]
 8009e4a:	d017      	beq.n	8009e7c <ucdr_deserialize_int32_t+0xd0>
 8009e4c:	78db      	ldrb	r3, [r3, #3]
 8009e4e:	702b      	strb	r3, [r5, #0]
 8009e50:	68a3      	ldr	r3, [r4, #8]
 8009e52:	789b      	ldrb	r3, [r3, #2]
 8009e54:	706b      	strb	r3, [r5, #1]
 8009e56:	68a3      	ldr	r3, [r4, #8]
 8009e58:	785b      	ldrb	r3, [r3, #1]
 8009e5a:	70ab      	strb	r3, [r5, #2]
 8009e5c:	68a3      	ldr	r3, [r4, #8]
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	70eb      	strb	r3, [r5, #3]
 8009e62:	68a2      	ldr	r2, [r4, #8]
 8009e64:	6923      	ldr	r3, [r4, #16]
 8009e66:	3204      	adds	r2, #4
 8009e68:	3304      	adds	r3, #4
 8009e6a:	2104      	movs	r1, #4
 8009e6c:	60a2      	str	r2, [r4, #8]
 8009e6e:	6123      	str	r3, [r4, #16]
 8009e70:	7561      	strb	r1, [r4, #21]
 8009e72:	7da0      	ldrb	r0, [r4, #22]
 8009e74:	f080 0001 	eor.w	r0, r0, #1
 8009e78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	602b      	str	r3, [r5, #0]
 8009e80:	e7ef      	b.n	8009e62 <ucdr_deserialize_int32_t+0xb6>
 8009e82:	68a2      	ldr	r2, [r4, #8]
 8009e84:	6923      	ldr	r3, [r4, #16]
 8009e86:	7da0      	ldrb	r0, [r4, #22]
 8009e88:	f884 8015 	strb.w	r8, [r4, #21]
 8009e8c:	1bd2      	subs	r2, r2, r7
 8009e8e:	1bdb      	subs	r3, r3, r7
 8009e90:	60a2      	str	r2, [r4, #8]
 8009e92:	6123      	str	r3, [r4, #16]
 8009e94:	f080 0001 	eor.w	r0, r0, #1
 8009e98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e9c:	68a3      	ldr	r3, [r4, #8]
 8009e9e:	789b      	ldrb	r3, [r3, #2]
 8009ea0:	706b      	strb	r3, [r5, #1]
 8009ea2:	1cab      	adds	r3, r5, #2
 8009ea4:	68a2      	ldr	r2, [r4, #8]
 8009ea6:	7852      	ldrb	r2, [r2, #1]
 8009ea8:	f803 2b01 	strb.w	r2, [r3], #1
 8009eac:	68a2      	ldr	r2, [r4, #8]
 8009eae:	7812      	ldrb	r2, [r2, #0]
 8009eb0:	701a      	strb	r2, [r3, #0]
 8009eb2:	e7b4      	b.n	8009e1e <ucdr_deserialize_int32_t+0x72>
 8009eb4:	4631      	mov	r1, r6
 8009eb6:	463a      	mov	r2, r7
 8009eb8:	4628      	mov	r0, r5
 8009eba:	f00c fa8a 	bl	80163d2 <memcpy>
 8009ebe:	68a1      	ldr	r1, [r4, #8]
 8009ec0:	464a      	mov	r2, r9
 8009ec2:	19e8      	adds	r0, r5, r7
 8009ec4:	f00c fa85 	bl	80163d2 <memcpy>
 8009ec8:	e7a9      	b.n	8009e1e <ucdr_deserialize_int32_t+0x72>
 8009eca:	bf00      	nop

08009ecc <ucdr_serialize_double>:
 8009ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ed0:	2108      	movs	r1, #8
 8009ed2:	b082      	sub	sp, #8
 8009ed4:	4604      	mov	r4, r0
 8009ed6:	ed8d 0b00 	vstr	d0, [sp]
 8009eda:	f000 f9ed 	bl	800a2b8 <ucdr_buffer_alignment>
 8009ede:	4601      	mov	r1, r0
 8009ee0:	4620      	mov	r0, r4
 8009ee2:	7d67      	ldrb	r7, [r4, #21]
 8009ee4:	f000 fa2c 	bl	800a340 <ucdr_advance_buffer>
 8009ee8:	2108      	movs	r1, #8
 8009eea:	4620      	mov	r0, r4
 8009eec:	f000 f984 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	d14e      	bne.n	8009f92 <ucdr_serialize_double+0xc6>
 8009ef4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009ef8:	42ab      	cmp	r3, r5
 8009efa:	d945      	bls.n	8009f88 <ucdr_serialize_double+0xbc>
 8009efc:	1b5e      	subs	r6, r3, r5
 8009efe:	60a3      	str	r3, [r4, #8]
 8009f00:	6923      	ldr	r3, [r4, #16]
 8009f02:	f1c6 0808 	rsb	r8, r6, #8
 8009f06:	4433      	add	r3, r6
 8009f08:	6123      	str	r3, [r4, #16]
 8009f0a:	4641      	mov	r1, r8
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	f000 f97f 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009f12:	2800      	cmp	r0, #0
 8009f14:	d074      	beq.n	800a000 <ucdr_serialize_double+0x134>
 8009f16:	7d23      	ldrb	r3, [r4, #20]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	f000 809b 	beq.w	800a054 <ucdr_serialize_double+0x188>
 8009f1e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009f22:	702b      	strb	r3, [r5, #0]
 8009f24:	2e00      	cmp	r6, #0
 8009f26:	d078      	beq.n	800a01a <ucdr_serialize_double+0x14e>
 8009f28:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009f2c:	706b      	strb	r3, [r5, #1]
 8009f2e:	2e01      	cmp	r6, #1
 8009f30:	d077      	beq.n	800a022 <ucdr_serialize_double+0x156>
 8009f32:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009f36:	70ab      	strb	r3, [r5, #2]
 8009f38:	2e02      	cmp	r6, #2
 8009f3a:	d076      	beq.n	800a02a <ucdr_serialize_double+0x15e>
 8009f3c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8009f40:	70eb      	strb	r3, [r5, #3]
 8009f42:	2e03      	cmp	r6, #3
 8009f44:	d075      	beq.n	800a032 <ucdr_serialize_double+0x166>
 8009f46:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009f4a:	712b      	strb	r3, [r5, #4]
 8009f4c:	2e04      	cmp	r6, #4
 8009f4e:	d074      	beq.n	800a03a <ucdr_serialize_double+0x16e>
 8009f50:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8009f54:	716b      	strb	r3, [r5, #5]
 8009f56:	2e05      	cmp	r6, #5
 8009f58:	d073      	beq.n	800a042 <ucdr_serialize_double+0x176>
 8009f5a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8009f5e:	71ab      	strb	r3, [r5, #6]
 8009f60:	2e06      	cmp	r6, #6
 8009f62:	d072      	beq.n	800a04a <ucdr_serialize_double+0x17e>
 8009f64:	f89d 3000 	ldrb.w	r3, [sp]
 8009f68:	71eb      	strb	r3, [r5, #7]
 8009f6a:	6923      	ldr	r3, [r4, #16]
 8009f6c:	68a2      	ldr	r2, [r4, #8]
 8009f6e:	7da0      	ldrb	r0, [r4, #22]
 8009f70:	3308      	adds	r3, #8
 8009f72:	1b9e      	subs	r6, r3, r6
 8009f74:	4442      	add	r2, r8
 8009f76:	2308      	movs	r3, #8
 8009f78:	f080 0001 	eor.w	r0, r0, #1
 8009f7c:	60a2      	str	r2, [r4, #8]
 8009f7e:	6126      	str	r6, [r4, #16]
 8009f80:	7563      	strb	r3, [r4, #21]
 8009f82:	b002      	add	sp, #8
 8009f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f88:	2108      	movs	r1, #8
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	f000 f940 	bl	800a210 <ucdr_check_final_buffer_behavior>
 8009f90:	b350      	cbz	r0, 8009fe8 <ucdr_serialize_double+0x11c>
 8009f92:	7d23      	ldrb	r3, [r4, #20]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d02d      	beq.n	8009ff4 <ucdr_serialize_double+0x128>
 8009f98:	68a3      	ldr	r3, [r4, #8]
 8009f9a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009f9e:	701a      	strb	r2, [r3, #0]
 8009fa0:	68a3      	ldr	r3, [r4, #8]
 8009fa2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009fa6:	705a      	strb	r2, [r3, #1]
 8009fa8:	68a3      	ldr	r3, [r4, #8]
 8009faa:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009fae:	709a      	strb	r2, [r3, #2]
 8009fb0:	68a3      	ldr	r3, [r4, #8]
 8009fb2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009fb6:	70da      	strb	r2, [r3, #3]
 8009fb8:	68a3      	ldr	r3, [r4, #8]
 8009fba:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8009fbe:	711a      	strb	r2, [r3, #4]
 8009fc0:	68a3      	ldr	r3, [r4, #8]
 8009fc2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8009fc6:	715a      	strb	r2, [r3, #5]
 8009fc8:	68a3      	ldr	r3, [r4, #8]
 8009fca:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8009fce:	719a      	strb	r2, [r3, #6]
 8009fd0:	68a3      	ldr	r3, [r4, #8]
 8009fd2:	f89d 2000 	ldrb.w	r2, [sp]
 8009fd6:	71da      	strb	r2, [r3, #7]
 8009fd8:	68a2      	ldr	r2, [r4, #8]
 8009fda:	6923      	ldr	r3, [r4, #16]
 8009fdc:	3208      	adds	r2, #8
 8009fde:	3308      	adds	r3, #8
 8009fe0:	2108      	movs	r1, #8
 8009fe2:	60a2      	str	r2, [r4, #8]
 8009fe4:	6123      	str	r3, [r4, #16]
 8009fe6:	7561      	strb	r1, [r4, #21]
 8009fe8:	7da0      	ldrb	r0, [r4, #22]
 8009fea:	f080 0001 	eor.w	r0, r0, #1
 8009fee:	b002      	add	sp, #8
 8009ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ff4:	466b      	mov	r3, sp
 8009ff6:	cb03      	ldmia	r3!, {r0, r1}
 8009ff8:	68a3      	ldr	r3, [r4, #8]
 8009ffa:	6018      	str	r0, [r3, #0]
 8009ffc:	6059      	str	r1, [r3, #4]
 8009ffe:	e7eb      	b.n	8009fd8 <ucdr_serialize_double+0x10c>
 800a000:	68a2      	ldr	r2, [r4, #8]
 800a002:	6923      	ldr	r3, [r4, #16]
 800a004:	7da0      	ldrb	r0, [r4, #22]
 800a006:	7567      	strb	r7, [r4, #21]
 800a008:	1b92      	subs	r2, r2, r6
 800a00a:	1b9b      	subs	r3, r3, r6
 800a00c:	f080 0001 	eor.w	r0, r0, #1
 800a010:	60a2      	str	r2, [r4, #8]
 800a012:	6123      	str	r3, [r4, #16]
 800a014:	b002      	add	sp, #8
 800a016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a01a:	68a3      	ldr	r3, [r4, #8]
 800a01c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a020:	701a      	strb	r2, [r3, #0]
 800a022:	68a3      	ldr	r3, [r4, #8]
 800a024:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a028:	701a      	strb	r2, [r3, #0]
 800a02a:	68a3      	ldr	r3, [r4, #8]
 800a02c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a030:	701a      	strb	r2, [r3, #0]
 800a032:	68a3      	ldr	r3, [r4, #8]
 800a034:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a038:	701a      	strb	r2, [r3, #0]
 800a03a:	68a3      	ldr	r3, [r4, #8]
 800a03c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a040:	701a      	strb	r2, [r3, #0]
 800a042:	68a3      	ldr	r3, [r4, #8]
 800a044:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a048:	701a      	strb	r2, [r3, #0]
 800a04a:	68a3      	ldr	r3, [r4, #8]
 800a04c:	f89d 2000 	ldrb.w	r2, [sp]
 800a050:	701a      	strb	r2, [r3, #0]
 800a052:	e78a      	b.n	8009f6a <ucdr_serialize_double+0x9e>
 800a054:	4628      	mov	r0, r5
 800a056:	466d      	mov	r5, sp
 800a058:	4629      	mov	r1, r5
 800a05a:	4632      	mov	r2, r6
 800a05c:	f00c f9b9 	bl	80163d2 <memcpy>
 800a060:	68a0      	ldr	r0, [r4, #8]
 800a062:	4642      	mov	r2, r8
 800a064:	19a9      	adds	r1, r5, r6
 800a066:	f00c f9b4 	bl	80163d2 <memcpy>
 800a06a:	e77e      	b.n	8009f6a <ucdr_serialize_double+0x9e>

0800a06c <ucdr_deserialize_double>:
 800a06c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a070:	460d      	mov	r5, r1
 800a072:	2108      	movs	r1, #8
 800a074:	4604      	mov	r4, r0
 800a076:	f000 f91f 	bl	800a2b8 <ucdr_buffer_alignment>
 800a07a:	4601      	mov	r1, r0
 800a07c:	4620      	mov	r0, r4
 800a07e:	f894 9015 	ldrb.w	r9, [r4, #21]
 800a082:	f000 f95d 	bl	800a340 <ucdr_advance_buffer>
 800a086:	2108      	movs	r1, #8
 800a088:	4620      	mov	r0, r4
 800a08a:	f000 f8b5 	bl	800a1f8 <ucdr_check_buffer_available_for>
 800a08e:	2800      	cmp	r0, #0
 800a090:	d151      	bne.n	800a136 <ucdr_deserialize_double+0xca>
 800a092:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800a096:	42be      	cmp	r6, r7
 800a098:	d948      	bls.n	800a12c <ucdr_deserialize_double+0xc0>
 800a09a:	6923      	ldr	r3, [r4, #16]
 800a09c:	60a6      	str	r6, [r4, #8]
 800a09e:	1bf6      	subs	r6, r6, r7
 800a0a0:	4433      	add	r3, r6
 800a0a2:	f1c6 0808 	rsb	r8, r6, #8
 800a0a6:	6123      	str	r3, [r4, #16]
 800a0a8:	4641      	mov	r1, r8
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	f000 f8b0 	bl	800a210 <ucdr_check_final_buffer_behavior>
 800a0b0:	2800      	cmp	r0, #0
 800a0b2:	d06d      	beq.n	800a190 <ucdr_deserialize_double+0x124>
 800a0b4:	7d23      	ldrb	r3, [r4, #20]
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	f000 8093 	beq.w	800a1e2 <ucdr_deserialize_double+0x176>
 800a0bc:	79fb      	ldrb	r3, [r7, #7]
 800a0be:	702b      	strb	r3, [r5, #0]
 800a0c0:	2e00      	cmp	r6, #0
 800a0c2:	d072      	beq.n	800a1aa <ucdr_deserialize_double+0x13e>
 800a0c4:	79bb      	ldrb	r3, [r7, #6]
 800a0c6:	706b      	strb	r3, [r5, #1]
 800a0c8:	2e01      	cmp	r6, #1
 800a0ca:	f105 0302 	add.w	r3, r5, #2
 800a0ce:	d070      	beq.n	800a1b2 <ucdr_deserialize_double+0x146>
 800a0d0:	797b      	ldrb	r3, [r7, #5]
 800a0d2:	70ab      	strb	r3, [r5, #2]
 800a0d4:	2e02      	cmp	r6, #2
 800a0d6:	f105 0303 	add.w	r3, r5, #3
 800a0da:	d06e      	beq.n	800a1ba <ucdr_deserialize_double+0x14e>
 800a0dc:	793b      	ldrb	r3, [r7, #4]
 800a0de:	70eb      	strb	r3, [r5, #3]
 800a0e0:	2e03      	cmp	r6, #3
 800a0e2:	f105 0304 	add.w	r3, r5, #4
 800a0e6:	d06c      	beq.n	800a1c2 <ucdr_deserialize_double+0x156>
 800a0e8:	78fb      	ldrb	r3, [r7, #3]
 800a0ea:	712b      	strb	r3, [r5, #4]
 800a0ec:	2e04      	cmp	r6, #4
 800a0ee:	f105 0305 	add.w	r3, r5, #5
 800a0f2:	d06a      	beq.n	800a1ca <ucdr_deserialize_double+0x15e>
 800a0f4:	78bb      	ldrb	r3, [r7, #2]
 800a0f6:	716b      	strb	r3, [r5, #5]
 800a0f8:	2e05      	cmp	r6, #5
 800a0fa:	f105 0306 	add.w	r3, r5, #6
 800a0fe:	d068      	beq.n	800a1d2 <ucdr_deserialize_double+0x166>
 800a100:	787b      	ldrb	r3, [r7, #1]
 800a102:	71ab      	strb	r3, [r5, #6]
 800a104:	2e06      	cmp	r6, #6
 800a106:	f105 0307 	add.w	r3, r5, #7
 800a10a:	d066      	beq.n	800a1da <ucdr_deserialize_double+0x16e>
 800a10c:	783b      	ldrb	r3, [r7, #0]
 800a10e:	71eb      	strb	r3, [r5, #7]
 800a110:	6923      	ldr	r3, [r4, #16]
 800a112:	68a2      	ldr	r2, [r4, #8]
 800a114:	7da0      	ldrb	r0, [r4, #22]
 800a116:	3308      	adds	r3, #8
 800a118:	1b9e      	subs	r6, r3, r6
 800a11a:	2308      	movs	r3, #8
 800a11c:	4442      	add	r2, r8
 800a11e:	7563      	strb	r3, [r4, #21]
 800a120:	60a2      	str	r2, [r4, #8]
 800a122:	6126      	str	r6, [r4, #16]
 800a124:	f080 0001 	eor.w	r0, r0, #1
 800a128:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a12c:	2108      	movs	r1, #8
 800a12e:	4620      	mov	r0, r4
 800a130:	f000 f86e 	bl	800a210 <ucdr_check_final_buffer_behavior>
 800a134:	b310      	cbz	r0, 800a17c <ucdr_deserialize_double+0x110>
 800a136:	7d23      	ldrb	r3, [r4, #20]
 800a138:	2b01      	cmp	r3, #1
 800a13a:	68a3      	ldr	r3, [r4, #8]
 800a13c:	d023      	beq.n	800a186 <ucdr_deserialize_double+0x11a>
 800a13e:	79db      	ldrb	r3, [r3, #7]
 800a140:	702b      	strb	r3, [r5, #0]
 800a142:	68a3      	ldr	r3, [r4, #8]
 800a144:	799b      	ldrb	r3, [r3, #6]
 800a146:	706b      	strb	r3, [r5, #1]
 800a148:	68a3      	ldr	r3, [r4, #8]
 800a14a:	795b      	ldrb	r3, [r3, #5]
 800a14c:	70ab      	strb	r3, [r5, #2]
 800a14e:	68a3      	ldr	r3, [r4, #8]
 800a150:	791b      	ldrb	r3, [r3, #4]
 800a152:	70eb      	strb	r3, [r5, #3]
 800a154:	68a3      	ldr	r3, [r4, #8]
 800a156:	78db      	ldrb	r3, [r3, #3]
 800a158:	712b      	strb	r3, [r5, #4]
 800a15a:	68a3      	ldr	r3, [r4, #8]
 800a15c:	789b      	ldrb	r3, [r3, #2]
 800a15e:	716b      	strb	r3, [r5, #5]
 800a160:	68a3      	ldr	r3, [r4, #8]
 800a162:	785b      	ldrb	r3, [r3, #1]
 800a164:	71ab      	strb	r3, [r5, #6]
 800a166:	68a3      	ldr	r3, [r4, #8]
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	71eb      	strb	r3, [r5, #7]
 800a16c:	68a2      	ldr	r2, [r4, #8]
 800a16e:	6923      	ldr	r3, [r4, #16]
 800a170:	3208      	adds	r2, #8
 800a172:	3308      	adds	r3, #8
 800a174:	2108      	movs	r1, #8
 800a176:	60a2      	str	r2, [r4, #8]
 800a178:	6123      	str	r3, [r4, #16]
 800a17a:	7561      	strb	r1, [r4, #21]
 800a17c:	7da0      	ldrb	r0, [r4, #22]
 800a17e:	f080 0001 	eor.w	r0, r0, #1
 800a182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a186:	681a      	ldr	r2, [r3, #0]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	606b      	str	r3, [r5, #4]
 800a18c:	602a      	str	r2, [r5, #0]
 800a18e:	e7ed      	b.n	800a16c <ucdr_deserialize_double+0x100>
 800a190:	68a2      	ldr	r2, [r4, #8]
 800a192:	6923      	ldr	r3, [r4, #16]
 800a194:	7da0      	ldrb	r0, [r4, #22]
 800a196:	f884 9015 	strb.w	r9, [r4, #21]
 800a19a:	1b92      	subs	r2, r2, r6
 800a19c:	1b9b      	subs	r3, r3, r6
 800a19e:	60a2      	str	r2, [r4, #8]
 800a1a0:	6123      	str	r3, [r4, #16]
 800a1a2:	f080 0001 	eor.w	r0, r0, #1
 800a1a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1aa:	68a3      	ldr	r3, [r4, #8]
 800a1ac:	799b      	ldrb	r3, [r3, #6]
 800a1ae:	706b      	strb	r3, [r5, #1]
 800a1b0:	1cab      	adds	r3, r5, #2
 800a1b2:	68a2      	ldr	r2, [r4, #8]
 800a1b4:	7952      	ldrb	r2, [r2, #5]
 800a1b6:	f803 2b01 	strb.w	r2, [r3], #1
 800a1ba:	68a2      	ldr	r2, [r4, #8]
 800a1bc:	7912      	ldrb	r2, [r2, #4]
 800a1be:	f803 2b01 	strb.w	r2, [r3], #1
 800a1c2:	68a2      	ldr	r2, [r4, #8]
 800a1c4:	78d2      	ldrb	r2, [r2, #3]
 800a1c6:	f803 2b01 	strb.w	r2, [r3], #1
 800a1ca:	68a2      	ldr	r2, [r4, #8]
 800a1cc:	7892      	ldrb	r2, [r2, #2]
 800a1ce:	f803 2b01 	strb.w	r2, [r3], #1
 800a1d2:	68a2      	ldr	r2, [r4, #8]
 800a1d4:	7852      	ldrb	r2, [r2, #1]
 800a1d6:	f803 2b01 	strb.w	r2, [r3], #1
 800a1da:	68a2      	ldr	r2, [r4, #8]
 800a1dc:	7812      	ldrb	r2, [r2, #0]
 800a1de:	701a      	strb	r2, [r3, #0]
 800a1e0:	e796      	b.n	800a110 <ucdr_deserialize_double+0xa4>
 800a1e2:	4639      	mov	r1, r7
 800a1e4:	4632      	mov	r2, r6
 800a1e6:	4628      	mov	r0, r5
 800a1e8:	f00c f8f3 	bl	80163d2 <memcpy>
 800a1ec:	68a1      	ldr	r1, [r4, #8]
 800a1ee:	4642      	mov	r2, r8
 800a1f0:	19a8      	adds	r0, r5, r6
 800a1f2:	f00c f8ee 	bl	80163d2 <memcpy>
 800a1f6:	e78b      	b.n	800a110 <ucdr_deserialize_double+0xa4>

0800a1f8 <ucdr_check_buffer_available_for>:
 800a1f8:	7d83      	ldrb	r3, [r0, #22]
 800a1fa:	b93b      	cbnz	r3, 800a20c <ucdr_check_buffer_available_for+0x14>
 800a1fc:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800a200:	4419      	add	r1, r3
 800a202:	4288      	cmp	r0, r1
 800a204:	bf34      	ite	cc
 800a206:	2000      	movcc	r0, #0
 800a208:	2001      	movcs	r0, #1
 800a20a:	4770      	bx	lr
 800a20c:	2000      	movs	r0, #0
 800a20e:	4770      	bx	lr

0800a210 <ucdr_check_final_buffer_behavior>:
 800a210:	7d83      	ldrb	r3, [r0, #22]
 800a212:	b943      	cbnz	r3, 800a226 <ucdr_check_final_buffer_behavior+0x16>
 800a214:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800a218:	4291      	cmp	r1, r2
 800a21a:	b510      	push	{r4, lr}
 800a21c:	4604      	mov	r4, r0
 800a21e:	d205      	bcs.n	800a22c <ucdr_check_final_buffer_behavior+0x1c>
 800a220:	2301      	movs	r3, #1
 800a222:	4618      	mov	r0, r3
 800a224:	bd10      	pop	{r4, pc}
 800a226:	2300      	movs	r3, #0
 800a228:	4618      	mov	r0, r3
 800a22a:	4770      	bx	lr
 800a22c:	6982      	ldr	r2, [r0, #24]
 800a22e:	b13a      	cbz	r2, 800a240 <ucdr_check_final_buffer_behavior+0x30>
 800a230:	69c1      	ldr	r1, [r0, #28]
 800a232:	4790      	blx	r2
 800a234:	f080 0301 	eor.w	r3, r0, #1
 800a238:	b2db      	uxtb	r3, r3
 800a23a:	75a0      	strb	r0, [r4, #22]
 800a23c:	4618      	mov	r0, r3
 800a23e:	bd10      	pop	{r4, pc}
 800a240:	2001      	movs	r0, #1
 800a242:	75a0      	strb	r0, [r4, #22]
 800a244:	e7fa      	b.n	800a23c <ucdr_check_final_buffer_behavior+0x2c>
 800a246:	bf00      	nop

0800a248 <ucdr_set_on_full_buffer_callback>:
 800a248:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800a24c:	4770      	bx	lr
 800a24e:	bf00      	nop

0800a250 <ucdr_init_buffer_origin_offset_endian>:
 800a250:	b410      	push	{r4}
 800a252:	9c01      	ldr	r4, [sp, #4]
 800a254:	6001      	str	r1, [r0, #0]
 800a256:	440a      	add	r2, r1
 800a258:	6042      	str	r2, [r0, #4]
 800a25a:	190a      	adds	r2, r1, r4
 800a25c:	441c      	add	r4, r3
 800a25e:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800a262:	6082      	str	r2, [r0, #8]
 800a264:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800a268:	7503      	strb	r3, [r0, #20]
 800a26a:	2200      	movs	r2, #0
 800a26c:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800a270:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a274:	7542      	strb	r2, [r0, #21]
 800a276:	7582      	strb	r2, [r0, #22]
 800a278:	4770      	bx	lr
 800a27a:	bf00      	nop

0800a27c <ucdr_init_buffer_origin_offset>:
 800a27c:	b510      	push	{r4, lr}
 800a27e:	b082      	sub	sp, #8
 800a280:	9c04      	ldr	r4, [sp, #16]
 800a282:	9400      	str	r4, [sp, #0]
 800a284:	2401      	movs	r4, #1
 800a286:	9401      	str	r4, [sp, #4]
 800a288:	f7ff ffe2 	bl	800a250 <ucdr_init_buffer_origin_offset_endian>
 800a28c:	b002      	add	sp, #8
 800a28e:	bd10      	pop	{r4, pc}

0800a290 <ucdr_init_buffer_origin>:
 800a290:	b510      	push	{r4, lr}
 800a292:	b082      	sub	sp, #8
 800a294:	2400      	movs	r4, #0
 800a296:	9400      	str	r4, [sp, #0]
 800a298:	f7ff fff0 	bl	800a27c <ucdr_init_buffer_origin_offset>
 800a29c:	b002      	add	sp, #8
 800a29e:	bd10      	pop	{r4, pc}

0800a2a0 <ucdr_init_buffer>:
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	f7ff bff5 	b.w	800a290 <ucdr_init_buffer_origin>
 800a2a6:	bf00      	nop

0800a2a8 <ucdr_alignment>:
 800a2a8:	fbb0 f3f1 	udiv	r3, r0, r1
 800a2ac:	fb03 0011 	mls	r0, r3, r1, r0
 800a2b0:	1a08      	subs	r0, r1, r0
 800a2b2:	3901      	subs	r1, #1
 800a2b4:	4008      	ands	r0, r1
 800a2b6:	4770      	bx	lr

0800a2b8 <ucdr_buffer_alignment>:
 800a2b8:	7d43      	ldrb	r3, [r0, #21]
 800a2ba:	428b      	cmp	r3, r1
 800a2bc:	d208      	bcs.n	800a2d0 <ucdr_buffer_alignment+0x18>
 800a2be:	6900      	ldr	r0, [r0, #16]
 800a2c0:	fbb0 f3f1 	udiv	r3, r0, r1
 800a2c4:	fb01 0013 	mls	r0, r1, r3, r0
 800a2c8:	1a08      	subs	r0, r1, r0
 800a2ca:	3901      	subs	r1, #1
 800a2cc:	4008      	ands	r0, r1
 800a2ce:	4770      	bx	lr
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	4770      	bx	lr

0800a2d4 <ucdr_align_to>:
 800a2d4:	b538      	push	{r3, r4, r5, lr}
 800a2d6:	4604      	mov	r4, r0
 800a2d8:	460d      	mov	r5, r1
 800a2da:	f7ff ffed 	bl	800a2b8 <ucdr_buffer_alignment>
 800a2de:	68a3      	ldr	r3, [r4, #8]
 800a2e0:	6921      	ldr	r1, [r4, #16]
 800a2e2:	7565      	strb	r5, [r4, #21]
 800a2e4:	181a      	adds	r2, r3, r0
 800a2e6:	6863      	ldr	r3, [r4, #4]
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	4408      	add	r0, r1
 800a2ec:	bf28      	it	cs
 800a2ee:	4613      	movcs	r3, r2
 800a2f0:	6120      	str	r0, [r4, #16]
 800a2f2:	60a3      	str	r3, [r4, #8]
 800a2f4:	bd38      	pop	{r3, r4, r5, pc}
 800a2f6:	bf00      	nop

0800a2f8 <ucdr_buffer_length>:
 800a2f8:	6882      	ldr	r2, [r0, #8]
 800a2fa:	6800      	ldr	r0, [r0, #0]
 800a2fc:	1a10      	subs	r0, r2, r0
 800a2fe:	4770      	bx	lr

0800a300 <ucdr_buffer_remaining>:
 800a300:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800a304:	1a10      	subs	r0, r2, r0
 800a306:	4770      	bx	lr

0800a308 <ucdr_check_final_buffer_behavior_array>:
 800a308:	b538      	push	{r3, r4, r5, lr}
 800a30a:	7d83      	ldrb	r3, [r0, #22]
 800a30c:	b963      	cbnz	r3, 800a328 <ucdr_check_final_buffer_behavior_array+0x20>
 800a30e:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800a312:	429a      	cmp	r2, r3
 800a314:	4604      	mov	r4, r0
 800a316:	460d      	mov	r5, r1
 800a318:	d308      	bcc.n	800a32c <ucdr_check_final_buffer_behavior_array+0x24>
 800a31a:	b139      	cbz	r1, 800a32c <ucdr_check_final_buffer_behavior_array+0x24>
 800a31c:	6983      	ldr	r3, [r0, #24]
 800a31e:	b163      	cbz	r3, 800a33a <ucdr_check_final_buffer_behavior_array+0x32>
 800a320:	69c1      	ldr	r1, [r0, #28]
 800a322:	4798      	blx	r3
 800a324:	75a0      	strb	r0, [r4, #22]
 800a326:	b108      	cbz	r0, 800a32c <ucdr_check_final_buffer_behavior_array+0x24>
 800a328:	2000      	movs	r0, #0
 800a32a:	bd38      	pop	{r3, r4, r5, pc}
 800a32c:	4620      	mov	r0, r4
 800a32e:	f7ff ffe7 	bl	800a300 <ucdr_buffer_remaining>
 800a332:	42a8      	cmp	r0, r5
 800a334:	bf28      	it	cs
 800a336:	4628      	movcs	r0, r5
 800a338:	bd38      	pop	{r3, r4, r5, pc}
 800a33a:	2301      	movs	r3, #1
 800a33c:	7583      	strb	r3, [r0, #22]
 800a33e:	e7f3      	b.n	800a328 <ucdr_check_final_buffer_behavior_array+0x20>

0800a340 <ucdr_advance_buffer>:
 800a340:	b538      	push	{r3, r4, r5, lr}
 800a342:	4604      	mov	r4, r0
 800a344:	460d      	mov	r5, r1
 800a346:	f7ff ff57 	bl	800a1f8 <ucdr_check_buffer_available_for>
 800a34a:	b178      	cbz	r0, 800a36c <ucdr_advance_buffer+0x2c>
 800a34c:	6923      	ldr	r3, [r4, #16]
 800a34e:	68a2      	ldr	r2, [r4, #8]
 800a350:	442b      	add	r3, r5
 800a352:	6123      	str	r3, [r4, #16]
 800a354:	2301      	movs	r3, #1
 800a356:	442a      	add	r2, r5
 800a358:	7563      	strb	r3, [r4, #21]
 800a35a:	60a2      	str	r2, [r4, #8]
 800a35c:	bd38      	pop	{r3, r4, r5, pc}
 800a35e:	68a2      	ldr	r2, [r4, #8]
 800a360:	6923      	ldr	r3, [r4, #16]
 800a362:	4402      	add	r2, r0
 800a364:	4403      	add	r3, r0
 800a366:	1a2d      	subs	r5, r5, r0
 800a368:	60a2      	str	r2, [r4, #8]
 800a36a:	6123      	str	r3, [r4, #16]
 800a36c:	4629      	mov	r1, r5
 800a36e:	2201      	movs	r2, #1
 800a370:	4620      	mov	r0, r4
 800a372:	f7ff ffc9 	bl	800a308 <ucdr_check_final_buffer_behavior_array>
 800a376:	2800      	cmp	r0, #0
 800a378:	d1f1      	bne.n	800a35e <ucdr_advance_buffer+0x1e>
 800a37a:	2301      	movs	r3, #1
 800a37c:	7563      	strb	r3, [r4, #21]
 800a37e:	bd38      	pop	{r3, r4, r5, pc}

0800a380 <rcl_get_zero_initialized_publisher>:
 800a380:	4b01      	ldr	r3, [pc, #4]	@ (800a388 <rcl_get_zero_initialized_publisher+0x8>)
 800a382:	6818      	ldr	r0, [r3, #0]
 800a384:	4770      	bx	lr
 800a386:	bf00      	nop
 800a388:	0801744c 	.word	0x0801744c

0800a38c <rcl_publisher_init>:
 800a38c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a390:	b088      	sub	sp, #32
 800a392:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800a394:	2d00      	cmp	r5, #0
 800a396:	d069      	beq.n	800a46c <rcl_publisher_init+0xe0>
 800a398:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800a39c:	4604      	mov	r4, r0
 800a39e:	4648      	mov	r0, r9
 800a3a0:	460e      	mov	r6, r1
 800a3a2:	4690      	mov	r8, r2
 800a3a4:	461f      	mov	r7, r3
 800a3a6:	f001 f847 	bl	800b438 <rcutils_allocator_is_valid>
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	d05e      	beq.n	800a46c <rcl_publisher_init+0xe0>
 800a3ae:	2c00      	cmp	r4, #0
 800a3b0:	d05c      	beq.n	800a46c <rcl_publisher_init+0xe0>
 800a3b2:	f8d4 a000 	ldr.w	sl, [r4]
 800a3b6:	f1ba 0f00 	cmp.w	sl, #0
 800a3ba:	d004      	beq.n	800a3c6 <rcl_publisher_init+0x3a>
 800a3bc:	2764      	movs	r7, #100	@ 0x64
 800a3be:	4638      	mov	r0, r7
 800a3c0:	b008      	add	sp, #32
 800a3c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3c6:	4630      	mov	r0, r6
 800a3c8:	f005 f9bc 	bl	800f744 <rcl_node_is_valid>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	d052      	beq.n	800a476 <rcl_publisher_init+0xea>
 800a3d0:	f1b8 0f00 	cmp.w	r8, #0
 800a3d4:	d04a      	beq.n	800a46c <rcl_publisher_init+0xe0>
 800a3d6:	2f00      	cmp	r7, #0
 800a3d8:	d048      	beq.n	800a46c <rcl_publisher_init+0xe0>
 800a3da:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800a3de:	aa07      	add	r2, sp, #28
 800a3e0:	9205      	str	r2, [sp, #20]
 800a3e2:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800a3e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a3ea:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800a3ee:	f8cd a01c 	str.w	sl, [sp, #28]
 800a3f2:	4639      	mov	r1, r7
 800a3f4:	e899 000c 	ldmia.w	r9, {r2, r3}
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	f005 f9f7 	bl	800f7ec <rcl_node_resolve_name>
 800a3fe:	4607      	mov	r7, r0
 800a400:	2800      	cmp	r0, #0
 800a402:	d14f      	bne.n	800a4a4 <rcl_publisher_init+0x118>
 800a404:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800a406:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800a408:	20c8      	movs	r0, #200	@ 0xc8
 800a40a:	4798      	blx	r3
 800a40c:	6020      	str	r0, [r4, #0]
 800a40e:	2800      	cmp	r0, #0
 800a410:	d04e      	beq.n	800a4b0 <rcl_publisher_init+0x124>
 800a412:	4630      	mov	r0, r6
 800a414:	f005 f9b8 	bl	800f788 <rcl_node_get_rmw_handle>
 800a418:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800a41c:	9300      	str	r3, [sp, #0]
 800a41e:	9a07      	ldr	r2, [sp, #28]
 800a420:	6827      	ldr	r7, [r4, #0]
 800a422:	462b      	mov	r3, r5
 800a424:	4641      	mov	r1, r8
 800a426:	f001 f915 	bl	800b654 <rmw_create_publisher>
 800a42a:	6823      	ldr	r3, [r4, #0]
 800a42c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800a430:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800a434:	b370      	cbz	r0, 800a494 <rcl_publisher_init+0x108>
 800a436:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800a43a:	f001 f9e9 	bl	800b810 <rmw_publisher_get_actual_qos>
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	4607      	mov	r7, r0
 800a442:	b9d0      	cbnz	r0, 800a47a <rcl_publisher_init+0xee>
 800a444:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800a448:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800a44c:	4629      	mov	r1, r5
 800a44e:	2270      	movs	r2, #112	@ 0x70
 800a450:	4618      	mov	r0, r3
 800a452:	f00b ffbe 	bl	80163d2 <memcpy>
 800a456:	6832      	ldr	r2, [r6, #0]
 800a458:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800a45c:	9807      	ldr	r0, [sp, #28]
 800a45e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800a460:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800a462:	4798      	blx	r3
 800a464:	4638      	mov	r0, r7
 800a466:	b008      	add	sp, #32
 800a468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a46c:	270b      	movs	r7, #11
 800a46e:	4638      	mov	r0, r7
 800a470:	b008      	add	sp, #32
 800a472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a476:	27c8      	movs	r7, #200	@ 0xc8
 800a478:	e7a1      	b.n	800a3be <rcl_publisher_init+0x32>
 800a47a:	b18b      	cbz	r3, 800a4a0 <rcl_publisher_init+0x114>
 800a47c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800a480:	b142      	cbz	r2, 800a494 <rcl_publisher_init+0x108>
 800a482:	4630      	mov	r0, r6
 800a484:	f005 f980 	bl	800f788 <rcl_node_get_rmw_handle>
 800a488:	6823      	ldr	r3, [r4, #0]
 800a48a:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800a48e:	f001 f9cf 	bl	800b830 <rmw_destroy_publisher>
 800a492:	6823      	ldr	r3, [r4, #0]
 800a494:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800a496:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800a498:	4618      	mov	r0, r3
 800a49a:	4790      	blx	r2
 800a49c:	2300      	movs	r3, #0
 800a49e:	6023      	str	r3, [r4, #0]
 800a4a0:	2701      	movs	r7, #1
 800a4a2:	e7db      	b.n	800a45c <rcl_publisher_init+0xd0>
 800a4a4:	2867      	cmp	r0, #103	@ 0x67
 800a4a6:	d0d9      	beq.n	800a45c <rcl_publisher_init+0xd0>
 800a4a8:	2869      	cmp	r0, #105	@ 0x69
 800a4aa:	d003      	beq.n	800a4b4 <rcl_publisher_init+0x128>
 800a4ac:	280a      	cmp	r0, #10
 800a4ae:	d1f7      	bne.n	800a4a0 <rcl_publisher_init+0x114>
 800a4b0:	270a      	movs	r7, #10
 800a4b2:	e7d3      	b.n	800a45c <rcl_publisher_init+0xd0>
 800a4b4:	2767      	movs	r7, #103	@ 0x67
 800a4b6:	e7d1      	b.n	800a45c <rcl_publisher_init+0xd0>

0800a4b8 <rcl_publisher_get_default_options>:
 800a4b8:	b570      	push	{r4, r5, r6, lr}
 800a4ba:	4d14      	ldr	r5, [pc, #80]	@ (800a50c <rcl_publisher_get_default_options+0x54>)
 800a4bc:	4914      	ldr	r1, [pc, #80]	@ (800a510 <rcl_publisher_get_default_options+0x58>)
 800a4be:	b088      	sub	sp, #32
 800a4c0:	4604      	mov	r4, r0
 800a4c2:	2250      	movs	r2, #80	@ 0x50
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	f00b ff84 	bl	80163d2 <memcpy>
 800a4ca:	a802      	add	r0, sp, #8
 800a4cc:	f000 ffa6 	bl	800b41c <rcutils_get_default_allocator>
 800a4d0:	f10d 0c08 	add.w	ip, sp, #8
 800a4d4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a4d8:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800a4dc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800a4e0:	466e      	mov	r6, sp
 800a4e2:	f8dc 3000 	ldr.w	r3, [ip]
 800a4e6:	f8ce 3000 	str.w	r3, [lr]
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	f001 f834 	bl	800b558 <rmw_get_default_publisher_options>
 800a4f0:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a4f4:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800a4f8:	e883 0003 	stmia.w	r3, {r0, r1}
 800a4fc:	2270      	movs	r2, #112	@ 0x70
 800a4fe:	4629      	mov	r1, r5
 800a500:	4620      	mov	r0, r4
 800a502:	f00b ff66 	bl	80163d2 <memcpy>
 800a506:	4620      	mov	r0, r4
 800a508:	b008      	add	sp, #32
 800a50a:	bd70      	pop	{r4, r5, r6, pc}
 800a50c:	200091d8 	.word	0x200091d8
 800a510:	08017450 	.word	0x08017450

0800a514 <rcl_publish>:
 800a514:	b1f8      	cbz	r0, 800a556 <rcl_publish+0x42>
 800a516:	6803      	ldr	r3, [r0, #0]
 800a518:	b570      	push	{r4, r5, r6, lr}
 800a51a:	4604      	mov	r4, r0
 800a51c:	b1b3      	cbz	r3, 800a54c <rcl_publish+0x38>
 800a51e:	4616      	mov	r6, r2
 800a520:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800a524:	b192      	cbz	r2, 800a54c <rcl_publish+0x38>
 800a526:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800a52a:	460d      	mov	r5, r1
 800a52c:	f004 fd30 	bl	800ef90 <rcl_context_is_valid>
 800a530:	b160      	cbz	r0, 800a54c <rcl_publish+0x38>
 800a532:	6823      	ldr	r3, [r4, #0]
 800a534:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800a538:	b140      	cbz	r0, 800a54c <rcl_publish+0x38>
 800a53a:	b155      	cbz	r5, 800a552 <rcl_publish+0x3e>
 800a53c:	4632      	mov	r2, r6
 800a53e:	4629      	mov	r1, r5
 800a540:	f001 f828 	bl	800b594 <rmw_publish>
 800a544:	3800      	subs	r0, #0
 800a546:	bf18      	it	ne
 800a548:	2001      	movne	r0, #1
 800a54a:	bd70      	pop	{r4, r5, r6, pc}
 800a54c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800a550:	bd70      	pop	{r4, r5, r6, pc}
 800a552:	200b      	movs	r0, #11
 800a554:	bd70      	pop	{r4, r5, r6, pc}
 800a556:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800a55a:	4770      	bx	lr

0800a55c <rcl_publisher_is_valid>:
 800a55c:	b1a0      	cbz	r0, 800a588 <rcl_publisher_is_valid+0x2c>
 800a55e:	6803      	ldr	r3, [r0, #0]
 800a560:	b510      	push	{r4, lr}
 800a562:	4604      	mov	r4, r0
 800a564:	b173      	cbz	r3, 800a584 <rcl_publisher_is_valid+0x28>
 800a566:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800a56a:	b15a      	cbz	r2, 800a584 <rcl_publisher_is_valid+0x28>
 800a56c:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800a570:	f004 fd0e 	bl	800ef90 <rcl_context_is_valid>
 800a574:	b130      	cbz	r0, 800a584 <rcl_publisher_is_valid+0x28>
 800a576:	6823      	ldr	r3, [r4, #0]
 800a578:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800a57c:	3800      	subs	r0, #0
 800a57e:	bf18      	it	ne
 800a580:	2001      	movne	r0, #1
 800a582:	bd10      	pop	{r4, pc}
 800a584:	2000      	movs	r0, #0
 800a586:	bd10      	pop	{r4, pc}
 800a588:	2000      	movs	r0, #0
 800a58a:	4770      	bx	lr

0800a58c <rcl_publisher_is_valid_except_context>:
 800a58c:	b130      	cbz	r0, 800a59c <rcl_publisher_is_valid_except_context+0x10>
 800a58e:	6800      	ldr	r0, [r0, #0]
 800a590:	b120      	cbz	r0, 800a59c <rcl_publisher_is_valid_except_context+0x10>
 800a592:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800a596:	3800      	subs	r0, #0
 800a598:	bf18      	it	ne
 800a59a:	2001      	movne	r0, #1
 800a59c:	4770      	bx	lr
 800a59e:	bf00      	nop

0800a5a0 <_rclc_check_for_new_data>:
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	d046      	beq.n	800a632 <_rclc_check_for_new_data+0x92>
 800a5a4:	b510      	push	{r4, lr}
 800a5a6:	7802      	ldrb	r2, [r0, #0]
 800a5a8:	b084      	sub	sp, #16
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	2a0a      	cmp	r2, #10
 800a5ae:	d842      	bhi.n	800a636 <_rclc_check_for_new_data+0x96>
 800a5b0:	e8df f002 	tbb	[pc, r2]
 800a5b4:	14181212 	.word	0x14181212
 800a5b8:	06060614 	.word	0x06060614
 800a5bc:	2e1a      	.short	0x2e1a
 800a5be:	16          	.byte	0x16
 800a5bf:	00          	.byte	0x00
 800a5c0:	6a0a      	ldr	r2, [r1, #32]
 800a5c2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800a5c4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a5c8:	2000      	movs	r0, #0
 800a5ca:	1a12      	subs	r2, r2, r0
 800a5cc:	bf18      	it	ne
 800a5ce:	2201      	movne	r2, #1
 800a5d0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800a5d4:	b004      	add	sp, #16
 800a5d6:	bd10      	pop	{r4, pc}
 800a5d8:	680a      	ldr	r2, [r1, #0]
 800a5da:	e7f2      	b.n	800a5c2 <_rclc_check_for_new_data+0x22>
 800a5dc:	698a      	ldr	r2, [r1, #24]
 800a5de:	e7f0      	b.n	800a5c2 <_rclc_check_for_new_data+0x22>
 800a5e0:	688a      	ldr	r2, [r1, #8]
 800a5e2:	e7ee      	b.n	800a5c2 <_rclc_check_for_new_data+0x22>
 800a5e4:	690a      	ldr	r2, [r1, #16]
 800a5e6:	e7ec      	b.n	800a5c2 <_rclc_check_for_new_data+0x22>
 800a5e8:	685c      	ldr	r4, [r3, #4]
 800a5ea:	4608      	mov	r0, r1
 800a5ec:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800a5f0:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800a5f4:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800a5f8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800a5fc:	9300      	str	r3, [sp, #0]
 800a5fe:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800a602:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800a606:	f104 0110 	add.w	r1, r4, #16
 800a60a:	f006 fdbd 	bl	8011188 <rcl_action_client_wait_set_get_entities_ready>
 800a60e:	e7e1      	b.n	800a5d4 <_rclc_check_for_new_data+0x34>
 800a610:	685c      	ldr	r4, [r3, #4]
 800a612:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800a616:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800a61a:	e9cd 3200 	strd	r3, r2, [sp]
 800a61e:	4608      	mov	r0, r1
 800a620:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800a624:	f104 0220 	add.w	r2, r4, #32
 800a628:	f104 0110 	add.w	r1, r4, #16
 800a62c:	f006 ffc4 	bl	80115b8 <rcl_action_server_wait_set_get_entities_ready>
 800a630:	e7d0      	b.n	800a5d4 <_rclc_check_for_new_data+0x34>
 800a632:	200b      	movs	r0, #11
 800a634:	4770      	bx	lr
 800a636:	2001      	movs	r0, #1
 800a638:	e7cc      	b.n	800a5d4 <_rclc_check_for_new_data+0x34>
 800a63a:	bf00      	nop

0800a63c <_rclc_take_new_data>:
 800a63c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a63e:	b09b      	sub	sp, #108	@ 0x6c
 800a640:	2800      	cmp	r0, #0
 800a642:	f000 8088 	beq.w	800a756 <_rclc_take_new_data+0x11a>
 800a646:	7803      	ldrb	r3, [r0, #0]
 800a648:	4604      	mov	r4, r0
 800a64a:	2b0a      	cmp	r3, #10
 800a64c:	f200 8167 	bhi.w	800a91e <_rclc_take_new_data+0x2e2>
 800a650:	e8df f003 	tbb	[pc, r3]
 800a654:	44152d2d 	.word	0x44152d2d
 800a658:	19191944 	.word	0x19191944
 800a65c:	065a      	.short	0x065a
 800a65e:	15          	.byte	0x15
 800a65f:	00          	.byte	0x00
 800a660:	6840      	ldr	r0, [r0, #4]
 800a662:	f890 3020 	ldrb.w	r3, [r0, #32]
 800a666:	2b00      	cmp	r3, #0
 800a668:	f040 80b2 	bne.w	800a7d0 <_rclc_take_new_data+0x194>
 800a66c:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800a670:	2b00      	cmp	r3, #0
 800a672:	f040 80e4 	bne.w	800a83e <_rclc_take_new_data+0x202>
 800a676:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d16f      	bne.n	800a75e <_rclc_take_new_data+0x122>
 800a67e:	2500      	movs	r5, #0
 800a680:	4628      	mov	r0, r5
 800a682:	b01b      	add	sp, #108	@ 0x6c
 800a684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a686:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800a688:	6a0b      	ldr	r3, [r1, #32]
 800a68a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d0f5      	beq.n	800a67e <_rclc_take_new_data+0x42>
 800a692:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800a696:	f104 0110 	add.w	r1, r4, #16
 800a69a:	f005 fa51 	bl	800fb40 <rcl_take_request>
 800a69e:	4605      	mov	r5, r0
 800a6a0:	2800      	cmp	r0, #0
 800a6a2:	d0ec      	beq.n	800a67e <_rclc_take_new_data+0x42>
 800a6a4:	f240 2359 	movw	r3, #601	@ 0x259
 800a6a8:	4298      	cmp	r0, r3
 800a6aa:	d013      	beq.n	800a6d4 <_rclc_take_new_data+0x98>
 800a6ac:	e029      	b.n	800a702 <_rclc_take_new_data+0xc6>
 800a6ae:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800a6b0:	680b      	ldr	r3, [r1, #0]
 800a6b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d0e1      	beq.n	800a67e <_rclc_take_new_data+0x42>
 800a6ba:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800a6be:	2300      	movs	r3, #0
 800a6c0:	aa0a      	add	r2, sp, #40	@ 0x28
 800a6c2:	f005 fb7b 	bl	800fdbc <rcl_take>
 800a6c6:	4605      	mov	r5, r0
 800a6c8:	2800      	cmp	r0, #0
 800a6ca:	d0d9      	beq.n	800a680 <_rclc_take_new_data+0x44>
 800a6cc:	f240 1391 	movw	r3, #401	@ 0x191
 800a6d0:	4298      	cmp	r0, r3
 800a6d2:	d116      	bne.n	800a702 <_rclc_take_new_data+0xc6>
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800a6da:	e7d1      	b.n	800a680 <_rclc_take_new_data+0x44>
 800a6dc:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800a6de:	698b      	ldr	r3, [r1, #24]
 800a6e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d0ca      	beq.n	800a67e <_rclc_take_new_data+0x42>
 800a6e8:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800a6ec:	f104 0110 	add.w	r1, r4, #16
 800a6f0:	f004 fbde 	bl	800eeb0 <rcl_take_response>
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	d0c1      	beq.n	800a67e <_rclc_take_new_data+0x42>
 800a6fa:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800a6fe:	4298      	cmp	r0, r3
 800a700:	d0be      	beq.n	800a680 <_rclc_take_new_data+0x44>
 800a702:	f000 febd 	bl	800b480 <rcutils_reset_error>
 800a706:	e7bb      	b.n	800a680 <_rclc_take_new_data+0x44>
 800a708:	6840      	ldr	r0, [r0, #4]
 800a70a:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d17d      	bne.n	800a80e <_rclc_take_new_data+0x1d2>
 800a712:	69c3      	ldr	r3, [r0, #28]
 800a714:	b11b      	cbz	r3, 800a71e <_rclc_take_new_data+0xe2>
 800a716:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d144      	bne.n	800a7a8 <_rclc_take_new_data+0x16c>
 800a71e:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800a722:	2b00      	cmp	r3, #0
 800a724:	f040 80ac 	bne.w	800a880 <_rclc_take_new_data+0x244>
 800a728:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d0a6      	beq.n	800a67e <_rclc_take_new_data+0x42>
 800a730:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800a732:	a90a      	add	r1, sp, #40	@ 0x28
 800a734:	3010      	adds	r0, #16
 800a736:	f006 fbff 	bl	8010f38 <rcl_action_take_result_response>
 800a73a:	4605      	mov	r5, r0
 800a73c:	2800      	cmp	r0, #0
 800a73e:	d1e0      	bne.n	800a702 <_rclc_take_new_data+0xc6>
 800a740:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a744:	6860      	ldr	r0, [r4, #4]
 800a746:	f007 f85b 	bl	8011800 <rclc_action_find_handle_by_result_request_sequence_number>
 800a74a:	2800      	cmp	r0, #0
 800a74c:	d098      	beq.n	800a680 <_rclc_take_new_data+0x44>
 800a74e:	2301      	movs	r3, #1
 800a750:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800a754:	e794      	b.n	800a680 <_rclc_take_new_data+0x44>
 800a756:	250b      	movs	r5, #11
 800a758:	4628      	mov	r0, r5
 800a75a:	b01b      	add	sp, #108	@ 0x6c
 800a75c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a75e:	ae04      	add	r6, sp, #16
 800a760:	aa0a      	add	r2, sp, #40	@ 0x28
 800a762:	3010      	adds	r0, #16
 800a764:	4631      	mov	r1, r6
 800a766:	f006 fe5b 	bl	8011420 <rcl_action_take_cancel_request>
 800a76a:	4605      	mov	r5, r0
 800a76c:	2800      	cmp	r0, #0
 800a76e:	d1c8      	bne.n	800a702 <_rclc_take_new_data+0xc6>
 800a770:	6860      	ldr	r0, [r4, #4]
 800a772:	a90a      	add	r1, sp, #40	@ 0x28
 800a774:	f007 f802 	bl	801177c <rclc_action_find_goal_handle_by_uuid>
 800a778:	4607      	mov	r7, r0
 800a77a:	2800      	cmp	r0, #0
 800a77c:	f000 80bb 	beq.w	800a8f6 <_rclc_take_new_data+0x2ba>
 800a780:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800a784:	2101      	movs	r1, #1
 800a786:	f006 ff83 	bl	8011690 <rcl_action_transition_goal_state>
 800a78a:	2803      	cmp	r0, #3
 800a78c:	4684      	mov	ip, r0
 800a78e:	f040 80a7 	bne.w	800a8e0 <_rclc_take_new_data+0x2a4>
 800a792:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a794:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800a798:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a79a:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a79e:	e884 0003 	stmia.w	r4, {r0, r1}
 800a7a2:	f887 c008 	strb.w	ip, [r7, #8]
 800a7a6:	e76b      	b.n	800a680 <_rclc_take_new_data+0x44>
 800a7a8:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800a7aa:	3010      	adds	r0, #16
 800a7ac:	f006 fc44 	bl	8011038 <rcl_action_take_feedback>
 800a7b0:	4605      	mov	r5, r0
 800a7b2:	2800      	cmp	r0, #0
 800a7b4:	d1a5      	bne.n	800a702 <_rclc_take_new_data+0xc6>
 800a7b6:	6860      	ldr	r0, [r4, #4]
 800a7b8:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800a7ba:	f006 ffdf 	bl	801177c <rclc_action_find_goal_handle_by_uuid>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	2800      	cmp	r0, #0
 800a7c2:	f000 80a3 	beq.w	800a90c <_rclc_take_new_data+0x2d0>
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	6860      	ldr	r0, [r4, #4]
 800a7ca:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800a7ce:	e7a6      	b.n	800a71e <_rclc_take_new_data+0xe2>
 800a7d0:	f006 ffae 	bl	8011730 <rclc_action_take_goal_handle>
 800a7d4:	4606      	mov	r6, r0
 800a7d6:	6860      	ldr	r0, [r4, #4]
 800a7d8:	2e00      	cmp	r6, #0
 800a7da:	f43f af47 	beq.w	800a66c <_rclc_take_new_data+0x30>
 800a7de:	6070      	str	r0, [r6, #4]
 800a7e0:	69f2      	ldr	r2, [r6, #28]
 800a7e2:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800a7e6:	3010      	adds	r0, #16
 800a7e8:	f006 fd62 	bl	80112b0 <rcl_action_take_goal_request>
 800a7ec:	4605      	mov	r5, r0
 800a7ee:	2800      	cmp	r0, #0
 800a7f0:	f040 808e 	bne.w	800a910 <_rclc_take_new_data+0x2d4>
 800a7f4:	69f7      	ldr	r7, [r6, #28]
 800a7f6:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800a7f8:	7235      	strb	r5, [r6, #8]
 800a7fa:	f8c6 0009 	str.w	r0, [r6, #9]
 800a7fe:	f8c6 100d 	str.w	r1, [r6, #13]
 800a802:	6860      	ldr	r0, [r4, #4]
 800a804:	f8c6 2011 	str.w	r2, [r6, #17]
 800a808:	f8c6 3015 	str.w	r3, [r6, #21]
 800a80c:	e72e      	b.n	800a66c <_rclc_take_new_data+0x30>
 800a80e:	aa04      	add	r2, sp, #16
 800a810:	a90a      	add	r1, sp, #40	@ 0x28
 800a812:	3010      	adds	r0, #16
 800a814:	f006 fb18 	bl	8010e48 <rcl_action_take_goal_response>
 800a818:	4605      	mov	r5, r0
 800a81a:	2800      	cmp	r0, #0
 800a81c:	f47f af71 	bne.w	800a702 <_rclc_take_new_data+0xc6>
 800a820:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a824:	6860      	ldr	r0, [r4, #4]
 800a826:	f006 ffd9 	bl	80117dc <rclc_action_find_handle_by_goal_request_sequence_number>
 800a82a:	b130      	cbz	r0, 800a83a <_rclc_take_new_data+0x1fe>
 800a82c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800a830:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800a834:	2201      	movs	r2, #1
 800a836:	f880 2020 	strb.w	r2, [r0, #32]
 800a83a:	6860      	ldr	r0, [r4, #4]
 800a83c:	e769      	b.n	800a712 <_rclc_take_new_data+0xd6>
 800a83e:	aa04      	add	r2, sp, #16
 800a840:	3010      	adds	r0, #16
 800a842:	a90a      	add	r1, sp, #40	@ 0x28
 800a844:	f006 fdac 	bl	80113a0 <rcl_action_take_result_request>
 800a848:	4605      	mov	r5, r0
 800a84a:	2800      	cmp	r0, #0
 800a84c:	f47f af59 	bne.w	800a702 <_rclc_take_new_data+0xc6>
 800a850:	6860      	ldr	r0, [r4, #4]
 800a852:	a904      	add	r1, sp, #16
 800a854:	f006 ff92 	bl	801177c <rclc_action_find_goal_handle_by_uuid>
 800a858:	4607      	mov	r7, r0
 800a85a:	b160      	cbz	r0, 800a876 <_rclc_take_new_data+0x23a>
 800a85c:	ad0a      	add	r5, sp, #40	@ 0x28
 800a85e:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800a862:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a864:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800a866:	e895 0003 	ldmia.w	r5, {r0, r1}
 800a86a:	f04f 0c02 	mov.w	ip, #2
 800a86e:	e886 0003 	stmia.w	r6, {r0, r1}
 800a872:	f887 c008 	strb.w	ip, [r7, #8]
 800a876:	6860      	ldr	r0, [r4, #4]
 800a878:	2300      	movs	r3, #0
 800a87a:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800a87e:	e6fa      	b.n	800a676 <_rclc_take_new_data+0x3a>
 800a880:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800a884:	a90a      	add	r1, sp, #40	@ 0x28
 800a886:	3010      	adds	r0, #16
 800a888:	f006 fb96 	bl	8010fb8 <rcl_action_take_cancel_response>
 800a88c:	4605      	mov	r5, r0
 800a88e:	2800      	cmp	r0, #0
 800a890:	f47f af37 	bne.w	800a702 <_rclc_take_new_data+0xc6>
 800a894:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a898:	6860      	ldr	r0, [r4, #4]
 800a89a:	f006 ffc3 	bl	8011824 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800a89e:	4606      	mov	r6, r0
 800a8a0:	6860      	ldr	r0, [r4, #4]
 800a8a2:	2e00      	cmp	r6, #0
 800a8a4:	f43f af40 	beq.w	800a728 <_rclc_take_new_data+0xec>
 800a8a8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800a8aa:	2701      	movs	r7, #1
 800a8ac:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	f43f af3a 	beq.w	800a728 <_rclc_take_new_data+0xec>
 800a8b4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a8b6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800a8ba:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800a8be:	f006 ff5d 	bl	801177c <rclc_action_find_goal_handle_by_uuid>
 800a8c2:	b138      	cbz	r0, 800a8d4 <_rclc_take_new_data+0x298>
 800a8c4:	6860      	ldr	r0, [r4, #4]
 800a8c6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800a8c8:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800a8cc:	3501      	adds	r5, #1
 800a8ce:	42ab      	cmp	r3, r5
 800a8d0:	d8f0      	bhi.n	800a8b4 <_rclc_take_new_data+0x278>
 800a8d2:	e729      	b.n	800a728 <_rclc_take_new_data+0xec>
 800a8d4:	6860      	ldr	r0, [r4, #4]
 800a8d6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800a8d8:	3501      	adds	r5, #1
 800a8da:	42ab      	cmp	r3, r5
 800a8dc:	d8ea      	bhi.n	800a8b4 <_rclc_take_new_data+0x278>
 800a8de:	e723      	b.n	800a728 <_rclc_take_new_data+0xec>
 800a8e0:	ab06      	add	r3, sp, #24
 800a8e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a8e4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800a8e8:	2103      	movs	r1, #3
 800a8ea:	e896 000c 	ldmia.w	r6, {r2, r3}
 800a8ee:	6860      	ldr	r0, [r4, #4]
 800a8f0:	f007 f80e 	bl	8011910 <rclc_action_server_goal_cancel_reject>
 800a8f4:	e6c4      	b.n	800a680 <_rclc_take_new_data+0x44>
 800a8f6:	ab06      	add	r3, sp, #24
 800a8f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a8fa:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800a8fe:	2102      	movs	r1, #2
 800a900:	e896 000c 	ldmia.w	r6, {r2, r3}
 800a904:	6860      	ldr	r0, [r4, #4]
 800a906:	f007 f803 	bl	8011910 <rclc_action_server_goal_cancel_reject>
 800a90a:	e6b9      	b.n	800a680 <_rclc_take_new_data+0x44>
 800a90c:	6860      	ldr	r0, [r4, #4]
 800a90e:	e706      	b.n	800a71e <_rclc_take_new_data+0xe2>
 800a910:	6860      	ldr	r0, [r4, #4]
 800a912:	4631      	mov	r1, r6
 800a914:	f006 ff1c 	bl	8011750 <rclc_action_remove_used_goal_handle>
 800a918:	f000 fdb2 	bl	800b480 <rcutils_reset_error>
 800a91c:	e6b0      	b.n	800a680 <_rclc_take_new_data+0x44>
 800a91e:	2501      	movs	r5, #1
 800a920:	e6ae      	b.n	800a680 <_rclc_take_new_data+0x44>
 800a922:	bf00      	nop

0800a924 <_rclc_execute.part.0>:
 800a924:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a926:	7803      	ldrb	r3, [r0, #0]
 800a928:	b087      	sub	sp, #28
 800a92a:	4604      	mov	r4, r0
 800a92c:	2b0a      	cmp	r3, #10
 800a92e:	f200 8136 	bhi.w	800ab9e <_rclc_execute.part.0+0x27a>
 800a932:	e8df f003 	tbb	[pc, r3]
 800a936:	435e      	.short	0x435e
 800a938:	06a1664f 	.word	0x06a1664f
 800a93c:	6c1e0606 	.word	0x6c1e0606
 800a940:	59          	.byte	0x59
 800a941:	00          	.byte	0x00
 800a942:	2b06      	cmp	r3, #6
 800a944:	f000 8122 	beq.w	800ab8c <_rclc_execute.part.0+0x268>
 800a948:	2b07      	cmp	r3, #7
 800a94a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800a94c:	f040 8118 	bne.w	800ab80 <_rclc_execute.part.0+0x25c>
 800a950:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800a954:	6880      	ldr	r0, [r0, #8]
 800a956:	4798      	blx	r3
 800a958:	f104 0110 	add.w	r1, r4, #16
 800a95c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a95e:	6860      	ldr	r0, [r4, #4]
 800a960:	f005 f92e 	bl	800fbc0 <rcl_send_response>
 800a964:	2800      	cmp	r0, #0
 800a966:	d033      	beq.n	800a9d0 <_rclc_execute.part.0+0xac>
 800a968:	9005      	str	r0, [sp, #20]
 800a96a:	f000 fd89 	bl	800b480 <rcutils_reset_error>
 800a96e:	9805      	ldr	r0, [sp, #20]
 800a970:	e02e      	b.n	800a9d0 <_rclc_execute.part.0+0xac>
 800a972:	6840      	ldr	r0, [r0, #4]
 800a974:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800a978:	2b00      	cmp	r3, #0
 800a97a:	f000 8086 	beq.w	800aa8a <_rclc_execute.part.0+0x166>
 800a97e:	2600      	movs	r6, #0
 800a980:	2701      	movs	r7, #1
 800a982:	e004      	b.n	800a98e <_rclc_execute.part.0+0x6a>
 800a984:	f006 feae 	bl	80116e4 <rclc_action_send_result_request>
 800a988:	b998      	cbnz	r0, 800a9b2 <_rclc_execute.part.0+0x8e>
 800a98a:	722f      	strb	r7, [r5, #8]
 800a98c:	6860      	ldr	r0, [r4, #4]
 800a98e:	f006 ff5b 	bl	8011848 <rclc_action_find_first_handle_with_goal_response>
 800a992:	4605      	mov	r5, r0
 800a994:	2800      	cmp	r0, #0
 800a996:	d077      	beq.n	800aa88 <_rclc_execute.part.0+0x164>
 800a998:	6863      	ldr	r3, [r4, #4]
 800a99a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a99c:	699b      	ldr	r3, [r3, #24]
 800a99e:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800a9a2:	f885 6020 	strb.w	r6, [r5, #32]
 800a9a6:	4798      	blx	r3
 800a9a8:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800a9ac:	4628      	mov	r0, r5
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1e8      	bne.n	800a984 <_rclc_execute.part.0+0x60>
 800a9b2:	6860      	ldr	r0, [r4, #4]
 800a9b4:	4629      	mov	r1, r5
 800a9b6:	f006 fecb 	bl	8011750 <rclc_action_remove_used_goal_handle>
 800a9ba:	e7e7      	b.n	800a98c <_rclc_execute.part.0+0x68>
 800a9bc:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800a9c0:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800a9c4:	2d00      	cmp	r5, #0
 800a9c6:	f000 80c9 	beq.w	800ab5c <_rclc_execute.part.0+0x238>
 800a9ca:	6880      	ldr	r0, [r0, #8]
 800a9cc:	4798      	blx	r3
 800a9ce:	2000      	movs	r0, #0
 800a9d0:	b007      	add	sp, #28
 800a9d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9d4:	6840      	ldr	r0, [r0, #4]
 800a9d6:	f005 faf5 	bl	800ffc4 <rcl_timer_call>
 800a9da:	f240 3321 	movw	r3, #801	@ 0x321
 800a9de:	4298      	cmp	r0, r3
 800a9e0:	d004      	beq.n	800a9ec <_rclc_execute.part.0+0xc8>
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	d0f4      	beq.n	800a9d0 <_rclc_execute.part.0+0xac>
 800a9e6:	e7bf      	b.n	800a968 <_rclc_execute.part.0+0x44>
 800a9e8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800a9ea:	4798      	blx	r3
 800a9ec:	2000      	movs	r0, #0
 800a9ee:	b007      	add	sp, #28
 800a9f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9f2:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800a9f6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800a9f8:	b925      	cbnz	r5, 800aa04 <_rclc_execute.part.0+0xe0>
 800a9fa:	4628      	mov	r0, r5
 800a9fc:	4798      	blx	r3
 800a9fe:	4628      	mov	r0, r5
 800aa00:	e7e6      	b.n	800a9d0 <_rclc_execute.part.0+0xac>
 800aa02:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800aa04:	68a0      	ldr	r0, [r4, #8]
 800aa06:	4798      	blx	r3
 800aa08:	2000      	movs	r0, #0
 800aa0a:	b007      	add	sp, #28
 800aa0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa0e:	6840      	ldr	r0, [r0, #4]
 800aa10:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800aa14:	bb3b      	cbnz	r3, 800aa66 <_rclc_execute.part.0+0x142>
 800aa16:	f890 3020 	ldrb.w	r3, [r0, #32]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d07b      	beq.n	800ab16 <_rclc_execute.part.0+0x1f2>
 800aa1e:	f640 0634 	movw	r6, #2100	@ 0x834
 800aa22:	2701      	movs	r7, #1
 800aa24:	e007      	b.n	800aa36 <_rclc_execute.part.0+0x112>
 800aa26:	4628      	mov	r0, r5
 800aa28:	f006 ff26 	bl	8011878 <rclc_action_server_response_goal_request>
 800aa2c:	6860      	ldr	r0, [r4, #4]
 800aa2e:	4629      	mov	r1, r5
 800aa30:	f006 fe8e 	bl	8011750 <rclc_action_remove_used_goal_handle>
 800aa34:	6860      	ldr	r0, [r4, #4]
 800aa36:	2100      	movs	r1, #0
 800aa38:	f006 feb8 	bl	80117ac <rclc_action_find_first_handle_by_status>
 800aa3c:	4605      	mov	r5, r0
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	d066      	beq.n	800ab10 <_rclc_execute.part.0+0x1ec>
 800aa42:	6863      	ldr	r3, [r4, #4]
 800aa44:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800aa46:	699b      	ldr	r3, [r3, #24]
 800aa48:	4798      	blx	r3
 800aa4a:	42b0      	cmp	r0, r6
 800aa4c:	f04f 0100 	mov.w	r1, #0
 800aa50:	d1e9      	bne.n	800aa26 <_rclc_execute.part.0+0x102>
 800aa52:	2101      	movs	r1, #1
 800aa54:	4628      	mov	r0, r5
 800aa56:	f006 ff0f 	bl	8011878 <rclc_action_server_response_goal_request>
 800aa5a:	722f      	strb	r7, [r5, #8]
 800aa5c:	e7ea      	b.n	800aa34 <_rclc_execute.part.0+0x110>
 800aa5e:	6848      	ldr	r0, [r1, #4]
 800aa60:	f006 fe76 	bl	8011750 <rclc_action_remove_used_goal_handle>
 800aa64:	6860      	ldr	r0, [r4, #4]
 800aa66:	f006 fead 	bl	80117c4 <rclc_action_find_first_terminated_handle>
 800aa6a:	4601      	mov	r1, r0
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	d1f6      	bne.n	800aa5e <_rclc_execute.part.0+0x13a>
 800aa70:	6860      	ldr	r0, [r4, #4]
 800aa72:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800aa76:	e7ce      	b.n	800aa16 <_rclc_execute.part.0+0xf2>
 800aa78:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800aa7a:	6880      	ldr	r0, [r0, #8]
 800aa7c:	f104 0110 	add.w	r1, r4, #16
 800aa80:	4798      	blx	r3
 800aa82:	2000      	movs	r0, #0
 800aa84:	b007      	add	sp, #28
 800aa86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa88:	6860      	ldr	r0, [r4, #4]
 800aa8a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800aa8e:	b18b      	cbz	r3, 800aab4 <_rclc_execute.part.0+0x190>
 800aa90:	68c5      	ldr	r5, [r0, #12]
 800aa92:	b32d      	cbz	r5, 800aae0 <_rclc_execute.part.0+0x1bc>
 800aa94:	2600      	movs	r6, #0
 800aa96:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800aa9a:	b143      	cbz	r3, 800aaae <_rclc_execute.part.0+0x18a>
 800aa9c:	69c3      	ldr	r3, [r0, #28]
 800aa9e:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800aaa2:	b123      	cbz	r3, 800aaae <_rclc_execute.part.0+0x18a>
 800aaa4:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800aaa6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800aaa8:	4628      	mov	r0, r5
 800aaaa:	4798      	blx	r3
 800aaac:	6860      	ldr	r0, [r4, #4]
 800aaae:	682d      	ldr	r5, [r5, #0]
 800aab0:	2d00      	cmp	r5, #0
 800aab2:	d1f0      	bne.n	800aa96 <_rclc_execute.part.0+0x172>
 800aab4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800aab8:	b193      	cbz	r3, 800aae0 <_rclc_execute.part.0+0x1bc>
 800aaba:	68c5      	ldr	r5, [r0, #12]
 800aabc:	b185      	cbz	r5, 800aae0 <_rclc_execute.part.0+0x1bc>
 800aabe:	2600      	movs	r6, #0
 800aac0:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800aac4:	b14b      	cbz	r3, 800aada <_rclc_execute.part.0+0x1b6>
 800aac6:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800aac8:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800aacc:	b12b      	cbz	r3, 800aada <_rclc_execute.part.0+0x1b6>
 800aace:	4628      	mov	r0, r5
 800aad0:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800aad4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800aad6:	4798      	blx	r3
 800aad8:	6860      	ldr	r0, [r4, #4]
 800aada:	682d      	ldr	r5, [r5, #0]
 800aadc:	2d00      	cmp	r5, #0
 800aade:	d1ef      	bne.n	800aac0 <_rclc_execute.part.0+0x19c>
 800aae0:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d081      	beq.n	800a9ec <_rclc_execute.part.0+0xc8>
 800aae8:	2700      	movs	r7, #0
 800aaea:	e00b      	b.n	800ab04 <_rclc_execute.part.0+0x1e0>
 800aaec:	6863      	ldr	r3, [r4, #4]
 800aaee:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800aaf0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800aaf2:	6a1e      	ldr	r6, [r3, #32]
 800aaf4:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800aaf8:	47b0      	blx	r6
 800aafa:	6860      	ldr	r0, [r4, #4]
 800aafc:	4629      	mov	r1, r5
 800aafe:	f006 fe27 	bl	8011750 <rclc_action_remove_used_goal_handle>
 800ab02:	6860      	ldr	r0, [r4, #4]
 800ab04:	f006 feac 	bl	8011860 <rclc_action_find_first_handle_with_result_response>
 800ab08:	4605      	mov	r5, r0
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	d1ee      	bne.n	800aaec <_rclc_execute.part.0+0x1c8>
 800ab0e:	e76d      	b.n	800a9ec <_rclc_execute.part.0+0xc8>
 800ab10:	6860      	ldr	r0, [r4, #4]
 800ab12:	f880 5020 	strb.w	r5, [r0, #32]
 800ab16:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	f43f af66 	beq.w	800a9ec <_rclc_execute.part.0+0xc8>
 800ab20:	68c5      	ldr	r5, [r0, #12]
 800ab22:	b1b5      	cbz	r5, 800ab52 <_rclc_execute.part.0+0x22e>
 800ab24:	2602      	movs	r6, #2
 800ab26:	e001      	b.n	800ab2c <_rclc_execute.part.0+0x208>
 800ab28:	682d      	ldr	r5, [r5, #0]
 800ab2a:	b195      	cbz	r5, 800ab52 <_rclc_execute.part.0+0x22e>
 800ab2c:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800ab30:	2b03      	cmp	r3, #3
 800ab32:	d1f9      	bne.n	800ab28 <_rclc_execute.part.0+0x204>
 800ab34:	69c3      	ldr	r3, [r0, #28]
 800ab36:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ab38:	4628      	mov	r0, r5
 800ab3a:	4798      	blx	r3
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800ab42:	4628      	mov	r0, r5
 800ab44:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800ab48:	b163      	cbz	r3, 800ab64 <_rclc_execute.part.0+0x240>
 800ab4a:	f006 feb5 	bl	80118b8 <rclc_action_server_goal_cancel_accept>
 800ab4e:	6860      	ldr	r0, [r4, #4]
 800ab50:	e7ea      	b.n	800ab28 <_rclc_execute.part.0+0x204>
 800ab52:	2300      	movs	r3, #0
 800ab54:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800ab58:	4618      	mov	r0, r3
 800ab5a:	e739      	b.n	800a9d0 <_rclc_execute.part.0+0xac>
 800ab5c:	4628      	mov	r0, r5
 800ab5e:	4798      	blx	r3
 800ab60:	4628      	mov	r0, r5
 800ab62:	e735      	b.n	800a9d0 <_rclc_execute.part.0+0xac>
 800ab64:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800ab66:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ab6a:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800ab6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab72:	6860      	ldr	r0, [r4, #4]
 800ab74:	2101      	movs	r1, #1
 800ab76:	f006 fecb 	bl	8011910 <rclc_action_server_goal_cancel_reject>
 800ab7a:	722e      	strb	r6, [r5, #8]
 800ab7c:	6860      	ldr	r0, [r4, #4]
 800ab7e:	e7d3      	b.n	800ab28 <_rclc_execute.part.0+0x204>
 800ab80:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800ab82:	6880      	ldr	r0, [r0, #8]
 800ab84:	4798      	blx	r3
 800ab86:	f104 0110 	add.w	r1, r4, #16
 800ab8a:	e6e7      	b.n	800a95c <_rclc_execute.part.0+0x38>
 800ab8c:	f100 0110 	add.w	r1, r0, #16
 800ab90:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800ab92:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800ab94:	6880      	ldr	r0, [r0, #8]
 800ab96:	9105      	str	r1, [sp, #20]
 800ab98:	4798      	blx	r3
 800ab9a:	9905      	ldr	r1, [sp, #20]
 800ab9c:	e6de      	b.n	800a95c <_rclc_execute.part.0+0x38>
 800ab9e:	2001      	movs	r0, #1
 800aba0:	e716      	b.n	800a9d0 <_rclc_execute.part.0+0xac>
 800aba2:	bf00      	nop

0800aba4 <rclc_executor_trigger_any>:
 800aba4:	2800      	cmp	r0, #0
 800aba6:	d03f      	beq.n	800ac28 <rclc_executor_trigger_any+0x84>
 800aba8:	2900      	cmp	r1, #0
 800abaa:	d03e      	beq.n	800ac2a <rclc_executor_trigger_any+0x86>
 800abac:	4603      	mov	r3, r0
 800abae:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800abb2:	2200      	movs	r2, #0
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d037      	beq.n	800ac28 <rclc_executor_trigger_any+0x84>
 800abb8:	b430      	push	{r4, r5}
 800abba:	f893 c000 	ldrb.w	ip, [r3]
 800abbe:	f1bc 0f08 	cmp.w	ip, #8
 800abc2:	d11e      	bne.n	800ac02 <rclc_executor_trigger_any+0x5e>
 800abc4:	685c      	ldr	r4, [r3, #4]
 800abc6:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800abc8:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800abcc:	d105      	bne.n	800abda <rclc_executor_trigger_any+0x36>
 800abce:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800abd2:	b910      	cbnz	r0, 800abda <rclc_executor_trigger_any+0x36>
 800abd4:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800abd8:	b128      	cbz	r0, 800abe6 <rclc_executor_trigger_any+0x42>
 800abda:	bc30      	pop	{r4, r5}
 800abdc:	4770      	bx	lr
 800abde:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800abe2:	2800      	cmp	r0, #0
 800abe4:	d1f9      	bne.n	800abda <rclc_executor_trigger_any+0x36>
 800abe6:	3201      	adds	r2, #1
 800abe8:	4291      	cmp	r1, r2
 800abea:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800abee:	d018      	beq.n	800ac22 <rclc_executor_trigger_any+0x7e>
 800abf0:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800abf4:	2800      	cmp	r0, #0
 800abf6:	d0f0      	beq.n	800abda <rclc_executor_trigger_any+0x36>
 800abf8:	f893 c000 	ldrb.w	ip, [r3]
 800abfc:	f1bc 0f08 	cmp.w	ip, #8
 800ac00:	d0e0      	beq.n	800abc4 <rclc_executor_trigger_any+0x20>
 800ac02:	f1bc 0f09 	cmp.w	ip, #9
 800ac06:	d1ea      	bne.n	800abde <rclc_executor_trigger_any+0x3a>
 800ac08:	685c      	ldr	r4, [r3, #4]
 800ac0a:	6a25      	ldr	r5, [r4, #32]
 800ac0c:	2d00      	cmp	r5, #0
 800ac0e:	d1e4      	bne.n	800abda <rclc_executor_trigger_any+0x36>
 800ac10:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800ac14:	2800      	cmp	r0, #0
 800ac16:	d1e0      	bne.n	800abda <rclc_executor_trigger_any+0x36>
 800ac18:	3201      	adds	r2, #1
 800ac1a:	4291      	cmp	r1, r2
 800ac1c:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800ac20:	d1e6      	bne.n	800abf0 <rclc_executor_trigger_any+0x4c>
 800ac22:	2000      	movs	r0, #0
 800ac24:	bc30      	pop	{r4, r5}
 800ac26:	4770      	bx	lr
 800ac28:	4770      	bx	lr
 800ac2a:	4608      	mov	r0, r1
 800ac2c:	4770      	bx	lr
 800ac2e:	bf00      	nop

0800ac30 <rclc_executor_get_zero_initialized_executor>:
 800ac30:	b510      	push	{r4, lr}
 800ac32:	4903      	ldr	r1, [pc, #12]	@ (800ac40 <rclc_executor_get_zero_initialized_executor+0x10>)
 800ac34:	4604      	mov	r4, r0
 800ac36:	2288      	movs	r2, #136	@ 0x88
 800ac38:	f00b fbcb 	bl	80163d2 <memcpy>
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	bd10      	pop	{r4, pc}
 800ac40:	080174a0 	.word	0x080174a0
 800ac44:	00000000 	.word	0x00000000

0800ac48 <rclc_executor_init>:
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	d05f      	beq.n	800ad0c <rclc_executor_init+0xc4>
 800ac4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac50:	460c      	mov	r4, r1
 800ac52:	b0b0      	sub	sp, #192	@ 0xc0
 800ac54:	2900      	cmp	r1, #0
 800ac56:	d051      	beq.n	800acfc <rclc_executor_init+0xb4>
 800ac58:	4605      	mov	r5, r0
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	4616      	mov	r6, r2
 800ac5e:	461f      	mov	r7, r3
 800ac60:	f000 fbea 	bl	800b438 <rcutils_allocator_is_valid>
 800ac64:	2800      	cmp	r0, #0
 800ac66:	d049      	beq.n	800acfc <rclc_executor_init+0xb4>
 800ac68:	2e00      	cmp	r6, #0
 800ac6a:	d047      	beq.n	800acfc <rclc_executor_init+0xb4>
 800ac6c:	492c      	ldr	r1, [pc, #176]	@ (800ad20 <rclc_executor_init+0xd8>)
 800ac6e:	2288      	movs	r2, #136	@ 0x88
 800ac70:	a80e      	add	r0, sp, #56	@ 0x38
 800ac72:	f00b fbae 	bl	80163d2 <memcpy>
 800ac76:	a90e      	add	r1, sp, #56	@ 0x38
 800ac78:	2288      	movs	r2, #136	@ 0x88
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	f00b fba9 	bl	80163d2 <memcpy>
 800ac80:	602c      	str	r4, [r5, #0]
 800ac82:	4668      	mov	r0, sp
 800ac84:	60ae      	str	r6, [r5, #8]
 800ac86:	466c      	mov	r4, sp
 800ac88:	f005 fb0e 	bl	80102a8 <rcl_get_zero_initialized_wait_set>
 800ac8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ac8e:	f105 0c14 	add.w	ip, r5, #20
 800ac92:	f8d7 8000 	ldr.w	r8, [r7]
 800ac96:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ac9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ac9c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800aca0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800aca2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800aca6:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800ad18 <rclc_executor_init+0xd0>
 800acaa:	6823      	ldr	r3, [r4, #0]
 800acac:	f8cc 3000 	str.w	r3, [ip]
 800acb0:	6939      	ldr	r1, [r7, #16]
 800acb2:	612f      	str	r7, [r5, #16]
 800acb4:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800acb8:	01b0      	lsls	r0, r6, #6
 800acba:	47c0      	blx	r8
 800acbc:	6068      	str	r0, [r5, #4]
 800acbe:	b338      	cbz	r0, 800ad10 <rclc_executor_init+0xc8>
 800acc0:	2400      	movs	r4, #0
 800acc2:	e000      	b.n	800acc6 <rclc_executor_init+0x7e>
 800acc4:	6868      	ldr	r0, [r5, #4]
 800acc6:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800acca:	4631      	mov	r1, r6
 800accc:	3401      	adds	r4, #1
 800acce:	f000 fa6b 	bl	800b1a8 <rclc_executor_handle_init>
 800acd2:	42a6      	cmp	r6, r4
 800acd4:	d1f6      	bne.n	800acc4 <rclc_executor_init+0x7c>
 800acd6:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800acda:	f000 fa5b 	bl	800b194 <rclc_executor_handle_counters_zero_init>
 800acde:	4a11      	ldr	r2, [pc, #68]	@ (800ad24 <rclc_executor_init+0xdc>)
 800ace0:	686b      	ldr	r3, [r5, #4]
 800ace2:	2000      	movs	r0, #0
 800ace4:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800ace8:	b163      	cbz	r3, 800ad04 <rclc_executor_init+0xbc>
 800acea:	692b      	ldr	r3, [r5, #16]
 800acec:	b153      	cbz	r3, 800ad04 <rclc_executor_init+0xbc>
 800acee:	68ab      	ldr	r3, [r5, #8]
 800acf0:	b143      	cbz	r3, 800ad04 <rclc_executor_init+0xbc>
 800acf2:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800acf6:	b030      	add	sp, #192	@ 0xc0
 800acf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acfc:	200b      	movs	r0, #11
 800acfe:	b030      	add	sp, #192	@ 0xc0
 800ad00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad04:	4618      	mov	r0, r3
 800ad06:	b030      	add	sp, #192	@ 0xc0
 800ad08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad0c:	200b      	movs	r0, #11
 800ad0e:	4770      	bx	lr
 800ad10:	200a      	movs	r0, #10
 800ad12:	e7f4      	b.n	800acfe <rclc_executor_init+0xb6>
 800ad14:	f3af 8000 	nop.w
 800ad18:	3b9aca00 	.word	0x3b9aca00
 800ad1c:	00000000 	.word	0x00000000
 800ad20:	080174a0 	.word	0x080174a0
 800ad24:	0800aba5 	.word	0x0800aba5

0800ad28 <rclc_executor_add_subscription>:
 800ad28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad2a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800ad2e:	b338      	cbz	r0, 800ad80 <rclc_executor_add_subscription+0x58>
 800ad30:	b331      	cbz	r1, 800ad80 <rclc_executor_add_subscription+0x58>
 800ad32:	b32a      	cbz	r2, 800ad80 <rclc_executor_add_subscription+0x58>
 800ad34:	b323      	cbz	r3, 800ad80 <rclc_executor_add_subscription+0x58>
 800ad36:	4604      	mov	r4, r0
 800ad38:	e9d0 5002 	ldrd	r5, r0, [r0, #8]
 800ad3c:	42a8      	cmp	r0, r5
 800ad3e:	d301      	bcc.n	800ad44 <rclc_executor_add_subscription+0x1c>
 800ad40:	2001      	movs	r0, #1
 800ad42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad44:	6866      	ldr	r6, [r4, #4]
 800ad46:	0187      	lsls	r7, r0, #6
 800ad48:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800ad4c:	2500      	movs	r5, #0
 800ad4e:	55f5      	strb	r5, [r6, r7]
 800ad50:	3001      	adds	r0, #1
 800ad52:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800ad56:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	f104 0514 	add.w	r5, r4, #20
 800ad60:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800ad64:	f88c e001 	strb.w	lr, [ip, #1]
 800ad68:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800ad6c:	60e0      	str	r0, [r4, #12]
 800ad6e:	4628      	mov	r0, r5
 800ad70:	f005 faae 	bl	80102d0 <rcl_wait_set_is_valid>
 800ad74:	b930      	cbnz	r0, 800ad84 <rclc_executor_add_subscription+0x5c>
 800ad76:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800ad78:	3301      	adds	r3, #1
 800ad7a:	2000      	movs	r0, #0
 800ad7c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800ad7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad80:	200b      	movs	r0, #11
 800ad82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad84:	4628      	mov	r0, r5
 800ad86:	f005 faa9 	bl	80102dc <rcl_wait_set_fini>
 800ad8a:	2800      	cmp	r0, #0
 800ad8c:	d0f3      	beq.n	800ad76 <rclc_executor_add_subscription+0x4e>
 800ad8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad90 <rclc_executor_prepare>:
 800ad90:	2800      	cmp	r0, #0
 800ad92:	d044      	beq.n	800ae1e <rclc_executor_prepare+0x8e>
 800ad94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad96:	f100 0514 	add.w	r5, r0, #20
 800ad9a:	b09b      	sub	sp, #108	@ 0x6c
 800ad9c:	4604      	mov	r4, r0
 800ad9e:	4628      	mov	r0, r5
 800ada0:	f005 fa96 	bl	80102d0 <rcl_wait_set_is_valid>
 800ada4:	b110      	cbz	r0, 800adac <rclc_executor_prepare+0x1c>
 800ada6:	2000      	movs	r0, #0
 800ada8:	b01b      	add	sp, #108	@ 0x6c
 800adaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adac:	4628      	mov	r0, r5
 800adae:	f005 fa95 	bl	80102dc <rcl_wait_set_fini>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d130      	bne.n	800ae18 <rclc_executor_prepare+0x88>
 800adb6:	a80c      	add	r0, sp, #48	@ 0x30
 800adb8:	f005 fa76 	bl	80102a8 <rcl_get_zero_initialized_wait_set>
 800adbc:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800adc0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800adc4:	46ae      	mov	lr, r5
 800adc6:	6927      	ldr	r7, [r4, #16]
 800adc8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800adcc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800add0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800add4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800add8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800addc:	f8dc 3000 	ldr.w	r3, [ip]
 800ade0:	f8ce 3000 	str.w	r3, [lr]
 800ade4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ade6:	ae04      	add	r6, sp, #16
 800ade8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	6822      	ldr	r2, [r4, #0]
 800adee:	6033      	str	r3, [r6, #0]
 800adf0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800adf2:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800adf4:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800adf8:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800adfc:	e9cd 2100 	strd	r2, r1, [sp]
 800ae00:	4628      	mov	r0, r5
 800ae02:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800ae04:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ae06:	f005 fd67 	bl	80108d8 <rcl_wait_set_init>
 800ae0a:	2800      	cmp	r0, #0
 800ae0c:	d0cc      	beq.n	800ada8 <rclc_executor_prepare+0x18>
 800ae0e:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ae10:	f000 fb36 	bl	800b480 <rcutils_reset_error>
 800ae14:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ae16:	e7c7      	b.n	800ada8 <rclc_executor_prepare+0x18>
 800ae18:	f000 fb32 	bl	800b480 <rcutils_reset_error>
 800ae1c:	e7cb      	b.n	800adb6 <rclc_executor_prepare+0x26>
 800ae1e:	200b      	movs	r0, #11
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop

0800ae24 <rclc_executor_spin_some.part.0>:
 800ae24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae28:	f100 0614 	add.w	r6, r0, #20
 800ae2c:	b083      	sub	sp, #12
 800ae2e:	4691      	mov	r9, r2
 800ae30:	4698      	mov	r8, r3
 800ae32:	4605      	mov	r5, r0
 800ae34:	f7ff ffac 	bl	800ad90 <rclc_executor_prepare>
 800ae38:	4630      	mov	r0, r6
 800ae3a:	f005 fb1b 	bl	8010474 <rcl_wait_set_clear>
 800ae3e:	4607      	mov	r7, r0
 800ae40:	2800      	cmp	r0, #0
 800ae42:	f040 80ed 	bne.w	800b020 <rclc_executor_spin_some.part.0+0x1fc>
 800ae46:	68ab      	ldr	r3, [r5, #8]
 800ae48:	4604      	mov	r4, r0
 800ae4a:	b303      	cbz	r3, 800ae8e <rclc_executor_spin_some.part.0+0x6a>
 800ae4c:	6869      	ldr	r1, [r5, #4]
 800ae4e:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800ae52:	01a2      	lsls	r2, r4, #6
 800ae54:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800ae58:	b1cb      	cbz	r3, 800ae8e <rclc_executor_spin_some.part.0+0x6a>
 800ae5a:	5c8b      	ldrb	r3, [r1, r2]
 800ae5c:	2b0a      	cmp	r3, #10
 800ae5e:	f200 80d8 	bhi.w	800b012 <rclc_executor_spin_some.part.0+0x1ee>
 800ae62:	e8df f003 	tbb	[pc, r3]
 800ae66:	9c9c      	.short	0x9c9c
 800ae68:	068c8ca7 	.word	0x068c8ca7
 800ae6c:	bdc90606 	.word	0xbdc90606
 800ae70:	b2          	.byte	0xb2
 800ae71:	00          	.byte	0x00
 800ae72:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ae76:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ae7a:	4630      	mov	r0, r6
 800ae7c:	f005 fe42 	bl	8010b04 <rcl_wait_set_add_service>
 800ae80:	2800      	cmp	r0, #0
 800ae82:	f040 8086 	bne.w	800af92 <rclc_executor_spin_some.part.0+0x16e>
 800ae86:	68ab      	ldr	r3, [r5, #8]
 800ae88:	3401      	adds	r4, #1
 800ae8a:	429c      	cmp	r4, r3
 800ae8c:	d3de      	bcc.n	800ae4c <rclc_executor_spin_some.part.0+0x28>
 800ae8e:	4643      	mov	r3, r8
 800ae90:	464a      	mov	r2, r9
 800ae92:	4630      	mov	r0, r6
 800ae94:	f005 fe64 	bl	8010b60 <rcl_wait>
 800ae98:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	f000 80c7 	beq.w	800b030 <rclc_executor_spin_some.part.0+0x20c>
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	f040 80b5 	bne.w	800b012 <rclc_executor_spin_some.part.0+0x1ee>
 800aea8:	68ab      	ldr	r3, [r5, #8]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	f000 8159 	beq.w	800b162 <rclc_executor_spin_some.part.0+0x33e>
 800aeb0:	2400      	movs	r4, #0
 800aeb2:	46a0      	mov	r8, r4
 800aeb4:	f240 1991 	movw	r9, #401	@ 0x191
 800aeb8:	e00a      	b.n	800aed0 <rclc_executor_spin_some.part.0+0xac>
 800aeba:	f7ff fb71 	bl	800a5a0 <_rclc_check_for_new_data>
 800aebe:	4604      	mov	r4, r0
 800aec0:	b110      	cbz	r0, 800aec8 <rclc_executor_spin_some.part.0+0xa4>
 800aec2:	4548      	cmp	r0, r9
 800aec4:	f040 80b2 	bne.w	800b02c <rclc_executor_spin_some.part.0+0x208>
 800aec8:	68ab      	ldr	r3, [r5, #8]
 800aeca:	4598      	cmp	r8, r3
 800aecc:	f080 8126 	bcs.w	800b11c <rclc_executor_spin_some.part.0+0x2f8>
 800aed0:	686a      	ldr	r2, [r5, #4]
 800aed2:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800aed6:	4631      	mov	r1, r6
 800aed8:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800aedc:	f108 0801 	add.w	r8, r8, #1
 800aee0:	f1bc 0f00 	cmp.w	ip, #0
 800aee4:	d1e9      	bne.n	800aeba <rclc_executor_spin_some.part.0+0x96>
 800aee6:	4619      	mov	r1, r3
 800aee8:	4610      	mov	r0, r2
 800aeea:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800aeee:	4798      	blx	r3
 800aef0:	2800      	cmp	r0, #0
 800aef2:	f000 809b 	beq.w	800b02c <rclc_executor_spin_some.part.0+0x208>
 800aef6:	68ab      	ldr	r3, [r5, #8]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	f000 8097 	beq.w	800b02c <rclc_executor_spin_some.part.0+0x208>
 800aefe:	f04f 0800 	mov.w	r8, #0
 800af02:	f240 1991 	movw	r9, #401	@ 0x191
 800af06:	e009      	b.n	800af1c <rclc_executor_spin_some.part.0+0xf8>
 800af08:	f7ff fb98 	bl	800a63c <_rclc_take_new_data>
 800af0c:	4604      	mov	r4, r0
 800af0e:	b110      	cbz	r0, 800af16 <rclc_executor_spin_some.part.0+0xf2>
 800af10:	4548      	cmp	r0, r9
 800af12:	f040 808b 	bne.w	800b02c <rclc_executor_spin_some.part.0+0x208>
 800af16:	68ab      	ldr	r3, [r5, #8]
 800af18:	4598      	cmp	r8, r3
 800af1a:	d209      	bcs.n	800af30 <rclc_executor_spin_some.part.0+0x10c>
 800af1c:	6868      	ldr	r0, [r5, #4]
 800af1e:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800af22:	4631      	mov	r1, r6
 800af24:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800af28:	f108 0801 	add.w	r8, r8, #1
 800af2c:	2a00      	cmp	r2, #0
 800af2e:	d1eb      	bne.n	800af08 <rclc_executor_spin_some.part.0+0xe4>
 800af30:	2600      	movs	r6, #0
 800af32:	b97b      	cbnz	r3, 800af54 <rclc_executor_spin_some.part.0+0x130>
 800af34:	e07a      	b.n	800b02c <rclc_executor_spin_some.part.0+0x208>
 800af36:	f812 200c 	ldrb.w	r2, [r2, ip]
 800af3a:	2a08      	cmp	r2, #8
 800af3c:	f000 80fd 	beq.w	800b13a <rclc_executor_spin_some.part.0+0x316>
 800af40:	2a09      	cmp	r2, #9
 800af42:	f000 80ef 	beq.w	800b124 <rclc_executor_spin_some.part.0+0x300>
 800af46:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800af4a:	b98a      	cbnz	r2, 800af70 <rclc_executor_spin_some.part.0+0x14c>
 800af4c:	3601      	adds	r6, #1
 800af4e:	429e      	cmp	r6, r3
 800af50:	d262      	bcs.n	800b018 <rclc_executor_spin_some.part.0+0x1f4>
 800af52:	2400      	movs	r4, #0
 800af54:	686a      	ldr	r2, [r5, #4]
 800af56:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800af5a:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800af5e:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800af62:	2900      	cmp	r1, #0
 800af64:	d062      	beq.n	800b02c <rclc_executor_spin_some.part.0+0x208>
 800af66:	7841      	ldrb	r1, [r0, #1]
 800af68:	2900      	cmp	r1, #0
 800af6a:	d0e4      	beq.n	800af36 <rclc_executor_spin_some.part.0+0x112>
 800af6c:	2901      	cmp	r1, #1
 800af6e:	d1ed      	bne.n	800af4c <rclc_executor_spin_some.part.0+0x128>
 800af70:	f7ff fcd8 	bl	800a924 <_rclc_execute.part.0>
 800af74:	2800      	cmp	r0, #0
 800af76:	f040 80b6 	bne.w	800b0e6 <rclc_executor_spin_some.part.0+0x2c2>
 800af7a:	68ab      	ldr	r3, [r5, #8]
 800af7c:	e7e6      	b.n	800af4c <rclc_executor_spin_some.part.0+0x128>
 800af7e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800af82:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800af86:	4630      	mov	r0, r6
 800af88:	f005 fd90 	bl	8010aac <rcl_wait_set_add_client>
 800af8c:	2800      	cmp	r0, #0
 800af8e:	f43f af7a 	beq.w	800ae86 <rclc_executor_spin_some.part.0+0x62>
 800af92:	9001      	str	r0, [sp, #4]
 800af94:	f000 fa74 	bl	800b480 <rcutils_reset_error>
 800af98:	9801      	ldr	r0, [sp, #4]
 800af9a:	4607      	mov	r7, r0
 800af9c:	e03c      	b.n	800b018 <rclc_executor_spin_some.part.0+0x1f4>
 800af9e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800afa2:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800afa6:	4630      	mov	r0, r6
 800afa8:	f005 fa38 	bl	801041c <rcl_wait_set_add_subscription>
 800afac:	2800      	cmp	r0, #0
 800afae:	f43f af6a 	beq.w	800ae86 <rclc_executor_spin_some.part.0+0x62>
 800afb2:	e7ee      	b.n	800af92 <rclc_executor_spin_some.part.0+0x16e>
 800afb4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800afb8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800afbc:	4630      	mov	r0, r6
 800afbe:	f005 fd45 	bl	8010a4c <rcl_wait_set_add_timer>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	f43f af5f 	beq.w	800ae86 <rclc_executor_spin_some.part.0+0x62>
 800afc8:	e7e3      	b.n	800af92 <rclc_executor_spin_some.part.0+0x16e>
 800afca:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800afce:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800afd2:	4630      	mov	r0, r6
 800afd4:	f005 fd0e 	bl	80109f4 <rcl_wait_set_add_guard_condition>
 800afd8:	2800      	cmp	r0, #0
 800afda:	f43f af54 	beq.w	800ae86 <rclc_executor_spin_some.part.0+0x62>
 800afde:	e7d8      	b.n	800af92 <rclc_executor_spin_some.part.0+0x16e>
 800afe0:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800afe4:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800afe8:	3110      	adds	r1, #16
 800afea:	4630      	mov	r0, r6
 800afec:	f006 fa90 	bl	8011510 <rcl_action_wait_set_add_action_server>
 800aff0:	2800      	cmp	r0, #0
 800aff2:	f43f af48 	beq.w	800ae86 <rclc_executor_spin_some.part.0+0x62>
 800aff6:	e7cc      	b.n	800af92 <rclc_executor_spin_some.part.0+0x16e>
 800aff8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800affc:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800b000:	3110      	adds	r1, #16
 800b002:	2300      	movs	r3, #0
 800b004:	4630      	mov	r0, r6
 800b006:	f006 f85b 	bl	80110c0 <rcl_action_wait_set_add_action_client>
 800b00a:	2800      	cmp	r0, #0
 800b00c:	f43f af3b 	beq.w	800ae86 <rclc_executor_spin_some.part.0+0x62>
 800b010:	e7bf      	b.n	800af92 <rclc_executor_spin_some.part.0+0x16e>
 800b012:	f000 fa35 	bl	800b480 <rcutils_reset_error>
 800b016:	2701      	movs	r7, #1
 800b018:	4638      	mov	r0, r7
 800b01a:	b003      	add	sp, #12
 800b01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b020:	f000 fa2e 	bl	800b480 <rcutils_reset_error>
 800b024:	4638      	mov	r0, r7
 800b026:	b003      	add	sp, #12
 800b028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b02c:	4627      	mov	r7, r4
 800b02e:	e7f3      	b.n	800b018 <rclc_executor_spin_some.part.0+0x1f4>
 800b030:	68ab      	ldr	r3, [r5, #8]
 800b032:	2b00      	cmp	r3, #0
 800b034:	f000 8092 	beq.w	800b15c <rclc_executor_spin_some.part.0+0x338>
 800b038:	2400      	movs	r4, #0
 800b03a:	46a0      	mov	r8, r4
 800b03c:	f240 1991 	movw	r9, #401	@ 0x191
 800b040:	e008      	b.n	800b054 <rclc_executor_spin_some.part.0+0x230>
 800b042:	f7ff faad 	bl	800a5a0 <_rclc_check_for_new_data>
 800b046:	4604      	mov	r4, r0
 800b048:	b108      	cbz	r0, 800b04e <rclc_executor_spin_some.part.0+0x22a>
 800b04a:	4548      	cmp	r0, r9
 800b04c:	d1ee      	bne.n	800b02c <rclc_executor_spin_some.part.0+0x208>
 800b04e:	68ab      	ldr	r3, [r5, #8]
 800b050:	4598      	cmp	r8, r3
 800b052:	d265      	bcs.n	800b120 <rclc_executor_spin_some.part.0+0x2fc>
 800b054:	686a      	ldr	r2, [r5, #4]
 800b056:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800b05a:	4631      	mov	r1, r6
 800b05c:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800b060:	f108 0801 	add.w	r8, r8, #1
 800b064:	f1bc 0f00 	cmp.w	ip, #0
 800b068:	d1eb      	bne.n	800b042 <rclc_executor_spin_some.part.0+0x21e>
 800b06a:	4619      	mov	r1, r3
 800b06c:	4610      	mov	r0, r2
 800b06e:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800b072:	4798      	blx	r3
 800b074:	2800      	cmp	r0, #0
 800b076:	d0d9      	beq.n	800b02c <rclc_executor_spin_some.part.0+0x208>
 800b078:	68ab      	ldr	r3, [r5, #8]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d0d6      	beq.n	800b02c <rclc_executor_spin_some.part.0+0x208>
 800b07e:	f04f 0800 	mov.w	r8, #0
 800b082:	f240 1991 	movw	r9, #401	@ 0x191
 800b086:	f240 2a59 	movw	sl, #601	@ 0x259
 800b08a:	e00e      	b.n	800b0aa <rclc_executor_spin_some.part.0+0x286>
 800b08c:	f813 300b 	ldrb.w	r3, [r3, fp]
 800b090:	2b08      	cmp	r3, #8
 800b092:	d033      	beq.n	800b0fc <rclc_executor_spin_some.part.0+0x2d8>
 800b094:	2b09      	cmp	r3, #9
 800b096:	d028      	beq.n	800b0ea <rclc_executor_spin_some.part.0+0x2c6>
 800b098:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800b09c:	b9fb      	cbnz	r3, 800b0de <rclc_executor_spin_some.part.0+0x2ba>
 800b09e:	68ab      	ldr	r3, [r5, #8]
 800b0a0:	f108 0801 	add.w	r8, r8, #1
 800b0a4:	4598      	cmp	r8, r3
 800b0a6:	d2b7      	bcs.n	800b018 <rclc_executor_spin_some.part.0+0x1f4>
 800b0a8:	2400      	movs	r4, #0
 800b0aa:	6868      	ldr	r0, [r5, #4]
 800b0ac:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800b0b0:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800b0b4:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d0b7      	beq.n	800b02c <rclc_executor_spin_some.part.0+0x208>
 800b0bc:	4631      	mov	r1, r6
 800b0be:	f7ff fabd 	bl	800a63c <_rclc_take_new_data>
 800b0c2:	b118      	cbz	r0, 800b0cc <rclc_executor_spin_some.part.0+0x2a8>
 800b0c4:	4548      	cmp	r0, r9
 800b0c6:	d001      	beq.n	800b0cc <rclc_executor_spin_some.part.0+0x2a8>
 800b0c8:	4550      	cmp	r0, sl
 800b0ca:	d10c      	bne.n	800b0e6 <rclc_executor_spin_some.part.0+0x2c2>
 800b0cc:	686b      	ldr	r3, [r5, #4]
 800b0ce:	eb13 000b 	adds.w	r0, r3, fp
 800b0d2:	d021      	beq.n	800b118 <rclc_executor_spin_some.part.0+0x2f4>
 800b0d4:	7842      	ldrb	r2, [r0, #1]
 800b0d6:	2a00      	cmp	r2, #0
 800b0d8:	d0d8      	beq.n	800b08c <rclc_executor_spin_some.part.0+0x268>
 800b0da:	2a01      	cmp	r2, #1
 800b0dc:	d1df      	bne.n	800b09e <rclc_executor_spin_some.part.0+0x27a>
 800b0de:	f7ff fc21 	bl	800a924 <_rclc_execute.part.0>
 800b0e2:	2800      	cmp	r0, #0
 800b0e4:	d0db      	beq.n	800b09e <rclc_executor_spin_some.part.0+0x27a>
 800b0e6:	4607      	mov	r7, r0
 800b0e8:	e796      	b.n	800b018 <rclc_executor_spin_some.part.0+0x1f4>
 800b0ea:	6843      	ldr	r3, [r0, #4]
 800b0ec:	6a1a      	ldr	r2, [r3, #32]
 800b0ee:	2a00      	cmp	r2, #0
 800b0f0:	d1f5      	bne.n	800b0de <rclc_executor_spin_some.part.0+0x2ba>
 800b0f2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d0d1      	beq.n	800b09e <rclc_executor_spin_some.part.0+0x27a>
 800b0fa:	e7f0      	b.n	800b0de <rclc_executor_spin_some.part.0+0x2ba>
 800b0fc:	6843      	ldr	r3, [r0, #4]
 800b0fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b100:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800b104:	d1eb      	bne.n	800b0de <rclc_executor_spin_some.part.0+0x2ba>
 800b106:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800b10a:	2a00      	cmp	r2, #0
 800b10c:	d1e7      	bne.n	800b0de <rclc_executor_spin_some.part.0+0x2ba>
 800b10e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b112:	2b00      	cmp	r3, #0
 800b114:	d0c3      	beq.n	800b09e <rclc_executor_spin_some.part.0+0x27a>
 800b116:	e7e2      	b.n	800b0de <rclc_executor_spin_some.part.0+0x2ba>
 800b118:	270b      	movs	r7, #11
 800b11a:	e77d      	b.n	800b018 <rclc_executor_spin_some.part.0+0x1f4>
 800b11c:	686a      	ldr	r2, [r5, #4]
 800b11e:	e6e2      	b.n	800aee6 <rclc_executor_spin_some.part.0+0xc2>
 800b120:	686a      	ldr	r2, [r5, #4]
 800b122:	e7a2      	b.n	800b06a <rclc_executor_spin_some.part.0+0x246>
 800b124:	6842      	ldr	r2, [r0, #4]
 800b126:	6a11      	ldr	r1, [r2, #32]
 800b128:	2900      	cmp	r1, #0
 800b12a:	f47f af21 	bne.w	800af70 <rclc_executor_spin_some.part.0+0x14c>
 800b12e:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800b132:	2a00      	cmp	r2, #0
 800b134:	f43f af0a 	beq.w	800af4c <rclc_executor_spin_some.part.0+0x128>
 800b138:	e71a      	b.n	800af70 <rclc_executor_spin_some.part.0+0x14c>
 800b13a:	6842      	ldr	r2, [r0, #4]
 800b13c:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800b13e:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800b142:	f47f af15 	bne.w	800af70 <rclc_executor_spin_some.part.0+0x14c>
 800b146:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800b14a:	2900      	cmp	r1, #0
 800b14c:	f47f af10 	bne.w	800af70 <rclc_executor_spin_some.part.0+0x14c>
 800b150:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800b154:	2a00      	cmp	r2, #0
 800b156:	f43f aef9 	beq.w	800af4c <rclc_executor_spin_some.part.0+0x128>
 800b15a:	e709      	b.n	800af70 <rclc_executor_spin_some.part.0+0x14c>
 800b15c:	686a      	ldr	r2, [r5, #4]
 800b15e:	461c      	mov	r4, r3
 800b160:	e783      	b.n	800b06a <rclc_executor_spin_some.part.0+0x246>
 800b162:	686a      	ldr	r2, [r5, #4]
 800b164:	461c      	mov	r4, r3
 800b166:	e6be      	b.n	800aee6 <rclc_executor_spin_some.part.0+0xc2>

0800b168 <rclc_executor_spin_some>:
 800b168:	b190      	cbz	r0, 800b190 <rclc_executor_spin_some+0x28>
 800b16a:	b570      	push	{r4, r5, r6, lr}
 800b16c:	4604      	mov	r4, r0
 800b16e:	6800      	ldr	r0, [r0, #0]
 800b170:	4616      	mov	r6, r2
 800b172:	461d      	mov	r5, r3
 800b174:	f003 ff0c 	bl	800ef90 <rcl_context_is_valid>
 800b178:	b130      	cbz	r0, 800b188 <rclc_executor_spin_some+0x20>
 800b17a:	4632      	mov	r2, r6
 800b17c:	462b      	mov	r3, r5
 800b17e:	4620      	mov	r0, r4
 800b180:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b184:	f7ff be4e 	b.w	800ae24 <rclc_executor_spin_some.part.0>
 800b188:	f000 f97a 	bl	800b480 <rcutils_reset_error>
 800b18c:	2001      	movs	r0, #1
 800b18e:	bd70      	pop	{r4, r5, r6, pc}
 800b190:	200b      	movs	r0, #11
 800b192:	4770      	bx	lr

0800b194 <rclc_executor_handle_counters_zero_init>:
 800b194:	b130      	cbz	r0, 800b1a4 <rclc_executor_handle_counters_zero_init+0x10>
 800b196:	b508      	push	{r3, lr}
 800b198:	2220      	movs	r2, #32
 800b19a:	2100      	movs	r1, #0
 800b19c:	f00b f850 	bl	8016240 <memset>
 800b1a0:	2000      	movs	r0, #0
 800b1a2:	bd08      	pop	{r3, pc}
 800b1a4:	200b      	movs	r0, #11
 800b1a6:	4770      	bx	lr

0800b1a8 <rclc_executor_handle_init>:
 800b1a8:	b168      	cbz	r0, 800b1c6 <rclc_executor_handle_init+0x1e>
 800b1aa:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800b1d0 <rclc_executor_handle_init+0x28>
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	220b      	movs	r2, #11
 800b1b2:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800b1b6:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800b1ba:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800b1be:	8002      	strh	r2, [r0, #0]
 800b1c0:	8703      	strh	r3, [r0, #56]	@ 0x38
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	4770      	bx	lr
 800b1c6:	200b      	movs	r0, #11
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop
 800b1cc:	f3af 8000 	nop.w
	...

0800b1d8 <rclc_support_init>:
 800b1d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1dc:	b086      	sub	sp, #24
 800b1de:	b3b8      	cbz	r0, 800b250 <rclc_support_init+0x78>
 800b1e0:	461c      	mov	r4, r3
 800b1e2:	b3ab      	cbz	r3, 800b250 <rclc_support_init+0x78>
 800b1e4:	460f      	mov	r7, r1
 800b1e6:	4690      	mov	r8, r2
 800b1e8:	4606      	mov	r6, r0
 800b1ea:	f004 f83b 	bl	800f264 <rcl_get_zero_initialized_init_options>
 800b1ee:	f104 030c 	add.w	r3, r4, #12
 800b1f2:	9005      	str	r0, [sp, #20]
 800b1f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b1f8:	e88d 0003 	stmia.w	sp, {r0, r1}
 800b1fc:	a805      	add	r0, sp, #20
 800b1fe:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800b202:	f004 f831 	bl	800f268 <rcl_init_options_init>
 800b206:	4605      	mov	r5, r0
 800b208:	b9e0      	cbnz	r0, 800b244 <rclc_support_init+0x6c>
 800b20a:	ad02      	add	r5, sp, #8
 800b20c:	4628      	mov	r0, r5
 800b20e:	f003 feb5 	bl	800ef7c <rcl_get_zero_initialized_context>
 800b212:	e895 0003 	ldmia.w	r5, {r0, r1}
 800b216:	4633      	mov	r3, r6
 800b218:	e886 0003 	stmia.w	r6, {r0, r1}
 800b21c:	aa05      	add	r2, sp, #20
 800b21e:	4641      	mov	r1, r8
 800b220:	4638      	mov	r0, r7
 800b222:	f003 ff1b 	bl	800f05c <rcl_init>
 800b226:	4605      	mov	r5, r0
 800b228:	b9b8      	cbnz	r0, 800b25a <rclc_support_init+0x82>
 800b22a:	60b4      	str	r4, [r6, #8]
 800b22c:	4622      	mov	r2, r4
 800b22e:	f106 010c 	add.w	r1, r6, #12
 800b232:	2003      	movs	r0, #3
 800b234:	f004 fe42 	bl	800febc <rcl_clock_init>
 800b238:	4605      	mov	r5, r0
 800b23a:	b970      	cbnz	r0, 800b25a <rclc_support_init+0x82>
 800b23c:	a805      	add	r0, sp, #20
 800b23e:	f004 f879 	bl	800f334 <rcl_init_options_fini>
 800b242:	b108      	cbz	r0, 800b248 <rclc_support_init+0x70>
 800b244:	f000 f91c 	bl	800b480 <rcutils_reset_error>
 800b248:	4628      	mov	r0, r5
 800b24a:	b006      	add	sp, #24
 800b24c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b250:	250b      	movs	r5, #11
 800b252:	4628      	mov	r0, r5
 800b254:	b006      	add	sp, #24
 800b256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b25a:	f000 f911 	bl	800b480 <rcutils_reset_error>
 800b25e:	a805      	add	r0, sp, #20
 800b260:	f004 f868 	bl	800f334 <rcl_init_options_fini>
 800b264:	2800      	cmp	r0, #0
 800b266:	d0ef      	beq.n	800b248 <rclc_support_init+0x70>
 800b268:	e7ec      	b.n	800b244 <rclc_support_init+0x6c>
 800b26a:	bf00      	nop

0800b26c <rclc_node_init_default>:
 800b26c:	b3b8      	cbz	r0, 800b2de <rclc_node_init_default+0x72>
 800b26e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b272:	460d      	mov	r5, r1
 800b274:	b0a1      	sub	sp, #132	@ 0x84
 800b276:	b329      	cbz	r1, 800b2c4 <rclc_node_init_default+0x58>
 800b278:	4616      	mov	r6, r2
 800b27a:	b31a      	cbz	r2, 800b2c4 <rclc_node_init_default+0x58>
 800b27c:	461f      	mov	r7, r3
 800b27e:	b30b      	cbz	r3, 800b2c4 <rclc_node_init_default+0x58>
 800b280:	f10d 0810 	add.w	r8, sp, #16
 800b284:	4604      	mov	r4, r0
 800b286:	4640      	mov	r0, r8
 800b288:	f004 f90c 	bl	800f4a4 <rcl_get_zero_initialized_node>
 800b28c:	e898 0003 	ldmia.w	r8, {r0, r1}
 800b290:	f10d 0918 	add.w	r9, sp, #24
 800b294:	e884 0003 	stmia.w	r4, {r0, r1}
 800b298:	4648      	mov	r0, r9
 800b29a:	f004 fa7b 	bl	800f794 <rcl_node_get_default_options>
 800b29e:	4640      	mov	r0, r8
 800b2a0:	f004 f900 	bl	800f4a4 <rcl_get_zero_initialized_node>
 800b2a4:	f8cd 9000 	str.w	r9, [sp]
 800b2a8:	e898 0003 	ldmia.w	r8, {r0, r1}
 800b2ac:	463b      	mov	r3, r7
 800b2ae:	e884 0003 	stmia.w	r4, {r0, r1}
 800b2b2:	4632      	mov	r2, r6
 800b2b4:	4629      	mov	r1, r5
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	f004 f8fe 	bl	800f4b8 <rcl_node_init>
 800b2bc:	b930      	cbnz	r0, 800b2cc <rclc_node_init_default+0x60>
 800b2be:	b021      	add	sp, #132	@ 0x84
 800b2c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2c4:	200b      	movs	r0, #11
 800b2c6:	b021      	add	sp, #132	@ 0x84
 800b2c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2cc:	9003      	str	r0, [sp, #12]
 800b2ce:	f000 f8d7 	bl	800b480 <rcutils_reset_error>
 800b2d2:	f000 f8d5 	bl	800b480 <rcutils_reset_error>
 800b2d6:	9803      	ldr	r0, [sp, #12]
 800b2d8:	b021      	add	sp, #132	@ 0x84
 800b2da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2de:	200b      	movs	r0, #11
 800b2e0:	4770      	bx	lr
 800b2e2:	bf00      	nop

0800b2e4 <rclc_publisher_init_default>:
 800b2e4:	b368      	cbz	r0, 800b342 <rclc_publisher_init_default+0x5e>
 800b2e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2ea:	460d      	mov	r5, r1
 800b2ec:	b0a0      	sub	sp, #128	@ 0x80
 800b2ee:	b321      	cbz	r1, 800b33a <rclc_publisher_init_default+0x56>
 800b2f0:	4616      	mov	r6, r2
 800b2f2:	b312      	cbz	r2, 800b33a <rclc_publisher_init_default+0x56>
 800b2f4:	461f      	mov	r7, r3
 800b2f6:	b303      	cbz	r3, 800b33a <rclc_publisher_init_default+0x56>
 800b2f8:	4604      	mov	r4, r0
 800b2fa:	f7ff f841 	bl	800a380 <rcl_get_zero_initialized_publisher>
 800b2fe:	f10d 0810 	add.w	r8, sp, #16
 800b302:	6020      	str	r0, [r4, #0]
 800b304:	4640      	mov	r0, r8
 800b306:	f7ff f8d7 	bl	800a4b8 <rcl_publisher_get_default_options>
 800b30a:	490f      	ldr	r1, [pc, #60]	@ (800b348 <rclc_publisher_init_default+0x64>)
 800b30c:	2250      	movs	r2, #80	@ 0x50
 800b30e:	4640      	mov	r0, r8
 800b310:	f00b f85f 	bl	80163d2 <memcpy>
 800b314:	f8cd 8000 	str.w	r8, [sp]
 800b318:	463b      	mov	r3, r7
 800b31a:	4632      	mov	r2, r6
 800b31c:	4629      	mov	r1, r5
 800b31e:	4620      	mov	r0, r4
 800b320:	f7ff f834 	bl	800a38c <rcl_publisher_init>
 800b324:	b910      	cbnz	r0, 800b32c <rclc_publisher_init_default+0x48>
 800b326:	b020      	add	sp, #128	@ 0x80
 800b328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b32c:	9003      	str	r0, [sp, #12]
 800b32e:	f000 f8a7 	bl	800b480 <rcutils_reset_error>
 800b332:	9803      	ldr	r0, [sp, #12]
 800b334:	b020      	add	sp, #128	@ 0x80
 800b336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b33a:	200b      	movs	r0, #11
 800b33c:	b020      	add	sp, #128	@ 0x80
 800b33e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b342:	200b      	movs	r0, #11
 800b344:	4770      	bx	lr
 800b346:	bf00      	nop
 800b348:	08017528 	.word	0x08017528

0800b34c <rclc_subscription_init_default>:
 800b34c:	b368      	cbz	r0, 800b3aa <rclc_subscription_init_default+0x5e>
 800b34e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b352:	460d      	mov	r5, r1
 800b354:	b0a0      	sub	sp, #128	@ 0x80
 800b356:	b321      	cbz	r1, 800b3a2 <rclc_subscription_init_default+0x56>
 800b358:	4616      	mov	r6, r2
 800b35a:	b312      	cbz	r2, 800b3a2 <rclc_subscription_init_default+0x56>
 800b35c:	461f      	mov	r7, r3
 800b35e:	b303      	cbz	r3, 800b3a2 <rclc_subscription_init_default+0x56>
 800b360:	4604      	mov	r4, r0
 800b362:	f004 fc4f 	bl	800fc04 <rcl_get_zero_initialized_subscription>
 800b366:	f10d 0810 	add.w	r8, sp, #16
 800b36a:	6020      	str	r0, [r4, #0]
 800b36c:	4640      	mov	r0, r8
 800b36e:	f004 fcf7 	bl	800fd60 <rcl_subscription_get_default_options>
 800b372:	490f      	ldr	r1, [pc, #60]	@ (800b3b0 <rclc_subscription_init_default+0x64>)
 800b374:	2250      	movs	r2, #80	@ 0x50
 800b376:	4640      	mov	r0, r8
 800b378:	f00b f82b 	bl	80163d2 <memcpy>
 800b37c:	f8cd 8000 	str.w	r8, [sp]
 800b380:	463b      	mov	r3, r7
 800b382:	4632      	mov	r2, r6
 800b384:	4629      	mov	r1, r5
 800b386:	4620      	mov	r0, r4
 800b388:	f004 fc42 	bl	800fc10 <rcl_subscription_init>
 800b38c:	b910      	cbnz	r0, 800b394 <rclc_subscription_init_default+0x48>
 800b38e:	b020      	add	sp, #128	@ 0x80
 800b390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b394:	9003      	str	r0, [sp, #12]
 800b396:	f000 f873 	bl	800b480 <rcutils_reset_error>
 800b39a:	9803      	ldr	r0, [sp, #12]
 800b39c:	b020      	add	sp, #128	@ 0x80
 800b39e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3a2:	200b      	movs	r0, #11
 800b3a4:	b020      	add	sp, #128	@ 0x80
 800b3a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3aa:	200b      	movs	r0, #11
 800b3ac:	4770      	bx	lr
 800b3ae:	bf00      	nop
 800b3b0:	08017578 	.word	0x08017578

0800b3b4 <__default_zero_allocate>:
 800b3b4:	f00a bb5a 	b.w	8015a6c <calloc>

0800b3b8 <__default_reallocate>:
 800b3b8:	f00a bce6 	b.w	8015d88 <realloc>

0800b3bc <__default_deallocate>:
 800b3bc:	f00a bbc2 	b.w	8015b44 <free>

0800b3c0 <__default_allocate>:
 800b3c0:	f00a bbb8 	b.w	8015b34 <malloc>

0800b3c4 <rcutils_get_zero_initialized_allocator>:
 800b3c4:	b510      	push	{r4, lr}
 800b3c6:	4c05      	ldr	r4, [pc, #20]	@ (800b3dc <rcutils_get_zero_initialized_allocator+0x18>)
 800b3c8:	4686      	mov	lr, r0
 800b3ca:	4684      	mov	ip, r0
 800b3cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b3ce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b3d2:	6823      	ldr	r3, [r4, #0]
 800b3d4:	f8cc 3000 	str.w	r3, [ip]
 800b3d8:	4670      	mov	r0, lr
 800b3da:	bd10      	pop	{r4, pc}
 800b3dc:	080175c8 	.word	0x080175c8

0800b3e0 <rcutils_set_default_allocator>:
 800b3e0:	b1a8      	cbz	r0, 800b40e <rcutils_set_default_allocator+0x2e>
 800b3e2:	6802      	ldr	r2, [r0, #0]
 800b3e4:	b1a2      	cbz	r2, 800b410 <rcutils_set_default_allocator+0x30>
 800b3e6:	6841      	ldr	r1, [r0, #4]
 800b3e8:	b1a1      	cbz	r1, 800b414 <rcutils_set_default_allocator+0x34>
 800b3ea:	b410      	push	{r4}
 800b3ec:	68c4      	ldr	r4, [r0, #12]
 800b3ee:	b164      	cbz	r4, 800b40a <rcutils_set_default_allocator+0x2a>
 800b3f0:	6880      	ldr	r0, [r0, #8]
 800b3f2:	b138      	cbz	r0, 800b404 <rcutils_set_default_allocator+0x24>
 800b3f4:	4b08      	ldr	r3, [pc, #32]	@ (800b418 <rcutils_set_default_allocator+0x38>)
 800b3f6:	601a      	str	r2, [r3, #0]
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800b3fe:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800b402:	2001      	movs	r0, #1
 800b404:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b408:	4770      	bx	lr
 800b40a:	4620      	mov	r0, r4
 800b40c:	e7fa      	b.n	800b404 <rcutils_set_default_allocator+0x24>
 800b40e:	4770      	bx	lr
 800b410:	4610      	mov	r0, r2
 800b412:	4770      	bx	lr
 800b414:	4608      	mov	r0, r1
 800b416:	4770      	bx	lr
 800b418:	200001bc 	.word	0x200001bc

0800b41c <rcutils_get_default_allocator>:
 800b41c:	b510      	push	{r4, lr}
 800b41e:	4c05      	ldr	r4, [pc, #20]	@ (800b434 <rcutils_get_default_allocator+0x18>)
 800b420:	4686      	mov	lr, r0
 800b422:	4684      	mov	ip, r0
 800b424:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b426:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b42a:	6823      	ldr	r3, [r4, #0]
 800b42c:	f8cc 3000 	str.w	r3, [ip]
 800b430:	4670      	mov	r0, lr
 800b432:	bd10      	pop	{r4, pc}
 800b434:	200001bc 	.word	0x200001bc

0800b438 <rcutils_allocator_is_valid>:
 800b438:	b158      	cbz	r0, 800b452 <rcutils_allocator_is_valid+0x1a>
 800b43a:	6803      	ldr	r3, [r0, #0]
 800b43c:	b143      	cbz	r3, 800b450 <rcutils_allocator_is_valid+0x18>
 800b43e:	6843      	ldr	r3, [r0, #4]
 800b440:	b133      	cbz	r3, 800b450 <rcutils_allocator_is_valid+0x18>
 800b442:	68c3      	ldr	r3, [r0, #12]
 800b444:	b123      	cbz	r3, 800b450 <rcutils_allocator_is_valid+0x18>
 800b446:	6880      	ldr	r0, [r0, #8]
 800b448:	3800      	subs	r0, #0
 800b44a:	bf18      	it	ne
 800b44c:	2001      	movne	r0, #1
 800b44e:	4770      	bx	lr
 800b450:	4618      	mov	r0, r3
 800b452:	4770      	bx	lr

0800b454 <rcutils_get_error_string>:
 800b454:	4b06      	ldr	r3, [pc, #24]	@ (800b470 <rcutils_get_error_string+0x1c>)
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	b13b      	cbz	r3, 800b46a <rcutils_get_error_string+0x16>
 800b45a:	4b06      	ldr	r3, [pc, #24]	@ (800b474 <rcutils_get_error_string+0x20>)
 800b45c:	781a      	ldrb	r2, [r3, #0]
 800b45e:	b90a      	cbnz	r2, 800b464 <rcutils_get_error_string+0x10>
 800b460:	2201      	movs	r2, #1
 800b462:	701a      	strb	r2, [r3, #0]
 800b464:	4b04      	ldr	r3, [pc, #16]	@ (800b478 <rcutils_get_error_string+0x24>)
 800b466:	7818      	ldrb	r0, [r3, #0]
 800b468:	4770      	bx	lr
 800b46a:	4b04      	ldr	r3, [pc, #16]	@ (800b47c <rcutils_get_error_string+0x28>)
 800b46c:	7818      	ldrb	r0, [r3, #0]
 800b46e:	4770      	bx	lr
 800b470:	20009248 	.word	0x20009248
 800b474:	20009261 	.word	0x20009261
 800b478:	20009260 	.word	0x20009260
 800b47c:	080175dc 	.word	0x080175dc

0800b480 <rcutils_reset_error>:
 800b480:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800b4a0 <rcutils_reset_error+0x20>
 800b484:	4a08      	ldr	r2, [pc, #32]	@ (800b4a8 <rcutils_reset_error+0x28>)
 800b486:	4809      	ldr	r0, [pc, #36]	@ (800b4ac <rcutils_reset_error+0x2c>)
 800b488:	4909      	ldr	r1, [pc, #36]	@ (800b4b0 <rcutils_reset_error+0x30>)
 800b48a:	2300      	movs	r3, #0
 800b48c:	8013      	strh	r3, [r2, #0]
 800b48e:	ed82 7b02 	vstr	d7, [r2, #8]
 800b492:	4a08      	ldr	r2, [pc, #32]	@ (800b4b4 <rcutils_reset_error+0x34>)
 800b494:	7003      	strb	r3, [r0, #0]
 800b496:	700b      	strb	r3, [r1, #0]
 800b498:	7013      	strb	r3, [r2, #0]
 800b49a:	4770      	bx	lr
 800b49c:	f3af 8000 	nop.w
	...
 800b4a8:	20009250 	.word	0x20009250
 800b4ac:	20009261 	.word	0x20009261
 800b4b0:	20009260 	.word	0x20009260
 800b4b4:	20009248 	.word	0x20009248

0800b4b8 <rcutils_system_time_now>:
 800b4b8:	b308      	cbz	r0, 800b4fe <rcutils_system_time_now+0x46>
 800b4ba:	b570      	push	{r4, r5, r6, lr}
 800b4bc:	b084      	sub	sp, #16
 800b4be:	4604      	mov	r4, r0
 800b4c0:	4669      	mov	r1, sp
 800b4c2:	2001      	movs	r0, #1
 800b4c4:	f7f6 fe10 	bl	80020e8 <clock_gettime>
 800b4c8:	e9dd 3500 	ldrd	r3, r5, [sp]
 800b4cc:	2d00      	cmp	r5, #0
 800b4ce:	db13      	blt.n	800b4f8 <rcutils_system_time_now+0x40>
 800b4d0:	9902      	ldr	r1, [sp, #8]
 800b4d2:	2900      	cmp	r1, #0
 800b4d4:	db0d      	blt.n	800b4f2 <rcutils_system_time_now+0x3a>
 800b4d6:	4e0b      	ldr	r6, [pc, #44]	@ (800b504 <rcutils_system_time_now+0x4c>)
 800b4d8:	fba3 3206 	umull	r3, r2, r3, r6
 800b4dc:	185b      	adds	r3, r3, r1
 800b4de:	fb06 2205 	mla	r2, r6, r5, r2
 800b4e2:	f04f 0000 	mov.w	r0, #0
 800b4e6:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800b4ea:	e9c4 3200 	strd	r3, r2, [r4]
 800b4ee:	b004      	add	sp, #16
 800b4f0:	bd70      	pop	{r4, r5, r6, pc}
 800b4f2:	ea53 0205 	orrs.w	r2, r3, r5
 800b4f6:	d1ee      	bne.n	800b4d6 <rcutils_system_time_now+0x1e>
 800b4f8:	2002      	movs	r0, #2
 800b4fa:	b004      	add	sp, #16
 800b4fc:	bd70      	pop	{r4, r5, r6, pc}
 800b4fe:	200b      	movs	r0, #11
 800b500:	4770      	bx	lr
 800b502:	bf00      	nop
 800b504:	3b9aca00 	.word	0x3b9aca00

0800b508 <rcutils_steady_time_now>:
 800b508:	b308      	cbz	r0, 800b54e <rcutils_steady_time_now+0x46>
 800b50a:	b570      	push	{r4, r5, r6, lr}
 800b50c:	b084      	sub	sp, #16
 800b50e:	4604      	mov	r4, r0
 800b510:	4669      	mov	r1, sp
 800b512:	2000      	movs	r0, #0
 800b514:	f7f6 fde8 	bl	80020e8 <clock_gettime>
 800b518:	e9dd 3500 	ldrd	r3, r5, [sp]
 800b51c:	2d00      	cmp	r5, #0
 800b51e:	db13      	blt.n	800b548 <rcutils_steady_time_now+0x40>
 800b520:	9902      	ldr	r1, [sp, #8]
 800b522:	2900      	cmp	r1, #0
 800b524:	db0d      	blt.n	800b542 <rcutils_steady_time_now+0x3a>
 800b526:	4e0b      	ldr	r6, [pc, #44]	@ (800b554 <rcutils_steady_time_now+0x4c>)
 800b528:	fba3 3206 	umull	r3, r2, r3, r6
 800b52c:	185b      	adds	r3, r3, r1
 800b52e:	fb06 2205 	mla	r2, r6, r5, r2
 800b532:	f04f 0000 	mov.w	r0, #0
 800b536:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800b53a:	e9c4 3200 	strd	r3, r2, [r4]
 800b53e:	b004      	add	sp, #16
 800b540:	bd70      	pop	{r4, r5, r6, pc}
 800b542:	ea53 0205 	orrs.w	r2, r3, r5
 800b546:	d1ee      	bne.n	800b526 <rcutils_steady_time_now+0x1e>
 800b548:	2002      	movs	r0, #2
 800b54a:	b004      	add	sp, #16
 800b54c:	bd70      	pop	{r4, r5, r6, pc}
 800b54e:	200b      	movs	r0, #11
 800b550:	4770      	bx	lr
 800b552:	bf00      	nop
 800b554:	3b9aca00 	.word	0x3b9aca00

0800b558 <rmw_get_default_publisher_options>:
 800b558:	2200      	movs	r2, #0
 800b55a:	6002      	str	r2, [r0, #0]
 800b55c:	7102      	strb	r2, [r0, #4]
 800b55e:	4770      	bx	lr

0800b560 <rmw_uros_set_custom_transport>:
 800b560:	b470      	push	{r4, r5, r6}
 800b562:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800b566:	b162      	cbz	r2, 800b582 <rmw_uros_set_custom_transport+0x22>
 800b568:	b15b      	cbz	r3, 800b582 <rmw_uros_set_custom_transport+0x22>
 800b56a:	b155      	cbz	r5, 800b582 <rmw_uros_set_custom_transport+0x22>
 800b56c:	b14e      	cbz	r6, 800b582 <rmw_uros_set_custom_transport+0x22>
 800b56e:	4c06      	ldr	r4, [pc, #24]	@ (800b588 <rmw_uros_set_custom_transport+0x28>)
 800b570:	7020      	strb	r0, [r4, #0]
 800b572:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800b576:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b57a:	6166      	str	r6, [r4, #20]
 800b57c:	2000      	movs	r0, #0
 800b57e:	bc70      	pop	{r4, r5, r6}
 800b580:	4770      	bx	lr
 800b582:	200b      	movs	r0, #11
 800b584:	bc70      	pop	{r4, r5, r6}
 800b586:	4770      	bx	lr
 800b588:	20009264 	.word	0x20009264

0800b58c <flush_session>:
 800b58c:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800b58e:	f001 bcdf 	b.w	800cf50 <uxr_run_session_until_confirm_delivery>
 800b592:	bf00      	nop

0800b594 <rmw_publish>:
 800b594:	2800      	cmp	r0, #0
 800b596:	d053      	beq.n	800b640 <rmw_publish+0xac>
 800b598:	b570      	push	{r4, r5, r6, lr}
 800b59a:	460d      	mov	r5, r1
 800b59c:	b08e      	sub	sp, #56	@ 0x38
 800b59e:	2900      	cmp	r1, #0
 800b5a0:	d04b      	beq.n	800b63a <rmw_publish+0xa6>
 800b5a2:	4604      	mov	r4, r0
 800b5a4:	6800      	ldr	r0, [r0, #0]
 800b5a6:	f000 fced 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 800b5aa:	2800      	cmp	r0, #0
 800b5ac:	d045      	beq.n	800b63a <rmw_publish+0xa6>
 800b5ae:	6866      	ldr	r6, [r4, #4]
 800b5b0:	2e00      	cmp	r6, #0
 800b5b2:	d042      	beq.n	800b63a <rmw_publish+0xa6>
 800b5b4:	69b4      	ldr	r4, [r6, #24]
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	6923      	ldr	r3, [r4, #16]
 800b5ba:	4798      	blx	r3
 800b5bc:	69f3      	ldr	r3, [r6, #28]
 800b5be:	9005      	str	r0, [sp, #20]
 800b5c0:	b113      	cbz	r3, 800b5c8 <rmw_publish+0x34>
 800b5c2:	a805      	add	r0, sp, #20
 800b5c4:	4798      	blx	r3
 800b5c6:	9805      	ldr	r0, [sp, #20]
 800b5c8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	9000      	str	r0, [sp, #0]
 800b5d0:	6972      	ldr	r2, [r6, #20]
 800b5d2:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800b5d4:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800b5d8:	ab06      	add	r3, sp, #24
 800b5da:	f002 faa5 	bl	800db28 <uxr_prepare_output_stream>
 800b5de:	b1d8      	cbz	r0, 800b618 <rmw_publish+0x84>
 800b5e0:	68a3      	ldr	r3, [r4, #8]
 800b5e2:	a906      	add	r1, sp, #24
 800b5e4:	4628      	mov	r0, r5
 800b5e6:	4798      	blx	r3
 800b5e8:	6a33      	ldr	r3, [r6, #32]
 800b5ea:	4604      	mov	r4, r0
 800b5ec:	b10b      	cbz	r3, 800b5f2 <rmw_publish+0x5e>
 800b5ee:	a806      	add	r0, sp, #24
 800b5f0:	4798      	blx	r3
 800b5f2:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800b5fc:	d022      	beq.n	800b644 <rmw_publish+0xb0>
 800b5fe:	6918      	ldr	r0, [r3, #16]
 800b600:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800b602:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800b606:	f001 fca3 	bl	800cf50 <uxr_run_session_until_confirm_delivery>
 800b60a:	4020      	ands	r0, r4
 800b60c:	b2c4      	uxtb	r4, r0
 800b60e:	f084 0001 	eor.w	r0, r4, #1
 800b612:	b2c0      	uxtb	r0, r0
 800b614:	b00e      	add	sp, #56	@ 0x38
 800b616:	bd70      	pop	{r4, r5, r6, pc}
 800b618:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800b61c:	6918      	ldr	r0, [r3, #16]
 800b61e:	9b05      	ldr	r3, [sp, #20]
 800b620:	9300      	str	r3, [sp, #0]
 800b622:	4b0b      	ldr	r3, [pc, #44]	@ (800b650 <rmw_publish+0xbc>)
 800b624:	9301      	str	r3, [sp, #4]
 800b626:	9602      	str	r6, [sp, #8]
 800b628:	6972      	ldr	r2, [r6, #20]
 800b62a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800b62c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800b630:	ab06      	add	r3, sp, #24
 800b632:	f002 faa9 	bl	800db88 <uxr_prepare_output_stream_fragmented>
 800b636:	2800      	cmp	r0, #0
 800b638:	d1d2      	bne.n	800b5e0 <rmw_publish+0x4c>
 800b63a:	2001      	movs	r0, #1
 800b63c:	b00e      	add	sp, #56	@ 0x38
 800b63e:	bd70      	pop	{r4, r5, r6, pc}
 800b640:	2001      	movs	r0, #1
 800b642:	4770      	bx	lr
 800b644:	6918      	ldr	r0, [r3, #16]
 800b646:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800b64a:	f001 f8c1 	bl	800c7d0 <uxr_flash_output_streams>
 800b64e:	e7de      	b.n	800b60e <rmw_publish+0x7a>
 800b650:	0800b58d 	.word	0x0800b58d

0800b654 <rmw_create_publisher>:
 800b654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b658:	b087      	sub	sp, #28
 800b65a:	2800      	cmp	r0, #0
 800b65c:	f000 80cc 	beq.w	800b7f8 <rmw_create_publisher+0x1a4>
 800b660:	460e      	mov	r6, r1
 800b662:	2900      	cmp	r1, #0
 800b664:	f000 80c8 	beq.w	800b7f8 <rmw_create_publisher+0x1a4>
 800b668:	4604      	mov	r4, r0
 800b66a:	6800      	ldr	r0, [r0, #0]
 800b66c:	4615      	mov	r5, r2
 800b66e:	4698      	mov	r8, r3
 800b670:	f000 fc88 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 800b674:	2800      	cmp	r0, #0
 800b676:	f000 80bf 	beq.w	800b7f8 <rmw_create_publisher+0x1a4>
 800b67a:	2d00      	cmp	r5, #0
 800b67c:	f000 80bc 	beq.w	800b7f8 <rmw_create_publisher+0x1a4>
 800b680:	782b      	ldrb	r3, [r5, #0]
 800b682:	2b00      	cmp	r3, #0
 800b684:	f000 80b8 	beq.w	800b7f8 <rmw_create_publisher+0x1a4>
 800b688:	f1b8 0f00 	cmp.w	r8, #0
 800b68c:	f000 80b4 	beq.w	800b7f8 <rmw_create_publisher+0x1a4>
 800b690:	485c      	ldr	r0, [pc, #368]	@ (800b804 <rmw_create_publisher+0x1b0>)
 800b692:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b696:	f006 febb 	bl	8012410 <get_memory>
 800b69a:	2800      	cmp	r0, #0
 800b69c:	f000 80ac 	beq.w	800b7f8 <rmw_create_publisher+0x1a4>
 800b6a0:	6884      	ldr	r4, [r0, #8]
 800b6a2:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800b6a6:	f006 ff1b 	bl	80124e0 <rmw_get_implementation_identifier>
 800b6aa:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800b6ae:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800b6b2:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800b6b6:	4628      	mov	r0, r5
 800b6b8:	f7f4 fd9c 	bl	80001f4 <strlen>
 800b6bc:	3001      	adds	r0, #1
 800b6be:	283c      	cmp	r0, #60	@ 0x3c
 800b6c0:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800b6c4:	f200 8091 	bhi.w	800b7ea <rmw_create_publisher+0x196>
 800b6c8:	4a4f      	ldr	r2, [pc, #316]	@ (800b808 <rmw_create_publisher+0x1b4>)
 800b6ca:	462b      	mov	r3, r5
 800b6cc:	213c      	movs	r1, #60	@ 0x3c
 800b6ce:	4650      	mov	r0, sl
 800b6d0:	f00a fcdc 	bl	801608c <sniprintf>
 800b6d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b6d8:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800b6da:	4641      	mov	r1, r8
 800b6dc:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800b6e0:	2250      	movs	r2, #80	@ 0x50
 800b6e2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800b6e6:	f00a fe74 	bl	80163d2 <memcpy>
 800b6ea:	f898 3008 	ldrb.w	r3, [r8, #8]
 800b6ee:	4947      	ldr	r1, [pc, #284]	@ (800b80c <rmw_create_publisher+0x1b8>)
 800b6f0:	2b02      	cmp	r3, #2
 800b6f2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b6f6:	bf0c      	ite	eq
 800b6f8:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800b6fc:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800b700:	67a3      	str	r3, [r4, #120]	@ 0x78
 800b702:	2300      	movs	r3, #0
 800b704:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800b708:	4630      	mov	r0, r6
 800b70a:	f000 fc49 	bl	800bfa0 <get_message_typesupport_handle>
 800b70e:	2800      	cmp	r0, #0
 800b710:	d06b      	beq.n	800b7ea <rmw_create_publisher+0x196>
 800b712:	6842      	ldr	r2, [r0, #4]
 800b714:	61a2      	str	r2, [r4, #24]
 800b716:	2a00      	cmp	r2, #0
 800b718:	d067      	beq.n	800b7ea <rmw_create_publisher+0x196>
 800b71a:	4629      	mov	r1, r5
 800b71c:	4643      	mov	r3, r8
 800b71e:	4648      	mov	r0, r9
 800b720:	f007 f944 	bl	80129ac <create_topic>
 800b724:	6260      	str	r0, [r4, #36]	@ 0x24
 800b726:	2800      	cmp	r0, #0
 800b728:	d063      	beq.n	800b7f2 <rmw_create_publisher+0x19e>
 800b72a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b72e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b732:	2103      	movs	r1, #3
 800b734:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800b738:	1c42      	adds	r2, r0, #1
 800b73a:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800b73e:	f000 fef9 	bl	800c534 <uxr_object_id>
 800b742:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800b746:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b74a:	6120      	str	r0, [r4, #16]
 800b74c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800b750:	6910      	ldr	r0, [r2, #16]
 800b752:	2506      	movs	r5, #6
 800b754:	9500      	str	r5, [sp, #0]
 800b756:	6819      	ldr	r1, [r3, #0]
 800b758:	6922      	ldr	r2, [r4, #16]
 800b75a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800b75e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800b762:	f000 fd99 	bl	800c298 <uxr_buffer_create_publisher_bin>
 800b766:	4602      	mov	r2, r0
 800b768:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800b76c:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800b770:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800b774:	f000 fb86 	bl	800be84 <run_xrce_session>
 800b778:	b3b8      	cbz	r0, 800b7ea <rmw_create_publisher+0x196>
 800b77a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b77e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b782:	2105      	movs	r1, #5
 800b784:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800b788:	1c42      	adds	r2, r0, #1
 800b78a:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800b78e:	f000 fed1 	bl	800c534 <uxr_object_id>
 800b792:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800b796:	6160      	str	r0, [r4, #20]
 800b798:	691e      	ldr	r6, [r3, #16]
 800b79a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b79e:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800b7a2:	f10d 0a10 	add.w	sl, sp, #16
 800b7a6:	4641      	mov	r1, r8
 800b7a8:	4650      	mov	r0, sl
 800b7aa:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800b7ae:	f000 fb85 	bl	800bebc <convert_qos_profile>
 800b7b2:	9503      	str	r5, [sp, #12]
 800b7b4:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800b7b8:	9001      	str	r0, [sp, #4]
 800b7ba:	f8ad 1008 	strh.w	r1, [sp, #8]
 800b7be:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b7c2:	9300      	str	r3, [sp, #0]
 800b7c4:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800b7c8:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800b7cc:	f8d8 1000 	ldr.w	r1, [r8]
 800b7d0:	4630      	mov	r0, r6
 800b7d2:	f000 fdc1 	bl	800c358 <uxr_buffer_create_datawriter_bin>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800b7dc:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800b7e0:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800b7e4:	f000 fb4e 	bl	800be84 <run_xrce_session>
 800b7e8:	b938      	cbnz	r0, 800b7fa <rmw_create_publisher+0x1a6>
 800b7ea:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b7ec:	b108      	cbz	r0, 800b7f2 <rmw_create_publisher+0x19e>
 800b7ee:	f000 fa47 	bl	800bc80 <rmw_uxrce_fini_topic_memory>
 800b7f2:	4638      	mov	r0, r7
 800b7f4:	f000 f9ec 	bl	800bbd0 <rmw_uxrce_fini_publisher_memory>
 800b7f8:	2700      	movs	r7, #0
 800b7fa:	4638      	mov	r0, r7
 800b7fc:	b007      	add	sp, #28
 800b7fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b802:	bf00      	nop
 800b804:	2000db5c 	.word	0x2000db5c
 800b808:	080175f0 	.word	0x080175f0
 800b80c:	08017380 	.word	0x08017380

0800b810 <rmw_publisher_get_actual_qos>:
 800b810:	b150      	cbz	r0, 800b828 <rmw_publisher_get_actual_qos+0x18>
 800b812:	b508      	push	{r3, lr}
 800b814:	460b      	mov	r3, r1
 800b816:	b149      	cbz	r1, 800b82c <rmw_publisher_get_actual_qos+0x1c>
 800b818:	6841      	ldr	r1, [r0, #4]
 800b81a:	2250      	movs	r2, #80	@ 0x50
 800b81c:	3128      	adds	r1, #40	@ 0x28
 800b81e:	4618      	mov	r0, r3
 800b820:	f00a fdd7 	bl	80163d2 <memcpy>
 800b824:	2000      	movs	r0, #0
 800b826:	bd08      	pop	{r3, pc}
 800b828:	200b      	movs	r0, #11
 800b82a:	4770      	bx	lr
 800b82c:	200b      	movs	r0, #11
 800b82e:	bd08      	pop	{r3, pc}

0800b830 <rmw_destroy_publisher>:
 800b830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b832:	b128      	cbz	r0, 800b840 <rmw_destroy_publisher+0x10>
 800b834:	4604      	mov	r4, r0
 800b836:	6800      	ldr	r0, [r0, #0]
 800b838:	460d      	mov	r5, r1
 800b83a:	f000 fba3 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 800b83e:	b910      	cbnz	r0, 800b846 <rmw_destroy_publisher+0x16>
 800b840:	2401      	movs	r4, #1
 800b842:	4620      	mov	r0, r4
 800b844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b846:	6863      	ldr	r3, [r4, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d0f9      	beq.n	800b840 <rmw_destroy_publisher+0x10>
 800b84c:	2d00      	cmp	r5, #0
 800b84e:	d0f7      	beq.n	800b840 <rmw_destroy_publisher+0x10>
 800b850:	6828      	ldr	r0, [r5, #0]
 800b852:	f000 fb97 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 800b856:	2800      	cmp	r0, #0
 800b858:	d0f2      	beq.n	800b840 <rmw_destroy_publisher+0x10>
 800b85a:	686c      	ldr	r4, [r5, #4]
 800b85c:	2c00      	cmp	r4, #0
 800b85e:	d0ef      	beq.n	800b840 <rmw_destroy_publisher+0x10>
 800b860:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b862:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800b866:	f007 f8f1 	bl	8012a4c <destroy_topic>
 800b86a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800b86e:	6962      	ldr	r2, [r4, #20]
 800b870:	6918      	ldr	r0, [r3, #16]
 800b872:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800b876:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800b87a:	6819      	ldr	r1, [r3, #0]
 800b87c:	f000 fc58 	bl	800c130 <uxr_buffer_delete_entity>
 800b880:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800b884:	6922      	ldr	r2, [r4, #16]
 800b886:	691b      	ldr	r3, [r3, #16]
 800b888:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800b88c:	4604      	mov	r4, r0
 800b88e:	6809      	ldr	r1, [r1, #0]
 800b890:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800b894:	f000 fc4c 	bl	800c130 <uxr_buffer_delete_entity>
 800b898:	693e      	ldr	r6, [r7, #16]
 800b89a:	4622      	mov	r2, r4
 800b89c:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800b8a0:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800b8a4:	4604      	mov	r4, r0
 800b8a6:	4630      	mov	r0, r6
 800b8a8:	f000 faec 	bl	800be84 <run_xrce_session>
 800b8ac:	693e      	ldr	r6, [r7, #16]
 800b8ae:	4622      	mov	r2, r4
 800b8b0:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800b8b4:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800b8b8:	4604      	mov	r4, r0
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	f000 fae2 	bl	800be84 <run_xrce_session>
 800b8c0:	b12c      	cbz	r4, 800b8ce <rmw_destroy_publisher+0x9e>
 800b8c2:	b120      	cbz	r0, 800b8ce <rmw_destroy_publisher+0x9e>
 800b8c4:	2400      	movs	r4, #0
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	f000 f982 	bl	800bbd0 <rmw_uxrce_fini_publisher_memory>
 800b8cc:	e7b9      	b.n	800b842 <rmw_destroy_publisher+0x12>
 800b8ce:	2402      	movs	r4, #2
 800b8d0:	e7f9      	b.n	800b8c6 <rmw_destroy_publisher+0x96>
 800b8d2:	bf00      	nop

0800b8d4 <rmw_uxrce_init_service_memory>:
 800b8d4:	b1e2      	cbz	r2, 800b910 <rmw_uxrce_init_service_memory+0x3c>
 800b8d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8da:	7b05      	ldrb	r5, [r0, #12]
 800b8dc:	4606      	mov	r6, r0
 800b8de:	b9ad      	cbnz	r5, 800b90c <rmw_uxrce_init_service_memory+0x38>
 800b8e0:	23c8      	movs	r3, #200	@ 0xc8
 800b8e2:	e9c0 5500 	strd	r5, r5, [r0]
 800b8e6:	6083      	str	r3, [r0, #8]
 800b8e8:	f240 1301 	movw	r3, #257	@ 0x101
 800b8ec:	4617      	mov	r7, r2
 800b8ee:	8183      	strh	r3, [r0, #12]
 800b8f0:	460c      	mov	r4, r1
 800b8f2:	46a8      	mov	r8, r5
 800b8f4:	4621      	mov	r1, r4
 800b8f6:	4630      	mov	r0, r6
 800b8f8:	3501      	adds	r5, #1
 800b8fa:	f006 fd99 	bl	8012430 <put_memory>
 800b8fe:	42af      	cmp	r7, r5
 800b900:	60a4      	str	r4, [r4, #8]
 800b902:	f884 800c 	strb.w	r8, [r4, #12]
 800b906:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800b90a:	d1f3      	bne.n	800b8f4 <rmw_uxrce_init_service_memory+0x20>
 800b90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b910:	4770      	bx	lr
 800b912:	bf00      	nop

0800b914 <rmw_uxrce_init_client_memory>:
 800b914:	b1e2      	cbz	r2, 800b950 <rmw_uxrce_init_client_memory+0x3c>
 800b916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b91a:	7b05      	ldrb	r5, [r0, #12]
 800b91c:	4606      	mov	r6, r0
 800b91e:	b9ad      	cbnz	r5, 800b94c <rmw_uxrce_init_client_memory+0x38>
 800b920:	23c8      	movs	r3, #200	@ 0xc8
 800b922:	e9c0 5500 	strd	r5, r5, [r0]
 800b926:	6083      	str	r3, [r0, #8]
 800b928:	f240 1301 	movw	r3, #257	@ 0x101
 800b92c:	4617      	mov	r7, r2
 800b92e:	8183      	strh	r3, [r0, #12]
 800b930:	460c      	mov	r4, r1
 800b932:	46a8      	mov	r8, r5
 800b934:	4621      	mov	r1, r4
 800b936:	4630      	mov	r0, r6
 800b938:	3501      	adds	r5, #1
 800b93a:	f006 fd79 	bl	8012430 <put_memory>
 800b93e:	42af      	cmp	r7, r5
 800b940:	60a4      	str	r4, [r4, #8]
 800b942:	f884 800c 	strb.w	r8, [r4, #12]
 800b946:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800b94a:	d1f3      	bne.n	800b934 <rmw_uxrce_init_client_memory+0x20>
 800b94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b950:	4770      	bx	lr
 800b952:	bf00      	nop

0800b954 <rmw_uxrce_init_publisher_memory>:
 800b954:	b1e2      	cbz	r2, 800b990 <rmw_uxrce_init_publisher_memory+0x3c>
 800b956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b95a:	7b05      	ldrb	r5, [r0, #12]
 800b95c:	4606      	mov	r6, r0
 800b95e:	b9ad      	cbnz	r5, 800b98c <rmw_uxrce_init_publisher_memory+0x38>
 800b960:	23d8      	movs	r3, #216	@ 0xd8
 800b962:	e9c0 5500 	strd	r5, r5, [r0]
 800b966:	6083      	str	r3, [r0, #8]
 800b968:	f240 1301 	movw	r3, #257	@ 0x101
 800b96c:	4617      	mov	r7, r2
 800b96e:	8183      	strh	r3, [r0, #12]
 800b970:	460c      	mov	r4, r1
 800b972:	46a8      	mov	r8, r5
 800b974:	4621      	mov	r1, r4
 800b976:	4630      	mov	r0, r6
 800b978:	3501      	adds	r5, #1
 800b97a:	f006 fd59 	bl	8012430 <put_memory>
 800b97e:	42af      	cmp	r7, r5
 800b980:	60a4      	str	r4, [r4, #8]
 800b982:	f884 800c 	strb.w	r8, [r4, #12]
 800b986:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800b98a:	d1f3      	bne.n	800b974 <rmw_uxrce_init_publisher_memory+0x20>
 800b98c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b990:	4770      	bx	lr
 800b992:	bf00      	nop

0800b994 <rmw_uxrce_init_subscription_memory>:
 800b994:	b1e2      	cbz	r2, 800b9d0 <rmw_uxrce_init_subscription_memory+0x3c>
 800b996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b99a:	7b05      	ldrb	r5, [r0, #12]
 800b99c:	4606      	mov	r6, r0
 800b99e:	b9ad      	cbnz	r5, 800b9cc <rmw_uxrce_init_subscription_memory+0x38>
 800b9a0:	23d8      	movs	r3, #216	@ 0xd8
 800b9a2:	e9c0 5500 	strd	r5, r5, [r0]
 800b9a6:	6083      	str	r3, [r0, #8]
 800b9a8:	f240 1301 	movw	r3, #257	@ 0x101
 800b9ac:	4617      	mov	r7, r2
 800b9ae:	8183      	strh	r3, [r0, #12]
 800b9b0:	460c      	mov	r4, r1
 800b9b2:	46a8      	mov	r8, r5
 800b9b4:	4621      	mov	r1, r4
 800b9b6:	4630      	mov	r0, r6
 800b9b8:	3501      	adds	r5, #1
 800b9ba:	f006 fd39 	bl	8012430 <put_memory>
 800b9be:	42af      	cmp	r7, r5
 800b9c0:	60a4      	str	r4, [r4, #8]
 800b9c2:	f884 800c 	strb.w	r8, [r4, #12]
 800b9c6:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800b9ca:	d1f3      	bne.n	800b9b4 <rmw_uxrce_init_subscription_memory+0x20>
 800b9cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9d0:	4770      	bx	lr
 800b9d2:	bf00      	nop

0800b9d4 <rmw_uxrce_init_node_memory>:
 800b9d4:	b1e2      	cbz	r2, 800ba10 <rmw_uxrce_init_node_memory+0x3c>
 800b9d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9da:	7b05      	ldrb	r5, [r0, #12]
 800b9dc:	4606      	mov	r6, r0
 800b9de:	b9ad      	cbnz	r5, 800ba0c <rmw_uxrce_init_node_memory+0x38>
 800b9e0:	23a4      	movs	r3, #164	@ 0xa4
 800b9e2:	e9c0 5500 	strd	r5, r5, [r0]
 800b9e6:	6083      	str	r3, [r0, #8]
 800b9e8:	f240 1301 	movw	r3, #257	@ 0x101
 800b9ec:	4617      	mov	r7, r2
 800b9ee:	8183      	strh	r3, [r0, #12]
 800b9f0:	460c      	mov	r4, r1
 800b9f2:	46a8      	mov	r8, r5
 800b9f4:	4621      	mov	r1, r4
 800b9f6:	4630      	mov	r0, r6
 800b9f8:	3501      	adds	r5, #1
 800b9fa:	f006 fd19 	bl	8012430 <put_memory>
 800b9fe:	42af      	cmp	r7, r5
 800ba00:	60a4      	str	r4, [r4, #8]
 800ba02:	f884 800c 	strb.w	r8, [r4, #12]
 800ba06:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800ba0a:	d1f3      	bne.n	800b9f4 <rmw_uxrce_init_node_memory+0x20>
 800ba0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba10:	4770      	bx	lr
 800ba12:	bf00      	nop

0800ba14 <rmw_uxrce_init_session_memory>:
 800ba14:	b1ea      	cbz	r2, 800ba52 <rmw_uxrce_init_session_memory+0x3e>
 800ba16:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba1a:	7b05      	ldrb	r5, [r0, #12]
 800ba1c:	4606      	mov	r6, r0
 800ba1e:	b9b5      	cbnz	r5, 800ba4e <rmw_uxrce_init_session_memory+0x3a>
 800ba20:	e9c0 5500 	strd	r5, r5, [r0]
 800ba24:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800ba28:	f240 1301 	movw	r3, #257	@ 0x101
 800ba2c:	4617      	mov	r7, r2
 800ba2e:	f8c0 8008 	str.w	r8, [r0, #8]
 800ba32:	460c      	mov	r4, r1
 800ba34:	8183      	strh	r3, [r0, #12]
 800ba36:	46a9      	mov	r9, r5
 800ba38:	4621      	mov	r1, r4
 800ba3a:	4630      	mov	r0, r6
 800ba3c:	3501      	adds	r5, #1
 800ba3e:	f006 fcf7 	bl	8012430 <put_memory>
 800ba42:	42af      	cmp	r7, r5
 800ba44:	60a4      	str	r4, [r4, #8]
 800ba46:	f884 900c 	strb.w	r9, [r4, #12]
 800ba4a:	4444      	add	r4, r8
 800ba4c:	d1f4      	bne.n	800ba38 <rmw_uxrce_init_session_memory+0x24>
 800ba4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba52:	4770      	bx	lr

0800ba54 <rmw_uxrce_init_topic_memory>:
 800ba54:	b1e2      	cbz	r2, 800ba90 <rmw_uxrce_init_topic_memory+0x3c>
 800ba56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba5a:	7b05      	ldrb	r5, [r0, #12]
 800ba5c:	4606      	mov	r6, r0
 800ba5e:	b9ad      	cbnz	r5, 800ba8c <rmw_uxrce_init_topic_memory+0x38>
 800ba60:	231c      	movs	r3, #28
 800ba62:	e9c0 5500 	strd	r5, r5, [r0]
 800ba66:	6083      	str	r3, [r0, #8]
 800ba68:	f240 1301 	movw	r3, #257	@ 0x101
 800ba6c:	4617      	mov	r7, r2
 800ba6e:	8183      	strh	r3, [r0, #12]
 800ba70:	460c      	mov	r4, r1
 800ba72:	46a8      	mov	r8, r5
 800ba74:	4621      	mov	r1, r4
 800ba76:	4630      	mov	r0, r6
 800ba78:	3501      	adds	r5, #1
 800ba7a:	f006 fcd9 	bl	8012430 <put_memory>
 800ba7e:	42af      	cmp	r7, r5
 800ba80:	60a4      	str	r4, [r4, #8]
 800ba82:	f884 800c 	strb.w	r8, [r4, #12]
 800ba86:	f104 041c 	add.w	r4, r4, #28
 800ba8a:	d1f3      	bne.n	800ba74 <rmw_uxrce_init_topic_memory+0x20>
 800ba8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba90:	4770      	bx	lr
 800ba92:	bf00      	nop

0800ba94 <rmw_uxrce_init_static_input_buffer_memory>:
 800ba94:	b1ea      	cbz	r2, 800bad2 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800ba96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba9a:	7b05      	ldrb	r5, [r0, #12]
 800ba9c:	4606      	mov	r6, r0
 800ba9e:	b9b5      	cbnz	r5, 800bace <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800baa0:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800baa4:	e9c0 5500 	strd	r5, r5, [r0]
 800baa8:	6083      	str	r3, [r0, #8]
 800baaa:	f240 1301 	movw	r3, #257	@ 0x101
 800baae:	4617      	mov	r7, r2
 800bab0:	8183      	strh	r3, [r0, #12]
 800bab2:	460c      	mov	r4, r1
 800bab4:	46a8      	mov	r8, r5
 800bab6:	4621      	mov	r1, r4
 800bab8:	4630      	mov	r0, r6
 800baba:	3501      	adds	r5, #1
 800babc:	f006 fcb8 	bl	8012430 <put_memory>
 800bac0:	42af      	cmp	r7, r5
 800bac2:	60a4      	str	r4, [r4, #8]
 800bac4:	f884 800c 	strb.w	r8, [r4, #12]
 800bac8:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800bacc:	d1f3      	bne.n	800bab6 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800bace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bad2:	4770      	bx	lr

0800bad4 <rmw_uxrce_init_init_options_impl_memory>:
 800bad4:	b1e2      	cbz	r2, 800bb10 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800bad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bada:	7b05      	ldrb	r5, [r0, #12]
 800badc:	4606      	mov	r6, r0
 800bade:	b9ad      	cbnz	r5, 800bb0c <rmw_uxrce_init_init_options_impl_memory+0x38>
 800bae0:	232c      	movs	r3, #44	@ 0x2c
 800bae2:	e9c0 5500 	strd	r5, r5, [r0]
 800bae6:	6083      	str	r3, [r0, #8]
 800bae8:	f240 1301 	movw	r3, #257	@ 0x101
 800baec:	4617      	mov	r7, r2
 800baee:	8183      	strh	r3, [r0, #12]
 800baf0:	460c      	mov	r4, r1
 800baf2:	46a8      	mov	r8, r5
 800baf4:	4621      	mov	r1, r4
 800baf6:	4630      	mov	r0, r6
 800baf8:	3501      	adds	r5, #1
 800bafa:	f006 fc99 	bl	8012430 <put_memory>
 800bafe:	42af      	cmp	r7, r5
 800bb00:	60a4      	str	r4, [r4, #8]
 800bb02:	f884 800c 	strb.w	r8, [r4, #12]
 800bb06:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800bb0a:	d1f3      	bne.n	800baf4 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800bb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop

0800bb14 <rmw_uxrce_init_wait_set_memory>:
 800bb14:	b1e2      	cbz	r2, 800bb50 <rmw_uxrce_init_wait_set_memory+0x3c>
 800bb16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb1a:	7b05      	ldrb	r5, [r0, #12]
 800bb1c:	4606      	mov	r6, r0
 800bb1e:	b9ad      	cbnz	r5, 800bb4c <rmw_uxrce_init_wait_set_memory+0x38>
 800bb20:	231c      	movs	r3, #28
 800bb22:	e9c0 5500 	strd	r5, r5, [r0]
 800bb26:	6083      	str	r3, [r0, #8]
 800bb28:	f240 1301 	movw	r3, #257	@ 0x101
 800bb2c:	4617      	mov	r7, r2
 800bb2e:	8183      	strh	r3, [r0, #12]
 800bb30:	460c      	mov	r4, r1
 800bb32:	46a8      	mov	r8, r5
 800bb34:	4621      	mov	r1, r4
 800bb36:	4630      	mov	r0, r6
 800bb38:	3501      	adds	r5, #1
 800bb3a:	f006 fc79 	bl	8012430 <put_memory>
 800bb3e:	42af      	cmp	r7, r5
 800bb40:	60a4      	str	r4, [r4, #8]
 800bb42:	f884 800c 	strb.w	r8, [r4, #12]
 800bb46:	f104 041c 	add.w	r4, r4, #28
 800bb4a:	d1f3      	bne.n	800bb34 <rmw_uxrce_init_wait_set_memory+0x20>
 800bb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb50:	4770      	bx	lr
 800bb52:	bf00      	nop

0800bb54 <rmw_uxrce_init_guard_condition_memory>:
 800bb54:	b1e2      	cbz	r2, 800bb90 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800bb56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb5a:	7b05      	ldrb	r5, [r0, #12]
 800bb5c:	4606      	mov	r6, r0
 800bb5e:	b9ad      	cbnz	r5, 800bb8c <rmw_uxrce_init_guard_condition_memory+0x38>
 800bb60:	2320      	movs	r3, #32
 800bb62:	e9c0 5500 	strd	r5, r5, [r0]
 800bb66:	6083      	str	r3, [r0, #8]
 800bb68:	f240 1301 	movw	r3, #257	@ 0x101
 800bb6c:	4617      	mov	r7, r2
 800bb6e:	8183      	strh	r3, [r0, #12]
 800bb70:	460c      	mov	r4, r1
 800bb72:	46a8      	mov	r8, r5
 800bb74:	4621      	mov	r1, r4
 800bb76:	4630      	mov	r0, r6
 800bb78:	3501      	adds	r5, #1
 800bb7a:	f006 fc59 	bl	8012430 <put_memory>
 800bb7e:	42af      	cmp	r7, r5
 800bb80:	60a4      	str	r4, [r4, #8]
 800bb82:	f884 800c 	strb.w	r8, [r4, #12]
 800bb86:	f104 0420 	add.w	r4, r4, #32
 800bb8a:	d1f3      	bne.n	800bb74 <rmw_uxrce_init_guard_condition_memory+0x20>
 800bb8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb90:	4770      	bx	lr
 800bb92:	bf00      	nop

0800bb94 <rmw_uxrce_fini_session_memory>:
 800bb94:	4601      	mov	r1, r0
 800bb96:	4801      	ldr	r0, [pc, #4]	@ (800bb9c <rmw_uxrce_fini_session_memory+0x8>)
 800bb98:	f006 bc4a 	b.w	8012430 <put_memory>
 800bb9c:	2000db7c 	.word	0x2000db7c

0800bba0 <rmw_uxrce_fini_node_memory>:
 800bba0:	b538      	push	{r3, r4, r5, lr}
 800bba2:	4604      	mov	r4, r0
 800bba4:	6800      	ldr	r0, [r0, #0]
 800bba6:	b128      	cbz	r0, 800bbb4 <rmw_uxrce_fini_node_memory+0x14>
 800bba8:	4b07      	ldr	r3, [pc, #28]	@ (800bbc8 <rmw_uxrce_fini_node_memory+0x28>)
 800bbaa:	6819      	ldr	r1, [r3, #0]
 800bbac:	f7f4 fb18 	bl	80001e0 <strcmp>
 800bbb0:	b940      	cbnz	r0, 800bbc4 <rmw_uxrce_fini_node_memory+0x24>
 800bbb2:	6020      	str	r0, [r4, #0]
 800bbb4:	6861      	ldr	r1, [r4, #4]
 800bbb6:	b129      	cbz	r1, 800bbc4 <rmw_uxrce_fini_node_memory+0x24>
 800bbb8:	2500      	movs	r5, #0
 800bbba:	4804      	ldr	r0, [pc, #16]	@ (800bbcc <rmw_uxrce_fini_node_memory+0x2c>)
 800bbbc:	610d      	str	r5, [r1, #16]
 800bbbe:	f006 fc37 	bl	8012430 <put_memory>
 800bbc2:	6065      	str	r5, [r4, #4]
 800bbc4:	bd38      	pop	{r3, r4, r5, pc}
 800bbc6:	bf00      	nop
 800bbc8:	08017d04 	.word	0x08017d04
 800bbcc:	2000db4c 	.word	0x2000db4c

0800bbd0 <rmw_uxrce_fini_publisher_memory>:
 800bbd0:	b510      	push	{r4, lr}
 800bbd2:	4604      	mov	r4, r0
 800bbd4:	6800      	ldr	r0, [r0, #0]
 800bbd6:	b128      	cbz	r0, 800bbe4 <rmw_uxrce_fini_publisher_memory+0x14>
 800bbd8:	4b06      	ldr	r3, [pc, #24]	@ (800bbf4 <rmw_uxrce_fini_publisher_memory+0x24>)
 800bbda:	6819      	ldr	r1, [r3, #0]
 800bbdc:	f7f4 fb00 	bl	80001e0 <strcmp>
 800bbe0:	b938      	cbnz	r0, 800bbf2 <rmw_uxrce_fini_publisher_memory+0x22>
 800bbe2:	6020      	str	r0, [r4, #0]
 800bbe4:	6861      	ldr	r1, [r4, #4]
 800bbe6:	b121      	cbz	r1, 800bbf2 <rmw_uxrce_fini_publisher_memory+0x22>
 800bbe8:	4803      	ldr	r0, [pc, #12]	@ (800bbf8 <rmw_uxrce_fini_publisher_memory+0x28>)
 800bbea:	f006 fc21 	bl	8012430 <put_memory>
 800bbee:	2300      	movs	r3, #0
 800bbf0:	6063      	str	r3, [r4, #4]
 800bbf2:	bd10      	pop	{r4, pc}
 800bbf4:	08017d04 	.word	0x08017d04
 800bbf8:	2000db5c 	.word	0x2000db5c

0800bbfc <rmw_uxrce_fini_subscription_memory>:
 800bbfc:	b510      	push	{r4, lr}
 800bbfe:	4604      	mov	r4, r0
 800bc00:	6800      	ldr	r0, [r0, #0]
 800bc02:	b128      	cbz	r0, 800bc10 <rmw_uxrce_fini_subscription_memory+0x14>
 800bc04:	4b06      	ldr	r3, [pc, #24]	@ (800bc20 <rmw_uxrce_fini_subscription_memory+0x24>)
 800bc06:	6819      	ldr	r1, [r3, #0]
 800bc08:	f7f4 faea 	bl	80001e0 <strcmp>
 800bc0c:	b938      	cbnz	r0, 800bc1e <rmw_uxrce_fini_subscription_memory+0x22>
 800bc0e:	6020      	str	r0, [r4, #0]
 800bc10:	6861      	ldr	r1, [r4, #4]
 800bc12:	b121      	cbz	r1, 800bc1e <rmw_uxrce_fini_subscription_memory+0x22>
 800bc14:	4803      	ldr	r0, [pc, #12]	@ (800bc24 <rmw_uxrce_fini_subscription_memory+0x28>)
 800bc16:	f006 fc0b 	bl	8012430 <put_memory>
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	6063      	str	r3, [r4, #4]
 800bc1e:	bd10      	pop	{r4, pc}
 800bc20:	08017d04 	.word	0x08017d04
 800bc24:	2000db9c 	.word	0x2000db9c

0800bc28 <rmw_uxrce_fini_service_memory>:
 800bc28:	b510      	push	{r4, lr}
 800bc2a:	4604      	mov	r4, r0
 800bc2c:	6800      	ldr	r0, [r0, #0]
 800bc2e:	b128      	cbz	r0, 800bc3c <rmw_uxrce_fini_service_memory+0x14>
 800bc30:	4b06      	ldr	r3, [pc, #24]	@ (800bc4c <rmw_uxrce_fini_service_memory+0x24>)
 800bc32:	6819      	ldr	r1, [r3, #0]
 800bc34:	f7f4 fad4 	bl	80001e0 <strcmp>
 800bc38:	b938      	cbnz	r0, 800bc4a <rmw_uxrce_fini_service_memory+0x22>
 800bc3a:	6020      	str	r0, [r4, #0]
 800bc3c:	6861      	ldr	r1, [r4, #4]
 800bc3e:	b121      	cbz	r1, 800bc4a <rmw_uxrce_fini_service_memory+0x22>
 800bc40:	4803      	ldr	r0, [pc, #12]	@ (800bc50 <rmw_uxrce_fini_service_memory+0x28>)
 800bc42:	f006 fbf5 	bl	8012430 <put_memory>
 800bc46:	2300      	movs	r3, #0
 800bc48:	6063      	str	r3, [r4, #4]
 800bc4a:	bd10      	pop	{r4, pc}
 800bc4c:	08017d04 	.word	0x08017d04
 800bc50:	2000db6c 	.word	0x2000db6c

0800bc54 <rmw_uxrce_fini_client_memory>:
 800bc54:	b510      	push	{r4, lr}
 800bc56:	4604      	mov	r4, r0
 800bc58:	6800      	ldr	r0, [r0, #0]
 800bc5a:	b128      	cbz	r0, 800bc68 <rmw_uxrce_fini_client_memory+0x14>
 800bc5c:	4b06      	ldr	r3, [pc, #24]	@ (800bc78 <rmw_uxrce_fini_client_memory+0x24>)
 800bc5e:	6819      	ldr	r1, [r3, #0]
 800bc60:	f7f4 fabe 	bl	80001e0 <strcmp>
 800bc64:	b938      	cbnz	r0, 800bc76 <rmw_uxrce_fini_client_memory+0x22>
 800bc66:	6020      	str	r0, [r4, #0]
 800bc68:	6861      	ldr	r1, [r4, #4]
 800bc6a:	b121      	cbz	r1, 800bc76 <rmw_uxrce_fini_client_memory+0x22>
 800bc6c:	4803      	ldr	r0, [pc, #12]	@ (800bc7c <rmw_uxrce_fini_client_memory+0x28>)
 800bc6e:	f006 fbdf 	bl	8012430 <put_memory>
 800bc72:	2300      	movs	r3, #0
 800bc74:	6063      	str	r3, [r4, #4]
 800bc76:	bd10      	pop	{r4, pc}
 800bc78:	08017d04 	.word	0x08017d04
 800bc7c:	20009280 	.word	0x20009280

0800bc80 <rmw_uxrce_fini_topic_memory>:
 800bc80:	b510      	push	{r4, lr}
 800bc82:	4604      	mov	r4, r0
 800bc84:	4621      	mov	r1, r4
 800bc86:	4803      	ldr	r0, [pc, #12]	@ (800bc94 <rmw_uxrce_fini_topic_memory+0x14>)
 800bc88:	f006 fbd2 	bl	8012430 <put_memory>
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	61a3      	str	r3, [r4, #24]
 800bc90:	bd10      	pop	{r4, pc}
 800bc92:	bf00      	nop
 800bc94:	2000dbac 	.word	0x2000dbac

0800bc98 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800bc98:	b082      	sub	sp, #8
 800bc9a:	b530      	push	{r4, r5, lr}
 800bc9c:	4925      	ldr	r1, [pc, #148]	@ (800bd34 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800bc9e:	680d      	ldr	r5, [r1, #0]
 800bca0:	ac03      	add	r4, sp, #12
 800bca2:	e884 000c 	stmia.w	r4, {r2, r3}
 800bca6:	461c      	mov	r4, r3
 800bca8:	2d00      	cmp	r5, #0
 800bcaa:	d041      	beq.n	800bd30 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800bcac:	462b      	mov	r3, r5
 800bcae:	2100      	movs	r1, #0
 800bcb0:	689a      	ldr	r2, [r3, #8]
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800bcb8:	4290      	cmp	r0, r2
 800bcba:	bf08      	it	eq
 800bcbc:	3101      	addeq	r1, #1
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d1f6      	bne.n	800bcb0 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800bcc2:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800bcc6:	2b02      	cmp	r3, #2
 800bcc8:	d029      	beq.n	800bd1e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800bcca:	d907      	bls.n	800bcdc <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800bccc:	2b03      	cmp	r3, #3
 800bcce:	d005      	beq.n	800bcdc <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800bcd0:	2100      	movs	r1, #0
 800bcd2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bcd6:	4608      	mov	r0, r1
 800bcd8:	b002      	add	sp, #8
 800bcda:	4770      	bx	lr
 800bcdc:	b314      	cbz	r4, 800bd24 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800bcde:	428c      	cmp	r4, r1
 800bce0:	d820      	bhi.n	800bd24 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800bce2:	2d00      	cmp	r5, #0
 800bce4:	d0f4      	beq.n	800bcd0 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800bce6:	2100      	movs	r1, #0
 800bce8:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800bcec:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800bcf0:	e002      	b.n	800bcf8 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800bcf2:	686d      	ldr	r5, [r5, #4]
 800bcf4:	2d00      	cmp	r5, #0
 800bcf6:	d0ec      	beq.n	800bcd2 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800bcf8:	68ab      	ldr	r3, [r5, #8]
 800bcfa:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800bcfe:	4290      	cmp	r0, r2
 800bd00:	d1f7      	bne.n	800bcf2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800bd02:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800bd06:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800bd0a:	4562      	cmp	r2, ip
 800bd0c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800bd10:	eb73 0e04 	sbcs.w	lr, r3, r4
 800bd14:	daed      	bge.n	800bcf2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800bd16:	4694      	mov	ip, r2
 800bd18:	461c      	mov	r4, r3
 800bd1a:	4629      	mov	r1, r5
 800bd1c:	e7e9      	b.n	800bcf2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800bd1e:	b10c      	cbz	r4, 800bd24 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800bd20:	428c      	cmp	r4, r1
 800bd22:	d9d5      	bls.n	800bcd0 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800bd24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd28:	4802      	ldr	r0, [pc, #8]	@ (800bd34 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800bd2a:	b002      	add	sp, #8
 800bd2c:	f006 bb70 	b.w	8012410 <get_memory>
 800bd30:	4629      	mov	r1, r5
 800bd32:	e7c6      	b.n	800bcc2 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800bd34:	2000db8c 	.word	0x2000db8c

0800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800bd38:	4b11      	ldr	r3, [pc, #68]	@ (800bd80 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	b530      	push	{r4, r5, lr}
 800bd3e:	b1e3      	cbz	r3, 800bd7a <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800bd40:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800bd44:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800bd48:	2400      	movs	r4, #0
 800bd4a:	e001      	b.n	800bd50 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800bd4c:	685b      	ldr	r3, [r3, #4]
 800bd4e:	b193      	cbz	r3, 800bd76 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800bd50:	689a      	ldr	r2, [r3, #8]
 800bd52:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800bd56:	4288      	cmp	r0, r1
 800bd58:	d1f8      	bne.n	800bd4c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800bd5a:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800bd5e:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800bd62:	4571      	cmp	r1, lr
 800bd64:	eb72 050c 	sbcs.w	r5, r2, ip
 800bd68:	daf0      	bge.n	800bd4c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800bd6a:	461c      	mov	r4, r3
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	468e      	mov	lr, r1
 800bd70:	4694      	mov	ip, r2
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d1ec      	bne.n	800bd50 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800bd76:	4620      	mov	r0, r4
 800bd78:	bd30      	pop	{r4, r5, pc}
 800bd7a:	461c      	mov	r4, r3
 800bd7c:	4620      	mov	r0, r4
 800bd7e:	bd30      	pop	{r4, r5, pc}
 800bd80:	2000db8c 	.word	0x2000db8c
 800bd84:	00000000 	.word	0x00000000

0800bd88 <rmw_uxrce_clean_expired_static_input_buffer>:
 800bd88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd8c:	4b3c      	ldr	r3, [pc, #240]	@ (800be80 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800bd8e:	ed2d 8b06 	vpush	{d8-d10}
 800bd92:	681f      	ldr	r7, [r3, #0]
 800bd94:	b08d      	sub	sp, #52	@ 0x34
 800bd96:	f007 fc79 	bl	801368c <rmw_uros_epoch_nanos>
 800bd9a:	2f00      	cmp	r7, #0
 800bd9c:	d05d      	beq.n	800be5a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800bd9e:	46b8      	mov	r8, r7
 800bda0:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 800be68 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800bda4:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800bda8:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800bdac:	2b04      	cmp	r3, #4
 800bdae:	ed9f ab30 	vldr	d10, [pc, #192]	@ 800be70 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800bdb2:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 800be78 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800bdb6:	4681      	mov	r9, r0
 800bdb8:	468a      	mov	sl, r1
 800bdba:	ac04      	add	r4, sp, #16
 800bdbc:	d03f      	beq.n	800be3e <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800bdbe:	2b05      	cmp	r3, #5
 800bdc0:	d044      	beq.n	800be4c <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800bdc2:	2b03      	cmp	r3, #3
 800bdc4:	d03b      	beq.n	800be3e <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800bdc6:	ed8d 8b04 	vstr	d8, [sp, #16]
 800bdca:	ed8d ab06 	vstr	d10, [sp, #24]
 800bdce:	ed8d 8b08 	vstr	d8, [sp, #32]
 800bdd2:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800bdd6:	ab08      	add	r3, sp, #32
 800bdd8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bdda:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800bdde:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800bde2:	f006 f949 	bl	8012078 <rmw_time_equal>
 800bde6:	b118      	cbz	r0, 800bdf0 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800bde8:	ed8d 9b04 	vstr	d9, [sp, #16]
 800bdec:	ed8d 8b06 	vstr	d8, [sp, #24]
 800bdf0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800bdf4:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800bdf8:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800bdfc:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800be00:	f006 f98e 	bl	8012120 <rmw_time_total_nsec>
 800be04:	1830      	adds	r0, r6, r0
 800be06:	eb47 0101 	adc.w	r1, r7, r1
 800be0a:	4548      	cmp	r0, r9
 800be0c:	eb71 030a 	sbcs.w	r3, r1, sl
 800be10:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800be14:	db05      	blt.n	800be22 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800be16:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800be1a:	4591      	cmp	r9, r2
 800be1c:	eb7a 0303 	sbcs.w	r3, sl, r3
 800be20:	da03      	bge.n	800be2a <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800be22:	4817      	ldr	r0, [pc, #92]	@ (800be80 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800be24:	4641      	mov	r1, r8
 800be26:	f006 fb03 	bl	8012430 <put_memory>
 800be2a:	f1bb 0f00 	cmp.w	fp, #0
 800be2e:	d014      	beq.n	800be5a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800be30:	46d8      	mov	r8, fp
 800be32:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800be36:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800be3a:	2b04      	cmp	r3, #4
 800be3c:	d1bf      	bne.n	800bdbe <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800be3e:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800be42:	3340      	adds	r3, #64	@ 0x40
 800be44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800be46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800be4a:	e7c0      	b.n	800bdce <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800be4c:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800be50:	3348      	adds	r3, #72	@ 0x48
 800be52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800be54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800be58:	e7b9      	b.n	800bdce <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800be5a:	b00d      	add	sp, #52	@ 0x34
 800be5c:	ecbd 8b06 	vpop	{d8-d10}
 800be60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be64:	f3af 8000 	nop.w
	...
 800be70:	00000001 	.word	0x00000001
 800be74:	00000000 	.word	0x00000000
 800be78:	0000001e 	.word	0x0000001e
 800be7c:	00000000 	.word	0x00000000
 800be80:	2000db8c 	.word	0x2000db8c

0800be84 <run_xrce_session>:
 800be84:	b510      	push	{r4, lr}
 800be86:	788c      	ldrb	r4, [r1, #2]
 800be88:	b086      	sub	sp, #24
 800be8a:	2c01      	cmp	r4, #1
 800be8c:	f8ad 200e 	strh.w	r2, [sp, #14]
 800be90:	d00c      	beq.n	800beac <run_xrce_session+0x28>
 800be92:	4619      	mov	r1, r3
 800be94:	2301      	movs	r3, #1
 800be96:	9300      	str	r3, [sp, #0]
 800be98:	f10d 020e 	add.w	r2, sp, #14
 800be9c:	f10d 0317 	add.w	r3, sp, #23
 800bea0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800bea4:	f001 f87a 	bl	800cf9c <uxr_run_session_until_all_status>
 800bea8:	b006      	add	sp, #24
 800beaa:	bd10      	pop	{r4, pc}
 800beac:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800beb0:	f000 fc8e 	bl	800c7d0 <uxr_flash_output_streams>
 800beb4:	4620      	mov	r0, r4
 800beb6:	b006      	add	sp, #24
 800beb8:	bd10      	pop	{r4, pc}
 800beba:	bf00      	nop

0800bebc <convert_qos_profile>:
 800bebc:	7a4a      	ldrb	r2, [r1, #9]
 800bebe:	f891 c008 	ldrb.w	ip, [r1, #8]
 800bec2:	2a02      	cmp	r2, #2
 800bec4:	bf18      	it	ne
 800bec6:	2200      	movne	r2, #0
 800bec8:	7002      	strb	r2, [r0, #0]
 800beca:	780a      	ldrb	r2, [r1, #0]
 800becc:	8889      	ldrh	r1, [r1, #4]
 800bece:	8081      	strh	r1, [r0, #4]
 800bed0:	f1ac 0c02 	sub.w	ip, ip, #2
 800bed4:	f1a2 0202 	sub.w	r2, r2, #2
 800bed8:	fabc fc8c 	clz	ip, ip
 800bedc:	fab2 f282 	clz	r2, r2
 800bee0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800bee4:	0952      	lsrs	r2, r2, #5
 800bee6:	f880 c001 	strb.w	ip, [r0, #1]
 800beea:	7082      	strb	r2, [r0, #2]
 800beec:	4770      	bx	lr
 800beee:	bf00      	nop

0800bef0 <generate_type_name>:
 800bef0:	b530      	push	{r4, r5, lr}
 800bef2:	2300      	movs	r3, #0
 800bef4:	700b      	strb	r3, [r1, #0]
 800bef6:	6803      	ldr	r3, [r0, #0]
 800bef8:	b087      	sub	sp, #28
 800befa:	4614      	mov	r4, r2
 800befc:	b1d3      	cbz	r3, 800bf34 <generate_type_name+0x44>
 800befe:	4a0f      	ldr	r2, [pc, #60]	@ (800bf3c <generate_type_name+0x4c>)
 800bf00:	4615      	mov	r5, r2
 800bf02:	9203      	str	r2, [sp, #12]
 800bf04:	9500      	str	r5, [sp, #0]
 800bf06:	6842      	ldr	r2, [r0, #4]
 800bf08:	480d      	ldr	r0, [pc, #52]	@ (800bf40 <generate_type_name+0x50>)
 800bf0a:	9001      	str	r0, [sp, #4]
 800bf0c:	4608      	mov	r0, r1
 800bf0e:	490d      	ldr	r1, [pc, #52]	@ (800bf44 <generate_type_name+0x54>)
 800bf10:	9204      	str	r2, [sp, #16]
 800bf12:	9105      	str	r1, [sp, #20]
 800bf14:	9102      	str	r1, [sp, #8]
 800bf16:	4a0c      	ldr	r2, [pc, #48]	@ (800bf48 <generate_type_name+0x58>)
 800bf18:	4621      	mov	r1, r4
 800bf1a:	f00a f8b7 	bl	801608c <sniprintf>
 800bf1e:	2800      	cmp	r0, #0
 800bf20:	db05      	blt.n	800bf2e <generate_type_name+0x3e>
 800bf22:	4284      	cmp	r4, r0
 800bf24:	bfd4      	ite	le
 800bf26:	2000      	movle	r0, #0
 800bf28:	2001      	movgt	r0, #1
 800bf2a:	b007      	add	sp, #28
 800bf2c:	bd30      	pop	{r4, r5, pc}
 800bf2e:	2000      	movs	r0, #0
 800bf30:	b007      	add	sp, #28
 800bf32:	bd30      	pop	{r4, r5, pc}
 800bf34:	4b05      	ldr	r3, [pc, #20]	@ (800bf4c <generate_type_name+0x5c>)
 800bf36:	4a01      	ldr	r2, [pc, #4]	@ (800bf3c <generate_type_name+0x4c>)
 800bf38:	461d      	mov	r5, r3
 800bf3a:	e7e2      	b.n	800bf02 <generate_type_name+0x12>
 800bf3c:	080175e0 	.word	0x080175e0
 800bf40:	080175f8 	.word	0x080175f8
 800bf44:	080175f4 	.word	0x080175f4
 800bf48:	080175e4 	.word	0x080175e4
 800bf4c:	08017adc 	.word	0x08017adc

0800bf50 <generate_topic_name>:
 800bf50:	b510      	push	{r4, lr}
 800bf52:	b082      	sub	sp, #8
 800bf54:	4614      	mov	r4, r2
 800bf56:	9000      	str	r0, [sp, #0]
 800bf58:	4b08      	ldr	r3, [pc, #32]	@ (800bf7c <generate_topic_name+0x2c>)
 800bf5a:	4a09      	ldr	r2, [pc, #36]	@ (800bf80 <generate_topic_name+0x30>)
 800bf5c:	4608      	mov	r0, r1
 800bf5e:	4621      	mov	r1, r4
 800bf60:	f00a f894 	bl	801608c <sniprintf>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	db05      	blt.n	800bf74 <generate_topic_name+0x24>
 800bf68:	4284      	cmp	r4, r0
 800bf6a:	bfd4      	ite	le
 800bf6c:	2000      	movle	r0, #0
 800bf6e:	2001      	movgt	r0, #1
 800bf70:	b002      	add	sp, #8
 800bf72:	bd10      	pop	{r4, pc}
 800bf74:	2000      	movs	r0, #0
 800bf76:	b002      	add	sp, #8
 800bf78:	bd10      	pop	{r4, pc}
 800bf7a:	bf00      	nop
 800bf7c:	08017604 	.word	0x08017604
 800bf80:	080175fc 	.word	0x080175fc

0800bf84 <is_uxrce_rmw_identifier_valid>:
 800bf84:	b510      	push	{r4, lr}
 800bf86:	4604      	mov	r4, r0
 800bf88:	b140      	cbz	r0, 800bf9c <is_uxrce_rmw_identifier_valid+0x18>
 800bf8a:	f006 faa9 	bl	80124e0 <rmw_get_implementation_identifier>
 800bf8e:	4601      	mov	r1, r0
 800bf90:	4620      	mov	r0, r4
 800bf92:	f7f4 f925 	bl	80001e0 <strcmp>
 800bf96:	fab0 f080 	clz	r0, r0
 800bf9a:	0940      	lsrs	r0, r0, #5
 800bf9c:	bd10      	pop	{r4, pc}
 800bf9e:	bf00      	nop

0800bfa0 <get_message_typesupport_handle>:
 800bfa0:	6883      	ldr	r3, [r0, #8]
 800bfa2:	4718      	bx	r3

0800bfa4 <get_message_typesupport_handle_function>:
 800bfa4:	b510      	push	{r4, lr}
 800bfa6:	4604      	mov	r4, r0
 800bfa8:	6800      	ldr	r0, [r0, #0]
 800bfaa:	f7f4 f919 	bl	80001e0 <strcmp>
 800bfae:	2800      	cmp	r0, #0
 800bfb0:	bf0c      	ite	eq
 800bfb2:	4620      	moveq	r0, r4
 800bfb4:	2000      	movne	r0, #0
 800bfb6:	bd10      	pop	{r4, pc}

0800bfb8 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800bfb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfbc:	6805      	ldr	r5, [r0, #0]
 800bfbe:	4604      	mov	r4, r0
 800bfc0:	4628      	mov	r0, r5
 800bfc2:	460e      	mov	r6, r1
 800bfc4:	f7f4 f90c 	bl	80001e0 <strcmp>
 800bfc8:	b1c8      	cbz	r0, 800bffe <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 800bfca:	4b11      	ldr	r3, [pc, #68]	@ (800c010 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	429d      	cmp	r5, r3
 800bfd0:	d112      	bne.n	800bff8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800bfd2:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800bfd6:	f8d8 4000 	ldr.w	r4, [r8]
 800bfda:	b16c      	cbz	r4, 800bff8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800bfdc:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800bfe0:	2700      	movs	r7, #0
 800bfe2:	3d04      	subs	r5, #4
 800bfe4:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800bfe8:	4631      	mov	r1, r6
 800bfea:	f7f4 f8f9 	bl	80001e0 <strcmp>
 800bfee:	00bb      	lsls	r3, r7, #2
 800bff0:	b140      	cbz	r0, 800c004 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 800bff2:	3701      	adds	r7, #1
 800bff4:	42bc      	cmp	r4, r7
 800bff6:	d1f5      	bne.n	800bfe4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 800bff8:	2000      	movs	r0, #0
 800bffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bffe:	4620      	mov	r0, r4
 800c000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c004:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c008:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c00c:	58d3      	ldr	r3, [r2, r3]
 800c00e:	4718      	bx	r3
 800c010:	200001d0 	.word	0x200001d0

0800c014 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16>:
 800c014:	4b04      	ldr	r3, [pc, #16]	@ (800c028 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16+0x14>)
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	b10a      	cbz	r2, 800c01e <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16+0xa>
 800c01a:	4803      	ldr	r0, [pc, #12]	@ (800c028 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16+0x14>)
 800c01c:	4770      	bx	lr
 800c01e:	4a03      	ldr	r2, [pc, #12]	@ (800c02c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16+0x18>)
 800c020:	4801      	ldr	r0, [pc, #4]	@ (800c028 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16+0x14>)
 800c022:	6812      	ldr	r2, [r2, #0]
 800c024:	601a      	str	r2, [r3, #0]
 800c026:	4770      	bx	lr
 800c028:	200001e0 	.word	0x200001e0
 800c02c:	200001d0 	.word	0x200001d0

0800c030 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16>:
 800c030:	4a02      	ldr	r2, [pc, #8]	@ (800c03c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16+0xc>)
 800c032:	4b03      	ldr	r3, [pc, #12]	@ (800c040 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int16+0x10>)
 800c034:	6812      	ldr	r2, [r2, #0]
 800c036:	601a      	str	r2, [r3, #0]
 800c038:	4770      	bx	lr
 800c03a:	bf00      	nop
 800c03c:	200001d0 	.word	0x200001d0
 800c040:	200001e0 	.word	0x200001e0

0800c044 <std_msgs__msg__Int16__rosidl_typesupport_introspection_c__Int16_init_function>:
 800c044:	f007 bb30 	b.w	80136a8 <std_msgs__msg__Int16__init>

0800c048 <std_msgs__msg__Int16__rosidl_typesupport_introspection_c__Int16_fini_function>:
 800c048:	f007 bb32 	b.w	80136b0 <std_msgs__msg__Int16__fini>

0800c04c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int16>:
 800c04c:	4b04      	ldr	r3, [pc, #16]	@ (800c060 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int16+0x14>)
 800c04e:	681a      	ldr	r2, [r3, #0]
 800c050:	b10a      	cbz	r2, 800c056 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int16+0xa>
 800c052:	4803      	ldr	r0, [pc, #12]	@ (800c060 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int16+0x14>)
 800c054:	4770      	bx	lr
 800c056:	4a03      	ldr	r2, [pc, #12]	@ (800c064 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int16+0x18>)
 800c058:	4801      	ldr	r0, [pc, #4]	@ (800c060 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int16+0x14>)
 800c05a:	6812      	ldr	r2, [r2, #0]
 800c05c:	601a      	str	r2, [r3, #0]
 800c05e:	4770      	bx	lr
 800c060:	20000228 	.word	0x20000228
 800c064:	200001d4 	.word	0x200001d4

0800c068 <_Int16__max_serialized_size>:
 800c068:	b508      	push	{r3, lr}
 800c06a:	2102      	movs	r1, #2
 800c06c:	2000      	movs	r0, #0
 800c06e:	f7fe f91b 	bl	800a2a8 <ucdr_alignment>
 800c072:	3002      	adds	r0, #2
 800c074:	bd08      	pop	{r3, pc}
 800c076:	bf00      	nop

0800c078 <_Int16__cdr_deserialize>:
 800c078:	b109      	cbz	r1, 800c07e <_Int16__cdr_deserialize+0x6>
 800c07a:	f7fd bd8b 	b.w	8009b94 <ucdr_deserialize_int16_t>
 800c07e:	4608      	mov	r0, r1
 800c080:	4770      	bx	lr
 800c082:	bf00      	nop

0800c084 <get_serialized_size_std_msgs__msg__Int16>:
 800c084:	b138      	cbz	r0, 800c096 <get_serialized_size_std_msgs__msg__Int16+0x12>
 800c086:	b508      	push	{r3, lr}
 800c088:	460b      	mov	r3, r1
 800c08a:	4618      	mov	r0, r3
 800c08c:	2102      	movs	r1, #2
 800c08e:	f7fe f90b 	bl	800a2a8 <ucdr_alignment>
 800c092:	3002      	adds	r0, #2
 800c094:	bd08      	pop	{r3, pc}
 800c096:	4770      	bx	lr

0800c098 <_Int16__cdr_serialize>:
 800c098:	460a      	mov	r2, r1
 800c09a:	b120      	cbz	r0, 800c0a6 <_Int16__cdr_serialize+0xe>
 800c09c:	f9b0 1000 	ldrsh.w	r1, [r0]
 800c0a0:	4610      	mov	r0, r2
 800c0a2:	f7fd bcf7 	b.w	8009a94 <ucdr_serialize_int16_t>
 800c0a6:	4770      	bx	lr

0800c0a8 <_Int16__get_serialized_size>:
 800c0a8:	b130      	cbz	r0, 800c0b8 <_Int16__get_serialized_size+0x10>
 800c0aa:	b508      	push	{r3, lr}
 800c0ac:	2102      	movs	r1, #2
 800c0ae:	2000      	movs	r0, #0
 800c0b0:	f7fe f8fa 	bl	800a2a8 <ucdr_alignment>
 800c0b4:	3002      	adds	r0, #2
 800c0b6:	bd08      	pop	{r3, pc}
 800c0b8:	4770      	bx	lr
 800c0ba:	bf00      	nop

0800c0bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int16>:
 800c0bc:	4800      	ldr	r0, [pc, #0]	@ (800c0c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int16+0x4>)
 800c0be:	4770      	bx	lr
 800c0c0:	20000234 	.word	0x20000234

0800c0c4 <geometry_msgs__msg__Twist__init>:
 800c0c4:	b570      	push	{r4, r5, r6, lr}
 800c0c6:	4605      	mov	r5, r0
 800c0c8:	b1a8      	cbz	r0, 800c0f6 <geometry_msgs__msg__Twist__init+0x32>
 800c0ca:	f000 f82b 	bl	800c124 <geometry_msgs__msg__Vector3__init>
 800c0ce:	4604      	mov	r4, r0
 800c0d0:	b140      	cbz	r0, 800c0e4 <geometry_msgs__msg__Twist__init+0x20>
 800c0d2:	f105 0618 	add.w	r6, r5, #24
 800c0d6:	4630      	mov	r0, r6
 800c0d8:	f000 f824 	bl	800c124 <geometry_msgs__msg__Vector3__init>
 800c0dc:	4604      	mov	r4, r0
 800c0de:	b168      	cbz	r0, 800c0fc <geometry_msgs__msg__Twist__init+0x38>
 800c0e0:	4620      	mov	r0, r4
 800c0e2:	bd70      	pop	{r4, r5, r6, pc}
 800c0e4:	4628      	mov	r0, r5
 800c0e6:	f000 f821 	bl	800c12c <geometry_msgs__msg__Vector3__fini>
 800c0ea:	f105 0018 	add.w	r0, r5, #24
 800c0ee:	f000 f81d 	bl	800c12c <geometry_msgs__msg__Vector3__fini>
 800c0f2:	4620      	mov	r0, r4
 800c0f4:	bd70      	pop	{r4, r5, r6, pc}
 800c0f6:	4604      	mov	r4, r0
 800c0f8:	4620      	mov	r0, r4
 800c0fa:	bd70      	pop	{r4, r5, r6, pc}
 800c0fc:	4628      	mov	r0, r5
 800c0fe:	f000 f815 	bl	800c12c <geometry_msgs__msg__Vector3__fini>
 800c102:	4630      	mov	r0, r6
 800c104:	f000 f812 	bl	800c12c <geometry_msgs__msg__Vector3__fini>
 800c108:	e7ea      	b.n	800c0e0 <geometry_msgs__msg__Twist__init+0x1c>
 800c10a:	bf00      	nop

0800c10c <geometry_msgs__msg__Twist__fini>:
 800c10c:	b148      	cbz	r0, 800c122 <geometry_msgs__msg__Twist__fini+0x16>
 800c10e:	b510      	push	{r4, lr}
 800c110:	4604      	mov	r4, r0
 800c112:	f000 f80b 	bl	800c12c <geometry_msgs__msg__Vector3__fini>
 800c116:	f104 0018 	add.w	r0, r4, #24
 800c11a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c11e:	f000 b805 	b.w	800c12c <geometry_msgs__msg__Vector3__fini>
 800c122:	4770      	bx	lr

0800c124 <geometry_msgs__msg__Vector3__init>:
 800c124:	3800      	subs	r0, #0
 800c126:	bf18      	it	ne
 800c128:	2001      	movne	r0, #1
 800c12a:	4770      	bx	lr

0800c12c <geometry_msgs__msg__Vector3__fini>:
 800c12c:	4770      	bx	lr
 800c12e:	bf00      	nop

0800c130 <uxr_buffer_delete_entity>:
 800c130:	b510      	push	{r4, lr}
 800c132:	2300      	movs	r3, #0
 800c134:	b08e      	sub	sp, #56	@ 0x38
 800c136:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c13a:	2303      	movs	r3, #3
 800c13c:	9300      	str	r3, [sp, #0]
 800c13e:	2204      	movs	r2, #4
 800c140:	ab06      	add	r3, sp, #24
 800c142:	4604      	mov	r4, r0
 800c144:	9103      	str	r1, [sp, #12]
 800c146:	f001 f951 	bl	800d3ec <uxr_prepare_stream_to_write_submessage>
 800c14a:	b918      	cbnz	r0, 800c154 <uxr_buffer_delete_entity+0x24>
 800c14c:	4604      	mov	r4, r0
 800c14e:	4620      	mov	r0, r4
 800c150:	b00e      	add	sp, #56	@ 0x38
 800c152:	bd10      	pop	{r4, pc}
 800c154:	9902      	ldr	r1, [sp, #8]
 800c156:	aa05      	add	r2, sp, #20
 800c158:	4620      	mov	r0, r4
 800c15a:	f001 fa7d 	bl	800d658 <uxr_init_base_object_request>
 800c15e:	a905      	add	r1, sp, #20
 800c160:	4604      	mov	r4, r0
 800c162:	a806      	add	r0, sp, #24
 800c164:	f002 fcce 	bl	800eb04 <uxr_serialize_DELETE_Payload>
 800c168:	4620      	mov	r0, r4
 800c16a:	b00e      	add	sp, #56	@ 0x38
 800c16c:	bd10      	pop	{r4, pc}
 800c16e:	bf00      	nop

0800c170 <uxr_common_create_entity>:
 800c170:	b510      	push	{r4, lr}
 800c172:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800c176:	b08c      	sub	sp, #48	@ 0x30
 800c178:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800c17c:	f1bc 0f01 	cmp.w	ip, #1
 800c180:	bf0c      	ite	eq
 800c182:	f003 0201 	andeq.w	r2, r3, #1
 800c186:	2200      	movne	r2, #0
 800c188:	330e      	adds	r3, #14
 800c18a:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 800c18e:	9101      	str	r1, [sp, #4]
 800c190:	441a      	add	r2, r3
 800c192:	2301      	movs	r3, #1
 800c194:	9300      	str	r3, [sp, #0]
 800c196:	9903      	ldr	r1, [sp, #12]
 800c198:	ab04      	add	r3, sp, #16
 800c19a:	b292      	uxth	r2, r2
 800c19c:	4604      	mov	r4, r0
 800c19e:	f001 f925 	bl	800d3ec <uxr_prepare_stream_to_write_submessage>
 800c1a2:	b918      	cbnz	r0, 800c1ac <uxr_common_create_entity+0x3c>
 800c1a4:	4604      	mov	r4, r0
 800c1a6:	4620      	mov	r0, r4
 800c1a8:	b00c      	add	sp, #48	@ 0x30
 800c1aa:	bd10      	pop	{r4, pc}
 800c1ac:	9902      	ldr	r1, [sp, #8]
 800c1ae:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c1b0:	4620      	mov	r0, r4
 800c1b2:	f001 fa51 	bl	800d658 <uxr_init_base_object_request>
 800c1b6:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c1b8:	4604      	mov	r4, r0
 800c1ba:	a804      	add	r0, sp, #16
 800c1bc:	f002 fbfe 	bl	800e9bc <uxr_serialize_CREATE_Payload>
 800c1c0:	4620      	mov	r0, r4
 800c1c2:	b00c      	add	sp, #48	@ 0x30
 800c1c4:	bd10      	pop	{r4, pc}
 800c1c6:	bf00      	nop

0800c1c8 <uxr_buffer_create_participant_bin>:
 800c1c8:	b570      	push	{r4, r5, r6, lr}
 800c1ca:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800c1ce:	ac11      	add	r4, sp, #68	@ 0x44
 800c1d0:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 800c1d4:	2303      	movs	r3, #3
 800c1d6:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800c1da:	7223      	strb	r3, [r4, #8]
 800c1dc:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 800c1de:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	2100      	movs	r1, #0
 800c1e6:	4605      	mov	r5, r0
 800c1e8:	7122      	strb	r2, [r4, #4]
 800c1ea:	f88d 1014 	strb.w	r1, [sp, #20]
 800c1ee:	b1cb      	cbz	r3, 800c224 <uxr_buffer_create_participant_bin+0x5c>
 800c1f0:	f88d 201c 	strb.w	r2, [sp, #28]
 800c1f4:	9308      	str	r3, [sp, #32]
 800c1f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c1fa:	a915      	add	r1, sp, #84	@ 0x54
 800c1fc:	a809      	add	r0, sp, #36	@ 0x24
 800c1fe:	f7fe f84f 	bl	800a2a0 <ucdr_init_buffer>
 800c202:	a905      	add	r1, sp, #20
 800c204:	a809      	add	r0, sp, #36	@ 0x24
 800c206:	f001 ffbb 	bl	800e180 <uxr_serialize_OBJK_DomainParticipant_Binary>
 800c20a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c20c:	9600      	str	r6, [sp, #0]
 800c20e:	9401      	str	r4, [sp, #4]
 800c210:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c214:	60e3      	str	r3, [r4, #12]
 800c216:	4628      	mov	r0, r5
 800c218:	b29b      	uxth	r3, r3
 800c21a:	f7ff ffa9 	bl	800c170 <uxr_common_create_entity>
 800c21e:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 800c222:	bd70      	pop	{r4, r5, r6, pc}
 800c224:	f88d 301c 	strb.w	r3, [sp, #28]
 800c228:	e7e5      	b.n	800c1f6 <uxr_buffer_create_participant_bin+0x2e>
 800c22a:	bf00      	nop

0800c22c <uxr_buffer_create_topic_bin>:
 800c22c:	b570      	push	{r4, r5, r6, lr}
 800c22e:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 800c232:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800c236:	9105      	str	r1, [sp, #20]
 800c238:	4605      	mov	r5, r0
 800c23a:	a997      	add	r1, sp, #604	@ 0x25c
 800c23c:	4618      	mov	r0, r3
 800c23e:	2302      	movs	r3, #2
 800c240:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 800c244:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 800c248:	f000 f996 	bl	800c578 <uxr_object_id_to_raw>
 800c24c:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 800c24e:	9306      	str	r3, [sp, #24]
 800c250:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 800c252:	930a      	str	r3, [sp, #40]	@ 0x28
 800c254:	2303      	movs	r3, #3
 800c256:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800c25a:	2301      	movs	r3, #1
 800c25c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c260:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 800c264:	a917      	add	r1, sp, #92	@ 0x5c
 800c266:	2300      	movs	r3, #0
 800c268:	a80b      	add	r0, sp, #44	@ 0x2c
 800c26a:	f88d 301c 	strb.w	r3, [sp, #28]
 800c26e:	f7fe f817 	bl	800a2a0 <ucdr_init_buffer>
 800c272:	a906      	add	r1, sp, #24
 800c274:	a80b      	add	r0, sp, #44	@ 0x2c
 800c276:	f001 ffa5 	bl	800e1c4 <uxr_serialize_OBJK_Topic_Binary>
 800c27a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c27c:	9316      	str	r3, [sp, #88]	@ 0x58
 800c27e:	ac13      	add	r4, sp, #76	@ 0x4c
 800c280:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c284:	9600      	str	r6, [sp, #0]
 800c286:	9401      	str	r4, [sp, #4]
 800c288:	b29b      	uxth	r3, r3
 800c28a:	4628      	mov	r0, r5
 800c28c:	f7ff ff70 	bl	800c170 <uxr_common_create_entity>
 800c290:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 800c294:	bd70      	pop	{r4, r5, r6, pc}
 800c296:	bf00      	nop

0800c298 <uxr_buffer_create_publisher_bin>:
 800c298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c29a:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 800c29e:	4605      	mov	r5, r0
 800c2a0:	9105      	str	r1, [sp, #20]
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	2603      	movs	r6, #3
 800c2a6:	a992      	add	r1, sp, #584	@ 0x248
 800c2a8:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800c2ac:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 800c2b0:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 800c2b4:	f000 f960 	bl	800c578 <uxr_object_id_to_raw>
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c2be:	a912      	add	r1, sp, #72	@ 0x48
 800c2c0:	a806      	add	r0, sp, #24
 800c2c2:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800c2c6:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800c2ca:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 800c2ce:	f7fd ffe7 	bl	800a2a0 <ucdr_init_buffer>
 800c2d2:	a993      	add	r1, sp, #588	@ 0x24c
 800c2d4:	a806      	add	r0, sp, #24
 800c2d6:	f002 f829 	bl	800e32c <uxr_serialize_OBJK_Publisher_Binary>
 800c2da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2dc:	9311      	str	r3, [sp, #68]	@ 0x44
 800c2de:	ac0e      	add	r4, sp, #56	@ 0x38
 800c2e0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c2e4:	9700      	str	r7, [sp, #0]
 800c2e6:	9401      	str	r4, [sp, #4]
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	4628      	mov	r0, r5
 800c2ec:	f7ff ff40 	bl	800c170 <uxr_common_create_entity>
 800c2f0:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 800c2f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2f6:	bf00      	nop

0800c2f8 <uxr_buffer_create_subscriber_bin>:
 800c2f8:	b570      	push	{r4, r5, r6, lr}
 800c2fa:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 800c2fe:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800c302:	9105      	str	r1, [sp, #20]
 800c304:	4605      	mov	r5, r0
 800c306:	a992      	add	r1, sp, #584	@ 0x248
 800c308:	4618      	mov	r0, r3
 800c30a:	2304      	movs	r3, #4
 800c30c:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 800c310:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 800c314:	f000 f930 	bl	800c578 <uxr_object_id_to_raw>
 800c318:	2300      	movs	r3, #0
 800c31a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c31e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800c322:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800c326:	a912      	add	r1, sp, #72	@ 0x48
 800c328:	2303      	movs	r3, #3
 800c32a:	a806      	add	r0, sp, #24
 800c32c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 800c330:	f7fd ffb6 	bl	800a2a0 <ucdr_init_buffer>
 800c334:	a993      	add	r1, sp, #588	@ 0x24c
 800c336:	a806      	add	r0, sp, #24
 800c338:	f002 f8a8 	bl	800e48c <uxr_serialize_OBJK_Subscriber_Binary>
 800c33c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c33e:	9311      	str	r3, [sp, #68]	@ 0x44
 800c340:	ac0e      	add	r4, sp, #56	@ 0x38
 800c342:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c346:	9600      	str	r6, [sp, #0]
 800c348:	9401      	str	r4, [sp, #4]
 800c34a:	b29b      	uxth	r3, r3
 800c34c:	4628      	mov	r0, r5
 800c34e:	f7ff ff0f 	bl	800c170 <uxr_common_create_entity>
 800c352:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 800c356:	bd70      	pop	{r4, r5, r6, pc}

0800c358 <uxr_buffer_create_datawriter_bin>:
 800c358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c35c:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800c360:	ac1d      	add	r4, sp, #116	@ 0x74
 800c362:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800c366:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 800c36a:	9105      	str	r1, [sp, #20]
 800c36c:	4606      	mov	r6, r0
 800c36e:	a9a1      	add	r1, sp, #644	@ 0x284
 800c370:	4618      	mov	r0, r3
 800c372:	2305      	movs	r3, #5
 800c374:	7123      	strb	r3, [r4, #4]
 800c376:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 800c37a:	2703      	movs	r7, #3
 800c37c:	f000 f8fc 	bl	800c578 <uxr_object_id_to_raw>
 800c380:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 800c382:	7227      	strb	r7, [r4, #8]
 800c384:	a90e      	add	r1, sp, #56	@ 0x38
 800c386:	f000 f8f7 	bl	800c578 <uxr_object_id_to_raw>
 800c38a:	2300      	movs	r3, #0
 800c38c:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 800c390:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 800c394:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 800c398:	3d00      	subs	r5, #0
 800c39a:	bf18      	it	ne
 800c39c:	2501      	movne	r5, #1
 800c39e:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 800c3a2:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 800c3a6:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800c3aa:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800c3ae:	2301      	movs	r3, #1
 800c3b0:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 800c3b4:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 800c3b8:	bb8a      	cbnz	r2, 800c41e <uxr_buffer_create_datawriter_bin+0xc6>
 800c3ba:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800c3be:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 800c3c2:	f04f 0c13 	mov.w	ip, #19
 800c3c6:	250b      	movs	r5, #11
 800c3c8:	2221      	movs	r2, #33	@ 0x21
 800c3ca:	2111      	movs	r1, #17
 800c3cc:	2009      	movs	r0, #9
 800c3ce:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 800c3d2:	b923      	cbnz	r3, 800c3de <uxr_buffer_create_datawriter_bin+0x86>
 800c3d4:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 800c3d8:	4672      	mov	r2, lr
 800c3da:	4661      	mov	r1, ip
 800c3dc:	4628      	mov	r0, r5
 800c3de:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 800c3e2:	2b01      	cmp	r3, #1
 800c3e4:	d025      	beq.n	800c432 <uxr_buffer_create_datawriter_bin+0xda>
 800c3e6:	2b03      	cmp	r3, #3
 800c3e8:	d029      	beq.n	800c43e <uxr_buffer_create_datawriter_bin+0xe6>
 800c3ea:	b32b      	cbz	r3, 800c438 <uxr_buffer_create_datawriter_bin+0xe0>
 800c3ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c3f0:	a921      	add	r1, sp, #132	@ 0x84
 800c3f2:	a806      	add	r0, sp, #24
 800c3f4:	f7fd ff54 	bl	800a2a0 <ucdr_init_buffer>
 800c3f8:	a90e      	add	r1, sp, #56	@ 0x38
 800c3fa:	a806      	add	r0, sp, #24
 800c3fc:	f002 f8f8 	bl	800e5f0 <uxr_serialize_OBJK_DataWriter_Binary>
 800c400:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c402:	f8cd 8000 	str.w	r8, [sp]
 800c406:	9401      	str	r4, [sp, #4]
 800c408:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c40c:	60e3      	str	r3, [r4, #12]
 800c40e:	4630      	mov	r0, r6
 800c410:	b29b      	uxth	r3, r3
 800c412:	f7ff fead 	bl	800c170 <uxr_common_create_entity>
 800c416:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800c41a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c41e:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 800c422:	f04f 0c12 	mov.w	ip, #18
 800c426:	250a      	movs	r5, #10
 800c428:	2220      	movs	r2, #32
 800c42a:	2110      	movs	r1, #16
 800c42c:	2008      	movs	r0, #8
 800c42e:	2702      	movs	r7, #2
 800c430:	e7cd      	b.n	800c3ce <uxr_buffer_create_datawriter_bin+0x76>
 800c432:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 800c436:	e7d9      	b.n	800c3ec <uxr_buffer_create_datawriter_bin+0x94>
 800c438:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 800c43c:	e7d6      	b.n	800c3ec <uxr_buffer_create_datawriter_bin+0x94>
 800c43e:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 800c442:	e7d3      	b.n	800c3ec <uxr_buffer_create_datawriter_bin+0x94>

0800c444 <uxr_buffer_create_datareader_bin>:
 800c444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c448:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800c44c:	ac1f      	add	r4, sp, #124	@ 0x7c
 800c44e:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800c452:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 800c456:	9105      	str	r1, [sp, #20]
 800c458:	4606      	mov	r6, r0
 800c45a:	a9a3      	add	r1, sp, #652	@ 0x28c
 800c45c:	4618      	mov	r0, r3
 800c45e:	2306      	movs	r3, #6
 800c460:	7123      	strb	r3, [r4, #4]
 800c462:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 800c466:	2703      	movs	r7, #3
 800c468:	f000 f886 	bl	800c578 <uxr_object_id_to_raw>
 800c46c:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 800c46e:	7227      	strb	r7, [r4, #8]
 800c470:	a90e      	add	r1, sp, #56	@ 0x38
 800c472:	f000 f881 	bl	800c578 <uxr_object_id_to_raw>
 800c476:	2300      	movs	r3, #0
 800c478:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 800c47c:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 800c480:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 800c484:	3d00      	subs	r5, #0
 800c486:	bf18      	it	ne
 800c488:	2501      	movne	r5, #1
 800c48a:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 800c48e:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 800c492:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 800c496:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800c49a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800c49e:	2301      	movs	r3, #1
 800c4a0:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 800c4a4:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 800c4a8:	bb8a      	cbnz	r2, 800c50e <uxr_buffer_create_datareader_bin+0xca>
 800c4aa:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800c4ae:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 800c4b2:	f04f 0c13 	mov.w	ip, #19
 800c4b6:	250b      	movs	r5, #11
 800c4b8:	2221      	movs	r2, #33	@ 0x21
 800c4ba:	2111      	movs	r1, #17
 800c4bc:	2009      	movs	r0, #9
 800c4be:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 800c4c2:	b923      	cbnz	r3, 800c4ce <uxr_buffer_create_datareader_bin+0x8a>
 800c4c4:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 800c4c8:	4672      	mov	r2, lr
 800c4ca:	4661      	mov	r1, ip
 800c4cc:	4628      	mov	r0, r5
 800c4ce:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 800c4d2:	2b01      	cmp	r3, #1
 800c4d4:	d025      	beq.n	800c522 <uxr_buffer_create_datareader_bin+0xde>
 800c4d6:	2b03      	cmp	r3, #3
 800c4d8:	d029      	beq.n	800c52e <uxr_buffer_create_datareader_bin+0xea>
 800c4da:	b32b      	cbz	r3, 800c528 <uxr_buffer_create_datareader_bin+0xe4>
 800c4dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4e0:	a923      	add	r1, sp, #140	@ 0x8c
 800c4e2:	a806      	add	r0, sp, #24
 800c4e4:	f7fd fedc 	bl	800a2a0 <ucdr_init_buffer>
 800c4e8:	a90e      	add	r1, sp, #56	@ 0x38
 800c4ea:	a806      	add	r0, sp, #24
 800c4ec:	f002 f844 	bl	800e578 <uxr_serialize_OBJK_DataReader_Binary>
 800c4f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4f2:	f8cd 8000 	str.w	r8, [sp]
 800c4f6:	9401      	str	r4, [sp, #4]
 800c4f8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c4fc:	60e3      	str	r3, [r4, #12]
 800c4fe:	4630      	mov	r0, r6
 800c500:	b29b      	uxth	r3, r3
 800c502:	f7ff fe35 	bl	800c170 <uxr_common_create_entity>
 800c506:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800c50a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c50e:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 800c512:	f04f 0c12 	mov.w	ip, #18
 800c516:	250a      	movs	r5, #10
 800c518:	2220      	movs	r2, #32
 800c51a:	2110      	movs	r1, #16
 800c51c:	2008      	movs	r0, #8
 800c51e:	2702      	movs	r7, #2
 800c520:	e7cd      	b.n	800c4be <uxr_buffer_create_datareader_bin+0x7a>
 800c522:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 800c526:	e7d9      	b.n	800c4dc <uxr_buffer_create_datareader_bin+0x98>
 800c528:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 800c52c:	e7d6      	b.n	800c4dc <uxr_buffer_create_datareader_bin+0x98>
 800c52e:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 800c532:	e7d3      	b.n	800c4dc <uxr_buffer_create_datareader_bin+0x98>

0800c534 <uxr_object_id>:
 800c534:	b082      	sub	sp, #8
 800c536:	2300      	movs	r3, #0
 800c538:	f88d 1006 	strb.w	r1, [sp, #6]
 800c53c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c540:	f360 030f 	bfi	r3, r0, #0, #16
 800c544:	f362 431f 	bfi	r3, r2, #16, #16
 800c548:	4618      	mov	r0, r3
 800c54a:	b002      	add	sp, #8
 800c54c:	4770      	bx	lr
 800c54e:	bf00      	nop

0800c550 <uxr_object_id_from_raw>:
 800c550:	7843      	ldrb	r3, [r0, #1]
 800c552:	7801      	ldrb	r1, [r0, #0]
 800c554:	b082      	sub	sp, #8
 800c556:	f003 020f 	and.w	r2, r3, #15
 800c55a:	f88d 2006 	strb.w	r2, [sp, #6]
 800c55e:	091b      	lsrs	r3, r3, #4
 800c560:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c564:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800c568:	2000      	movs	r0, #0
 800c56a:	f363 000f 	bfi	r0, r3, #0, #16
 800c56e:	f362 401f 	bfi	r0, r2, #16, #16
 800c572:	b002      	add	sp, #8
 800c574:	4770      	bx	lr
 800c576:	bf00      	nop

0800c578 <uxr_object_id_to_raw>:
 800c578:	4602      	mov	r2, r0
 800c57a:	f3c0 4303 	ubfx	r3, r0, #16, #4
 800c57e:	b082      	sub	sp, #8
 800c580:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 800c584:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 800c588:	f881 c000 	strb.w	ip, [r1]
 800c58c:	7048      	strb	r0, [r1, #1]
 800c58e:	b002      	add	sp, #8
 800c590:	4770      	bx	lr
 800c592:	bf00      	nop

0800c594 <on_get_fragmentation_info>:
 800c594:	b500      	push	{lr}
 800c596:	b08b      	sub	sp, #44	@ 0x2c
 800c598:	4601      	mov	r1, r0
 800c59a:	2204      	movs	r2, #4
 800c59c:	a802      	add	r0, sp, #8
 800c59e:	f7fd fe7f 	bl	800a2a0 <ucdr_init_buffer>
 800c5a2:	f10d 0305 	add.w	r3, sp, #5
 800c5a6:	f10d 0206 	add.w	r2, sp, #6
 800c5aa:	a901      	add	r1, sp, #4
 800c5ac:	a802      	add	r0, sp, #8
 800c5ae:	f001 f9d5 	bl	800d95c <uxr_read_submessage_header>
 800c5b2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c5b6:	2b0d      	cmp	r3, #13
 800c5b8:	d003      	beq.n	800c5c2 <on_get_fragmentation_info+0x2e>
 800c5ba:	2000      	movs	r0, #0
 800c5bc:	b00b      	add	sp, #44	@ 0x2c
 800c5be:	f85d fb04 	ldr.w	pc, [sp], #4
 800c5c2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c5c6:	f013 0f02 	tst.w	r3, #2
 800c5ca:	bf14      	ite	ne
 800c5cc:	2002      	movne	r0, #2
 800c5ce:	2001      	moveq	r0, #1
 800c5d0:	b00b      	add	sp, #44	@ 0x2c
 800c5d2:	f85d fb04 	ldr.w	pc, [sp], #4
 800c5d6:	bf00      	nop

0800c5d8 <read_submessage_get_info>:
 800c5d8:	b570      	push	{r4, r5, r6, lr}
 800c5da:	2500      	movs	r5, #0
 800c5dc:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 800c5e0:	4604      	mov	r4, r0
 800c5e2:	f44f 7224 	mov.w	r2, #656	@ 0x290
 800c5e6:	460e      	mov	r6, r1
 800c5e8:	a810      	add	r0, sp, #64	@ 0x40
 800c5ea:	4629      	mov	r1, r5
 800c5ec:	e9cd 5503 	strd	r5, r5, [sp, #12]
 800c5f0:	f009 fe26 	bl	8016240 <memset>
 800c5f4:	a903      	add	r1, sp, #12
 800c5f6:	4630      	mov	r0, r6
 800c5f8:	f002 fa70 	bl	800eadc <uxr_deserialize_GET_INFO_Payload>
 800c5fc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800c600:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800c604:	4620      	mov	r0, r4
 800c606:	f001 f81f 	bl	800d648 <uxr_session_header_offset>
 800c60a:	462b      	mov	r3, r5
 800c60c:	9000      	str	r0, [sp, #0]
 800c60e:	220c      	movs	r2, #12
 800c610:	a905      	add	r1, sp, #20
 800c612:	a808      	add	r0, sp, #32
 800c614:	f7fd fe32 	bl	800a27c <ucdr_init_buffer_origin_offset>
 800c618:	a910      	add	r1, sp, #64	@ 0x40
 800c61a:	a808      	add	r0, sp, #32
 800c61c:	f002 fad0 	bl	800ebc0 <uxr_serialize_INFO_Payload>
 800c620:	9b08      	ldr	r3, [sp, #32]
 800c622:	462a      	mov	r2, r5
 800c624:	4629      	mov	r1, r5
 800c626:	4620      	mov	r0, r4
 800c628:	f000 ffb8 	bl	800d59c <uxr_stamp_session_header>
 800c62c:	a808      	add	r0, sp, #32
 800c62e:	f7fd fe63 	bl	800a2f8 <ucdr_buffer_length>
 800c632:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c634:	4602      	mov	r2, r0
 800c636:	a905      	add	r1, sp, #20
 800c638:	e9d3 0400 	ldrd	r0, r4, [r3]
 800c63c:	47a0      	blx	r4
 800c63e:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 800c642:	bd70      	pop	{r4, r5, r6, pc}

0800c644 <write_submessage_acknack.isra.0>:
 800c644:	b570      	push	{r4, r5, r6, lr}
 800c646:	b092      	sub	sp, #72	@ 0x48
 800c648:	4605      	mov	r5, r0
 800c64a:	460e      	mov	r6, r1
 800c64c:	4614      	mov	r4, r2
 800c64e:	f000 fffb 	bl	800d648 <uxr_session_header_offset>
 800c652:	a905      	add	r1, sp, #20
 800c654:	9000      	str	r0, [sp, #0]
 800c656:	2300      	movs	r3, #0
 800c658:	a80a      	add	r0, sp, #40	@ 0x28
 800c65a:	2211      	movs	r2, #17
 800c65c:	f7fd fe0e 	bl	800a27c <ucdr_init_buffer_origin_offset>
 800c660:	2218      	movs	r2, #24
 800c662:	fb02 5404 	mla	r4, r2, r4, r5
 800c666:	2300      	movs	r3, #0
 800c668:	2205      	movs	r2, #5
 800c66a:	3450      	adds	r4, #80	@ 0x50
 800c66c:	210a      	movs	r1, #10
 800c66e:	a80a      	add	r0, sp, #40	@ 0x28
 800c670:	f001 f95a 	bl	800d928 <uxr_buffer_submessage_header>
 800c674:	a903      	add	r1, sp, #12
 800c676:	4620      	mov	r0, r4
 800c678:	f007 fc1c 	bl	8013eb4 <uxr_compute_acknack>
 800c67c:	ba40      	rev16	r0, r0
 800c67e:	f8ad 000e 	strh.w	r0, [sp, #14]
 800c682:	a903      	add	r1, sp, #12
 800c684:	a80a      	add	r0, sp, #40	@ 0x28
 800c686:	f88d 6010 	strb.w	r6, [sp, #16]
 800c68a:	f002 fb09 	bl	800eca0 <uxr_serialize_ACKNACK_Payload>
 800c68e:	2200      	movs	r2, #0
 800c690:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c692:	4611      	mov	r1, r2
 800c694:	4628      	mov	r0, r5
 800c696:	f000 ff81 	bl	800d59c <uxr_stamp_session_header>
 800c69a:	a80a      	add	r0, sp, #40	@ 0x28
 800c69c:	f7fd fe2c 	bl	800a2f8 <ucdr_buffer_length>
 800c6a0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800c6a2:	4602      	mov	r2, r0
 800c6a4:	a905      	add	r1, sp, #20
 800c6a6:	e9d3 0400 	ldrd	r0, r4, [r3]
 800c6aa:	47a0      	blx	r4
 800c6ac:	b012      	add	sp, #72	@ 0x48
 800c6ae:	bd70      	pop	{r4, r5, r6, pc}

0800c6b0 <uxr_init_session>:
 800c6b0:	b510      	push	{r4, lr}
 800c6b2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800c6e8 <uxr_init_session+0x38>
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 800c6bc:	4604      	mov	r4, r0
 800c6be:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 800c6c2:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 800c6c6:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 800c6ca:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 800c6ce:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 800c6d2:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 800c6d6:	2181      	movs	r1, #129	@ 0x81
 800c6d8:	f000 fecc 	bl	800d474 <uxr_init_session_info>
 800c6dc:	f104 0008 	add.w	r0, r4, #8
 800c6e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6e4:	f001 b83c 	b.w	800d760 <uxr_init_stream_storage>
	...

0800c6f0 <uxr_set_status_callback>:
 800c6f0:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 800c6f4:	4770      	bx	lr
 800c6f6:	bf00      	nop

0800c6f8 <uxr_set_topic_callback>:
 800c6f8:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 800c6fc:	4770      	bx	lr
 800c6fe:	bf00      	nop

0800c700 <uxr_set_request_callback>:
 800c700:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 800c704:	4770      	bx	lr
 800c706:	bf00      	nop

0800c708 <uxr_set_reply_callback>:
 800c708:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 800c70c:	4770      	bx	lr
 800c70e:	bf00      	nop

0800c710 <uxr_create_output_best_effort_stream>:
 800c710:	b510      	push	{r4, lr}
 800c712:	b084      	sub	sp, #16
 800c714:	e9cd 2100 	strd	r2, r1, [sp]
 800c718:	4604      	mov	r4, r0
 800c71a:	f000 ff95 	bl	800d648 <uxr_session_header_offset>
 800c71e:	e9dd 2100 	ldrd	r2, r1, [sp]
 800c722:	4603      	mov	r3, r0
 800c724:	f104 0008 	add.w	r0, r4, #8
 800c728:	b004      	add	sp, #16
 800c72a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c72e:	f001 b861 	b.w	800d7f4 <uxr_add_output_best_effort_buffer>
 800c732:	bf00      	nop

0800c734 <uxr_create_output_reliable_stream>:
 800c734:	b510      	push	{r4, lr}
 800c736:	b088      	sub	sp, #32
 800c738:	e9cd 2104 	strd	r2, r1, [sp, #16]
 800c73c:	4604      	mov	r4, r0
 800c73e:	9303      	str	r3, [sp, #12]
 800c740:	f000 ff82 	bl	800d648 <uxr_session_header_offset>
 800c744:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800c748:	9000      	str	r0, [sp, #0]
 800c74a:	9905      	ldr	r1, [sp, #20]
 800c74c:	f104 0008 	add.w	r0, r4, #8
 800c750:	f001 f864 	bl	800d81c <uxr_add_output_reliable_buffer>
 800c754:	2200      	movs	r2, #0
 800c756:	b2c3      	uxtb	r3, r0
 800c758:	f363 0207 	bfi	r2, r3, #0, #8
 800c75c:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800c760:	f363 220f 	bfi	r2, r3, #8, #8
 800c764:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800c768:	f363 4217 	bfi	r2, r3, #16, #8
 800c76c:	0e03      	lsrs	r3, r0, #24
 800c76e:	f363 621f 	bfi	r2, r3, #24, #8
 800c772:	4610      	mov	r0, r2
 800c774:	b008      	add	sp, #32
 800c776:	bd10      	pop	{r4, pc}

0800c778 <uxr_create_input_best_effort_stream>:
 800c778:	b082      	sub	sp, #8
 800c77a:	3008      	adds	r0, #8
 800c77c:	b002      	add	sp, #8
 800c77e:	f001 b867 	b.w	800d850 <uxr_add_input_best_effort_buffer>
 800c782:	bf00      	nop

0800c784 <uxr_create_input_reliable_stream>:
 800c784:	b510      	push	{r4, lr}
 800c786:	b084      	sub	sp, #16
 800c788:	4c0b      	ldr	r4, [pc, #44]	@ (800c7b8 <uxr_create_input_reliable_stream+0x34>)
 800c78a:	9400      	str	r4, [sp, #0]
 800c78c:	3008      	adds	r0, #8
 800c78e:	f001 f875 	bl	800d87c <uxr_add_input_reliable_buffer>
 800c792:	2200      	movs	r2, #0
 800c794:	b2c3      	uxtb	r3, r0
 800c796:	f363 0207 	bfi	r2, r3, #0, #8
 800c79a:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800c79e:	f363 220f 	bfi	r2, r3, #8, #8
 800c7a2:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800c7a6:	f363 4217 	bfi	r2, r3, #16, #8
 800c7aa:	0e03      	lsrs	r3, r0, #24
 800c7ac:	f363 621f 	bfi	r2, r3, #24, #8
 800c7b0:	4610      	mov	r0, r2
 800c7b2:	b004      	add	sp, #16
 800c7b4:	bd10      	pop	{r4, pc}
 800c7b6:	bf00      	nop
 800c7b8:	0800c595 	.word	0x0800c595

0800c7bc <uxr_epoch_nanos>:
 800c7bc:	b510      	push	{r4, lr}
 800c7be:	4604      	mov	r4, r0
 800c7c0:	f001 f912 	bl	800d9e8 <uxr_nanos>
 800c7c4:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 800c7c8:	1ac0      	subs	r0, r0, r3
 800c7ca:	eb61 0102 	sbc.w	r1, r1, r2
 800c7ce:	bd10      	pop	{r4, pc}

0800c7d0 <uxr_flash_output_streams>:
 800c7d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7d4:	7e03      	ldrb	r3, [r0, #24]
 800c7d6:	b084      	sub	sp, #16
 800c7d8:	4604      	mov	r4, r0
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d035      	beq.n	800c84a <uxr_flash_output_streams+0x7a>
 800c7de:	f04f 0900 	mov.w	r9, #0
 800c7e2:	4648      	mov	r0, r9
 800c7e4:	f10d 0802 	add.w	r8, sp, #2
 800c7e8:	af03      	add	r7, sp, #12
 800c7ea:	ae02      	add	r6, sp, #8
 800c7ec:	e006      	b.n	800c7fc <uxr_flash_output_streams+0x2c>
 800c7ee:	7e23      	ldrb	r3, [r4, #24]
 800c7f0:	f109 0901 	add.w	r9, r9, #1
 800c7f4:	fa5f f089 	uxtb.w	r0, r9
 800c7f8:	4283      	cmp	r3, r0
 800c7fa:	d926      	bls.n	800c84a <uxr_flash_output_streams+0x7a>
 800c7fc:	2201      	movs	r2, #1
 800c7fe:	4611      	mov	r1, r2
 800c800:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 800c804:	f000 ff58 	bl	800d6b8 <uxr_stream_id>
 800c808:	3508      	adds	r5, #8
 800c80a:	4684      	mov	ip, r0
 800c80c:	4643      	mov	r3, r8
 800c80e:	463a      	mov	r2, r7
 800c810:	4631      	mov	r1, r6
 800c812:	4628      	mov	r0, r5
 800c814:	f8cd c004 	str.w	ip, [sp, #4]
 800c818:	f007 fbd2 	bl	8013fc0 <uxr_prepare_best_effort_buffer_to_send>
 800c81c:	2800      	cmp	r0, #0
 800c81e:	d0e6      	beq.n	800c7ee <uxr_flash_output_streams+0x1e>
 800c820:	9b02      	ldr	r3, [sp, #8]
 800c822:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800c826:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800c82a:	4620      	mov	r0, r4
 800c82c:	f000 feb6 	bl	800d59c <uxr_stamp_session_header>
 800c830:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c832:	9a03      	ldr	r2, [sp, #12]
 800c834:	685d      	ldr	r5, [r3, #4]
 800c836:	6818      	ldr	r0, [r3, #0]
 800c838:	9902      	ldr	r1, [sp, #8]
 800c83a:	47a8      	blx	r5
 800c83c:	f109 0901 	add.w	r9, r9, #1
 800c840:	7e23      	ldrb	r3, [r4, #24]
 800c842:	fa5f f089 	uxtb.w	r0, r9
 800c846:	4283      	cmp	r3, r0
 800c848:	d8d8      	bhi.n	800c7fc <uxr_flash_output_streams+0x2c>
 800c84a:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800c84e:	b38b      	cbz	r3, 800c8b4 <uxr_flash_output_streams+0xe4>
 800c850:	f04f 0900 	mov.w	r9, #0
 800c854:	f10d 0802 	add.w	r8, sp, #2
 800c858:	af03      	add	r7, sp, #12
 800c85a:	ae02      	add	r6, sp, #8
 800c85c:	4648      	mov	r0, r9
 800c85e:	2201      	movs	r2, #1
 800c860:	2102      	movs	r1, #2
 800c862:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 800c866:	f000 ff27 	bl	800d6b8 <uxr_stream_id>
 800c86a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800c86e:	3520      	adds	r5, #32
 800c870:	9001      	str	r0, [sp, #4]
 800c872:	e00d      	b.n	800c890 <uxr_flash_output_streams+0xc0>
 800c874:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800c878:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800c87c:	9b02      	ldr	r3, [sp, #8]
 800c87e:	f000 fe8d 	bl	800d59c <uxr_stamp_session_header>
 800c882:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c884:	9a03      	ldr	r2, [sp, #12]
 800c886:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800c88a:	9902      	ldr	r1, [sp, #8]
 800c88c:	6818      	ldr	r0, [r3, #0]
 800c88e:	47d0      	blx	sl
 800c890:	4643      	mov	r3, r8
 800c892:	463a      	mov	r2, r7
 800c894:	4631      	mov	r1, r6
 800c896:	4628      	mov	r0, r5
 800c898:	f007 fdb0 	bl	80143fc <uxr_prepare_next_reliable_buffer_to_send>
 800c89c:	4603      	mov	r3, r0
 800c89e:	4620      	mov	r0, r4
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d1e7      	bne.n	800c874 <uxr_flash_output_streams+0xa4>
 800c8a4:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800c8a8:	f109 0901 	add.w	r9, r9, #1
 800c8ac:	fa5f f089 	uxtb.w	r0, r9
 800c8b0:	4283      	cmp	r3, r0
 800c8b2:	d8d4      	bhi.n	800c85e <uxr_flash_output_streams+0x8e>
 800c8b4:	b004      	add	sp, #16
 800c8b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8ba:	bf00      	nop

0800c8bc <read_submessage_info>:
 800c8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8c0:	460d      	mov	r5, r1
 800c8c2:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800c8c6:	4669      	mov	r1, sp
 800c8c8:	4607      	mov	r7, r0
 800c8ca:	4628      	mov	r0, r5
 800c8cc:	f002 f814 	bl	800e8f8 <uxr_deserialize_BaseObjectReply>
 800c8d0:	a902      	add	r1, sp, #8
 800c8d2:	4604      	mov	r4, r0
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	f89d 8005 	ldrb.w	r8, [sp, #5]
 800c8da:	f7fc fb87 	bl	8008fec <ucdr_deserialize_bool>
 800c8de:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800c8e2:	4004      	ands	r4, r0
 800c8e4:	b2e4      	uxtb	r4, r4
 800c8e6:	b95b      	cbnz	r3, 800c900 <read_submessage_info+0x44>
 800c8e8:	a987      	add	r1, sp, #540	@ 0x21c
 800c8ea:	4628      	mov	r0, r5
 800c8ec:	f7fc fb7e 	bl	8008fec <ucdr_deserialize_bool>
 800c8f0:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 800c8f4:	4606      	mov	r6, r0
 800c8f6:	b94b      	cbnz	r3, 800c90c <read_submessage_info+0x50>
 800c8f8:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800c8fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c900:	a903      	add	r1, sp, #12
 800c902:	4628      	mov	r0, r5
 800c904:	f001 fea0 	bl	800e648 <uxr_deserialize_ObjectVariant>
 800c908:	4004      	ands	r4, r0
 800c90a:	e7ed      	b.n	800c8e8 <read_submessage_info+0x2c>
 800c90c:	a988      	add	r1, sp, #544	@ 0x220
 800c90e:	4628      	mov	r0, r5
 800c910:	f7fc fb9a 	bl	8009048 <ucdr_deserialize_uint8_t>
 800c914:	4234      	tst	r4, r6
 800c916:	d0ef      	beq.n	800c8f8 <read_submessage_info+0x3c>
 800c918:	2800      	cmp	r0, #0
 800c91a:	d0ed      	beq.n	800c8f8 <read_submessage_info+0x3c>
 800c91c:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 800c920:	2b0d      	cmp	r3, #13
 800c922:	d1e9      	bne.n	800c8f8 <read_submessage_info+0x3c>
 800c924:	a98a      	add	r1, sp, #552	@ 0x228
 800c926:	4628      	mov	r0, r5
 800c928:	f7fd f934 	bl	8009b94 <ucdr_deserialize_int16_t>
 800c92c:	b140      	cbz	r0, 800c940 <read_submessage_info+0x84>
 800c92e:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 800c932:	2b00      	cmp	r3, #0
 800c934:	dd07      	ble.n	800c946 <read_submessage_info+0x8a>
 800c936:	f1b8 0f00 	cmp.w	r8, #0
 800c93a:	bf14      	ite	ne
 800c93c:	2001      	movne	r0, #1
 800c93e:	2002      	moveq	r0, #2
 800c940:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 800c944:	e7d8      	b.n	800c8f8 <read_submessage_info+0x3c>
 800c946:	2000      	movs	r0, #0
 800c948:	e7fa      	b.n	800c940 <read_submessage_info+0x84>
 800c94a:	bf00      	nop

0800c94c <read_submessage_list>:
 800c94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c950:	b097      	sub	sp, #92	@ 0x5c
 800c952:	4ec1      	ldr	r6, [pc, #772]	@ (800cc58 <read_submessage_list+0x30c>)
 800c954:	9209      	str	r2, [sp, #36]	@ 0x24
 800c956:	4604      	mov	r4, r0
 800c958:	460d      	mov	r5, r1
 800c95a:	f04f 0801 	mov.w	r8, #1
 800c95e:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 800c962:	aa0c      	add	r2, sp, #48	@ 0x30
 800c964:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 800c968:	4628      	mov	r0, r5
 800c96a:	f000 fff7 	bl	800d95c <uxr_read_submessage_header>
 800c96e:	2800      	cmp	r0, #0
 800c970:	f000 813e 	beq.w	800cbf0 <read_submessage_list+0x2a4>
 800c974:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 800c978:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 800c97c:	3b02      	subs	r3, #2
 800c97e:	2b0d      	cmp	r3, #13
 800c980:	d8ed      	bhi.n	800c95e <read_submessage_list+0x12>
 800c982:	a101      	add	r1, pc, #4	@ (adr r1, 800c988 <read_submessage_list+0x3c>)
 800c984:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c988:	0800cbe7 	.word	0x0800cbe7
 800c98c:	0800c95f 	.word	0x0800c95f
 800c990:	0800cbd7 	.word	0x0800cbd7
 800c994:	0800cb75 	.word	0x0800cb75
 800c998:	0800cb6b 	.word	0x0800cb6b
 800c99c:	0800c95f 	.word	0x0800c95f
 800c9a0:	0800c95f 	.word	0x0800c95f
 800c9a4:	0800cacb 	.word	0x0800cacb
 800c9a8:	0800ca5b 	.word	0x0800ca5b
 800c9ac:	0800ca1b 	.word	0x0800ca1b
 800c9b0:	0800c95f 	.word	0x0800c95f
 800c9b4:	0800c95f 	.word	0x0800c95f
 800c9b8:	0800c95f 	.word	0x0800c95f
 800c9bc:	0800c9c1 	.word	0x0800c9c1
 800c9c0:	a910      	add	r1, sp, #64	@ 0x40
 800c9c2:	4628      	mov	r0, r5
 800c9c4:	f002 f9bc 	bl	800ed40 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 800c9c8:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 800c9cc:	f1b9 0f00 	cmp.w	r9, #0
 800c9d0:	f000 8116 	beq.w	800cc00 <read_submessage_list+0x2b4>
 800c9d4:	f001 f808 	bl	800d9e8 <uxr_nanos>
 800c9d8:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800c9da:	4602      	mov	r2, r0
 800c9dc:	460b      	mov	r3, r1
 800c9de:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800c9e0:	2100      	movs	r1, #0
 800c9e2:	468c      	mov	ip, r1
 800c9e4:	fbc0 7c06 	smlal	r7, ip, r0, r6
 800c9e8:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 800c9ec:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c9ee:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 800c9f0:	468c      	mov	ip, r1
 800c9f2:	fbc0 7c06 	smlal	r7, ip, r0, r6
 800c9f6:	46e2      	mov	sl, ip
 800c9f8:	46bc      	mov	ip, r7
 800c9fa:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 800c9fe:	fbc0 7106 	smlal	r7, r1, r0, r6
 800ca02:	e9cd ca02 	strd	ip, sl, [sp, #8]
 800ca06:	e9cd 7100 	strd	r7, r1, [sp]
 800ca0a:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 800ca0e:	9106      	str	r1, [sp, #24]
 800ca10:	4620      	mov	r0, r4
 800ca12:	47c8      	blx	r9
 800ca14:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 800ca18:	e7a1      	b.n	800c95e <read_submessage_list+0x12>
 800ca1a:	a910      	add	r1, sp, #64	@ 0x40
 800ca1c:	4628      	mov	r0, r5
 800ca1e:	f002 f97d 	bl	800ed1c <uxr_deserialize_HEARTBEAT_Payload>
 800ca22:	2100      	movs	r1, #0
 800ca24:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800ca28:	f000 fe70 	bl	800d70c <uxr_stream_id_from_raw>
 800ca2c:	f3c0 2707 	ubfx	r7, r0, #8, #8
 800ca30:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ca32:	4639      	mov	r1, r7
 800ca34:	f104 0008 	add.w	r0, r4, #8
 800ca38:	f000 ff56 	bl	800d8e8 <uxr_get_input_reliable_stream>
 800ca3c:	2800      	cmp	r0, #0
 800ca3e:	d08e      	beq.n	800c95e <read_submessage_list+0x12>
 800ca40:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 800ca44:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 800ca48:	f007 fa28 	bl	8013e9c <uxr_process_heartbeat>
 800ca4c:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 800ca50:	463a      	mov	r2, r7
 800ca52:	4620      	mov	r0, r4
 800ca54:	f7ff fdf6 	bl	800c644 <write_submessage_acknack.isra.0>
 800ca58:	e781      	b.n	800c95e <read_submessage_list+0x12>
 800ca5a:	a910      	add	r1, sp, #64	@ 0x40
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	f002 f935 	bl	800eccc <uxr_deserialize_ACKNACK_Payload>
 800ca62:	2100      	movs	r1, #0
 800ca64:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800ca68:	f000 fe50 	bl	800d70c <uxr_stream_id_from_raw>
 800ca6c:	900d      	str	r0, [sp, #52]	@ 0x34
 800ca6e:	f3c0 2107 	ubfx	r1, r0, #8, #8
 800ca72:	f104 0008 	add.w	r0, r4, #8
 800ca76:	f000 ff23 	bl	800d8c0 <uxr_get_output_reliable_stream>
 800ca7a:	4607      	mov	r7, r0
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	f43f af6e 	beq.w	800c95e <read_submessage_list+0x12>
 800ca82:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 800ca86:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 800ca8a:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 800ca8e:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 800ca92:	b289      	uxth	r1, r1
 800ca94:	f007 fd5c 	bl	8014550 <uxr_process_acknack>
 800ca98:	4638      	mov	r0, r7
 800ca9a:	f007 fd19 	bl	80144d0 <uxr_begin_output_nack_buffer_it>
 800ca9e:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 800caa2:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800caa6:	e006      	b.n	800cab6 <read_submessage_list+0x16a>
 800caa8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800caaa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800caac:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800cab0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cab2:	6818      	ldr	r0, [r3, #0]
 800cab4:	47c8      	blx	r9
 800cab6:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 800caba:	aa0f      	add	r2, sp, #60	@ 0x3c
 800cabc:	4651      	mov	r1, sl
 800cabe:	4638      	mov	r0, r7
 800cac0:	f007 fd08 	bl	80144d4 <uxr_next_reliable_nack_buffer_to_send>
 800cac4:	2800      	cmp	r0, #0
 800cac6:	d1ef      	bne.n	800caa8 <read_submessage_list+0x15c>
 800cac8:	e749      	b.n	800c95e <read_submessage_list+0x12>
 800caca:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 800cace:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 800cad2:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 800cad6:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 800cada:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 800cade:	4651      	mov	r1, sl
 800cae0:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 800cae4:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 800cae8:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 800caec:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 800caf0:	4628      	mov	r0, r5
 800caf2:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 800caf6:	f001 fe49 	bl	800e78c <uxr_deserialize_BaseObjectRequest>
 800cafa:	4650      	mov	r0, sl
 800cafc:	a90f      	add	r1, sp, #60	@ 0x3c
 800cafe:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 800cb02:	f000 fdc7 	bl	800d694 <uxr_parse_base_object_request>
 800cb06:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 800cb0a:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cb0c:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 800cb10:	9110      	str	r1, [sp, #64]	@ 0x40
 800cb12:	3f04      	subs	r7, #4
 800cb14:	f009 090e 	and.w	r9, r9, #14
 800cb18:	b2bf      	uxth	r7, r7
 800cb1a:	f1bb 0f00 	cmp.w	fp, #0
 800cb1e:	d006      	beq.n	800cb2e <read_submessage_list+0x1e2>
 800cb20:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800cb24:	9300      	str	r3, [sp, #0]
 800cb26:	4652      	mov	r2, sl
 800cb28:	2300      	movs	r3, #0
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	47d8      	blx	fp
 800cb2e:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 800cb30:	b16a      	cbz	r2, 800cb4e <read_submessage_list+0x202>
 800cb32:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800cb34:	2100      	movs	r1, #0
 800cb36:	3802      	subs	r0, #2
 800cb38:	e002      	b.n	800cb40 <read_submessage_list+0x1f4>
 800cb3a:	3101      	adds	r1, #1
 800cb3c:	4291      	cmp	r1, r2
 800cb3e:	d006      	beq.n	800cb4e <read_submessage_list+0x202>
 800cb40:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 800cb44:	4553      	cmp	r3, sl
 800cb46:	d1f8      	bne.n	800cb3a <read_submessage_list+0x1ee>
 800cb48:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	545a      	strb	r2, [r3, r1]
 800cb4e:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 800cb52:	9102      	str	r1, [sp, #8]
 800cb54:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cb56:	9101      	str	r1, [sp, #4]
 800cb58:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800cb5a:	9100      	str	r1, [sp, #0]
 800cb5c:	464b      	mov	r3, r9
 800cb5e:	463a      	mov	r2, r7
 800cb60:	4629      	mov	r1, r5
 800cb62:	4620      	mov	r0, r4
 800cb64:	f007 fdb2 	bl	80146cc <read_submessage_format>
 800cb68:	e6f9      	b.n	800c95e <read_submessage_list+0x12>
 800cb6a:	4629      	mov	r1, r5
 800cb6c:	4620      	mov	r0, r4
 800cb6e:	f7ff fea5 	bl	800c8bc <read_submessage_info>
 800cb72:	e6f4      	b.n	800c95e <read_submessage_list+0x12>
 800cb74:	2a00      	cmp	r2, #0
 800cb76:	d03e      	beq.n	800cbf6 <read_submessage_list+0x2aa>
 800cb78:	a910      	add	r1, sp, #64	@ 0x40
 800cb7a:	4628      	mov	r0, r5
 800cb7c:	f002 f802 	bl	800eb84 <uxr_deserialize_STATUS_Payload>
 800cb80:	a90e      	add	r1, sp, #56	@ 0x38
 800cb82:	aa0d      	add	r2, sp, #52	@ 0x34
 800cb84:	a810      	add	r0, sp, #64	@ 0x40
 800cb86:	f000 fd85 	bl	800d694 <uxr_parse_base_object_request>
 800cb8a:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 800cb8e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cb90:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 800cb94:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 800cb98:	910f      	str	r1, [sp, #60]	@ 0x3c
 800cb9a:	f1ba 0f00 	cmp.w	sl, #0
 800cb9e:	d006      	beq.n	800cbae <read_submessage_list+0x262>
 800cba0:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800cba4:	9300      	str	r3, [sp, #0]
 800cba6:	463a      	mov	r2, r7
 800cba8:	464b      	mov	r3, r9
 800cbaa:	4620      	mov	r0, r4
 800cbac:	47d0      	blx	sl
 800cbae:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 800cbb0:	2a00      	cmp	r2, #0
 800cbb2:	f43f aed4 	beq.w	800c95e <read_submessage_list+0x12>
 800cbb6:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800cbb8:	2100      	movs	r1, #0
 800cbba:	3802      	subs	r0, #2
 800cbbc:	e003      	b.n	800cbc6 <read_submessage_list+0x27a>
 800cbbe:	3101      	adds	r1, #1
 800cbc0:	4291      	cmp	r1, r2
 800cbc2:	f43f aecc 	beq.w	800c95e <read_submessage_list+0x12>
 800cbc6:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 800cbca:	42bb      	cmp	r3, r7
 800cbcc:	d1f7      	bne.n	800cbbe <read_submessage_list+0x272>
 800cbce:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800cbd0:	f803 9001 	strb.w	r9, [r3, r1]
 800cbd4:	e6c3      	b.n	800c95e <read_submessage_list+0x12>
 800cbd6:	2a00      	cmp	r2, #0
 800cbd8:	f47f aec1 	bne.w	800c95e <read_submessage_list+0x12>
 800cbdc:	4629      	mov	r1, r5
 800cbde:	4620      	mov	r0, r4
 800cbe0:	f000 fc9e 	bl	800d520 <uxr_read_create_session_status>
 800cbe4:	e6bb      	b.n	800c95e <read_submessage_list+0x12>
 800cbe6:	4629      	mov	r1, r5
 800cbe8:	4620      	mov	r0, r4
 800cbea:	f7ff fcf5 	bl	800c5d8 <read_submessage_get_info>
 800cbee:	e6b6      	b.n	800c95e <read_submessage_list+0x12>
 800cbf0:	b017      	add	sp, #92	@ 0x5c
 800cbf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf6:	4629      	mov	r1, r5
 800cbf8:	4620      	mov	r0, r4
 800cbfa:	f000 fc9d 	bl	800d538 <uxr_read_delete_session_status>
 800cbfe:	e6ae      	b.n	800c95e <read_submessage_list+0x12>
 800cc00:	f000 fef2 	bl	800d9e8 <uxr_nanos>
 800cc04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cc06:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800cc08:	464f      	mov	r7, r9
 800cc0a:	fbc3 2706 	smlal	r2, r7, r3, r6
 800cc0e:	1812      	adds	r2, r2, r0
 800cc10:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cc12:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800cc14:	eb47 0101 	adc.w	r1, r7, r1
 800cc18:	464f      	mov	r7, r9
 800cc1a:	fbc3 0706 	smlal	r0, r7, r3, r6
 800cc1e:	463b      	mov	r3, r7
 800cc20:	4684      	mov	ip, r0
 800cc22:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 800cc26:	fbc7 0906 	smlal	r0, r9, r7, r6
 800cc2a:	eb1c 0c00 	adds.w	ip, ip, r0
 800cc2e:	464f      	mov	r7, r9
 800cc30:	eb43 0307 	adc.w	r3, r3, r7
 800cc34:	ebb2 0c0c 	subs.w	ip, r2, ip
 800cc38:	eb61 0303 	sbc.w	r3, r1, r3
 800cc3c:	0fda      	lsrs	r2, r3, #31
 800cc3e:	eb12 020c 	adds.w	r2, r2, ip
 800cc42:	f143 0300 	adc.w	r3, r3, #0
 800cc46:	0852      	lsrs	r2, r2, #1
 800cc48:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 800cc4c:	105b      	asrs	r3, r3, #1
 800cc4e:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 800cc52:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 800cc56:	e6dd      	b.n	800ca14 <read_submessage_list+0xc8>
 800cc58:	3b9aca00 	.word	0x3b9aca00

0800cc5c <listen_message_reliably>:
 800cc5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc60:	1e0b      	subs	r3, r1, #0
 800cc62:	b09d      	sub	sp, #116	@ 0x74
 800cc64:	bfb8      	it	lt
 800cc66:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 800cc6a:	4680      	mov	r8, r0
 800cc6c:	9305      	str	r3, [sp, #20]
 800cc6e:	f000 fea1 	bl	800d9b4 <uxr_millis>
 800cc72:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 800cc76:	4681      	mov	r9, r0
 800cc78:	2a00      	cmp	r2, #0
 800cc7a:	f000 80a1 	beq.w	800cdc0 <listen_message_reliably+0x164>
 800cc7e:	2600      	movs	r6, #0
 800cc80:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800cc84:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800cc88:	9303      	str	r3, [sp, #12]
 800cc8a:	4630      	mov	r0, r6
 800cc8c:	460f      	mov	r7, r1
 800cc8e:	e00f      	b.n	800ccb0 <listen_message_reliably+0x54>
 800cc90:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cc94:	9903      	ldr	r1, [sp, #12]
 800cc96:	455a      	cmp	r2, fp
 800cc98:	f106 0601 	add.w	r6, r6, #1
 800cc9c:	eb73 0101 	sbcs.w	r1, r3, r1
 800cca0:	b2f0      	uxtb	r0, r6
 800cca2:	da01      	bge.n	800cca8 <listen_message_reliably+0x4c>
 800cca4:	4693      	mov	fp, r2
 800cca6:	9303      	str	r3, [sp, #12]
 800cca8:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 800ccac:	4283      	cmp	r3, r0
 800ccae:	d960      	bls.n	800cd72 <listen_message_reliably+0x116>
 800ccb0:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 800ccb4:	2102      	movs	r1, #2
 800ccb6:	2201      	movs	r2, #1
 800ccb8:	f000 fcfe 	bl	800d6b8 <uxr_stream_id>
 800ccbc:	00e4      	lsls	r4, r4, #3
 800ccbe:	f104 0520 	add.w	r5, r4, #32
 800ccc2:	4445      	add	r5, r8
 800ccc4:	4601      	mov	r1, r0
 800ccc6:	463b      	mov	r3, r7
 800ccc8:	464a      	mov	r2, r9
 800ccca:	4628      	mov	r0, r5
 800cccc:	9109      	str	r1, [sp, #36]	@ 0x24
 800ccce:	f007 fbd5 	bl	801447c <uxr_update_output_stream_heartbeat_timestamp>
 800ccd2:	eb08 0304 	add.w	r3, r8, r4
 800ccd6:	2800      	cmp	r0, #0
 800ccd8:	d0da      	beq.n	800cc90 <listen_message_reliably+0x34>
 800ccda:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 800ccde:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 800cce2:	9304      	str	r3, [sp, #16]
 800cce4:	4640      	mov	r0, r8
 800cce6:	f000 fcaf 	bl	800d648 <uxr_session_header_offset>
 800ccea:	3501      	adds	r5, #1
 800ccec:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 800ccf0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800ccf4:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	2211      	movs	r2, #17
 800ccfc:	9000      	str	r0, [sp, #0]
 800ccfe:	a90c      	add	r1, sp, #48	@ 0x30
 800cd00:	4650      	mov	r0, sl
 800cd02:	f7fd fabb 	bl	800a27c <ucdr_init_buffer_origin_offset>
 800cd06:	2300      	movs	r3, #0
 800cd08:	2205      	movs	r2, #5
 800cd0a:	210b      	movs	r1, #11
 800cd0c:	4650      	mov	r0, sl
 800cd0e:	f000 fe0b 	bl	800d928 <uxr_buffer_submessage_header>
 800cd12:	8968      	ldrh	r0, [r5, #10]
 800cd14:	2101      	movs	r1, #1
 800cd16:	f007 fda3 	bl	8014860 <uxr_seq_num_add>
 800cd1a:	892b      	ldrh	r3, [r5, #8]
 800cd1c:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 800cd20:	4602      	mov	r2, r0
 800cd22:	9b04      	ldr	r3, [sp, #16]
 800cd24:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 800cd28:	a90a      	add	r1, sp, #40	@ 0x28
 800cd2a:	4650      	mov	r0, sl
 800cd2c:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 800cd30:	f001 ffe0 	bl	800ecf4 <uxr_serialize_HEARTBEAT_Payload>
 800cd34:	2200      	movs	r2, #0
 800cd36:	4611      	mov	r1, r2
 800cd38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cd3a:	4640      	mov	r0, r8
 800cd3c:	f000 fc2e 	bl	800d59c <uxr_stamp_session_header>
 800cd40:	4650      	mov	r0, sl
 800cd42:	f7fd fad9 	bl	800a2f8 <ucdr_buffer_length>
 800cd46:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800cd4a:	4602      	mov	r2, r0
 800cd4c:	a90c      	add	r1, sp, #48	@ 0x30
 800cd4e:	e9d3 0500 	ldrd	r0, r5, [r3]
 800cd52:	4444      	add	r4, r8
 800cd54:	47a8      	blx	r5
 800cd56:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 800cd5a:	9903      	ldr	r1, [sp, #12]
 800cd5c:	455a      	cmp	r2, fp
 800cd5e:	f106 0601 	add.w	r6, r6, #1
 800cd62:	eb73 0101 	sbcs.w	r1, r3, r1
 800cd66:	b2f0      	uxtb	r0, r6
 800cd68:	db9c      	blt.n	800cca4 <listen_message_reliably+0x48>
 800cd6a:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 800cd6e:	4283      	cmp	r3, r0
 800cd70:	d89e      	bhi.n	800ccb0 <listen_message_reliably+0x54>
 800cd72:	9a03      	ldr	r2, [sp, #12]
 800cd74:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	bf08      	it	eq
 800cd7c:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 800cd80:	d01e      	beq.n	800cdc0 <listen_message_reliably+0x164>
 800cd82:	ebab 0309 	sub.w	r3, fp, r9
 800cd86:	9905      	ldr	r1, [sp, #20]
 800cd88:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	bf08      	it	eq
 800cd90:	2301      	moveq	r3, #1
 800cd92:	4299      	cmp	r1, r3
 800cd94:	bfa8      	it	ge
 800cd96:	4619      	movge	r1, r3
 800cd98:	6894      	ldr	r4, [r2, #8]
 800cd9a:	6810      	ldr	r0, [r2, #0]
 800cd9c:	4689      	mov	r9, r1
 800cd9e:	460b      	mov	r3, r1
 800cda0:	aa08      	add	r2, sp, #32
 800cda2:	a907      	add	r1, sp, #28
 800cda4:	47a0      	blx	r4
 800cda6:	b968      	cbnz	r0, 800cdc4 <listen_message_reliably+0x168>
 800cda8:	9b05      	ldr	r3, [sp, #20]
 800cdaa:	eba3 0309 	sub.w	r3, r3, r9
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	9305      	str	r3, [sp, #20]
 800cdb2:	f73f af5c 	bgt.w	800cc6e <listen_message_reliably+0x12>
 800cdb6:	4604      	mov	r4, r0
 800cdb8:	4620      	mov	r0, r4
 800cdba:	b01d      	add	sp, #116	@ 0x74
 800cdbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdc0:	9b05      	ldr	r3, [sp, #20]
 800cdc2:	e7e0      	b.n	800cd86 <listen_message_reliably+0x12a>
 800cdc4:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 800cdc8:	4604      	mov	r4, r0
 800cdca:	a80c      	add	r0, sp, #48	@ 0x30
 800cdcc:	f7fd fa68 	bl	800a2a0 <ucdr_init_buffer>
 800cdd0:	2500      	movs	r5, #0
 800cdd2:	f10d 031a 	add.w	r3, sp, #26
 800cdd6:	aa06      	add	r2, sp, #24
 800cdd8:	a90c      	add	r1, sp, #48	@ 0x30
 800cdda:	4640      	mov	r0, r8
 800cddc:	f88d 5018 	strb.w	r5, [sp, #24]
 800cde0:	f000 fbf0 	bl	800d5c4 <uxr_read_session_header>
 800cde4:	b918      	cbnz	r0, 800cdee <listen_message_reliably+0x192>
 800cde6:	4620      	mov	r0, r4
 800cde8:	b01d      	add	sp, #116	@ 0x74
 800cdea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdee:	4629      	mov	r1, r5
 800cdf0:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800cdf4:	f000 fc8a 	bl	800d70c <uxr_stream_id_from_raw>
 800cdf8:	f3c0 4507 	ubfx	r5, r0, #16, #8
 800cdfc:	2d01      	cmp	r5, #1
 800cdfe:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 800ce02:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 800ce06:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800ce0a:	d04b      	beq.n	800cea4 <listen_message_reliably+0x248>
 800ce0c:	2d02      	cmp	r5, #2
 800ce0e:	d00f      	beq.n	800ce30 <listen_message_reliably+0x1d4>
 800ce10:	2d00      	cmp	r5, #0
 800ce12:	d1e8      	bne.n	800cde6 <listen_message_reliably+0x18a>
 800ce14:	4629      	mov	r1, r5
 800ce16:	4628      	mov	r0, r5
 800ce18:	f000 fc78 	bl	800d70c <uxr_stream_id_from_raw>
 800ce1c:	a90c      	add	r1, sp, #48	@ 0x30
 800ce1e:	4602      	mov	r2, r0
 800ce20:	4640      	mov	r0, r8
 800ce22:	920a      	str	r2, [sp, #40]	@ 0x28
 800ce24:	f7ff fd92 	bl	800c94c <read_submessage_list>
 800ce28:	4620      	mov	r0, r4
 800ce2a:	b01d      	add	sp, #116	@ 0x74
 800ce2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce30:	4631      	mov	r1, r6
 800ce32:	f108 0008 	add.w	r0, r8, #8
 800ce36:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 800ce3a:	f000 fd55 	bl	800d8e8 <uxr_get_input_reliable_stream>
 800ce3e:	4607      	mov	r7, r0
 800ce40:	b338      	cbz	r0, 800ce92 <listen_message_reliably+0x236>
 800ce42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce44:	9203      	str	r2, [sp, #12]
 800ce46:	a80c      	add	r0, sp, #48	@ 0x30
 800ce48:	f7fd fa5a 	bl	800a300 <ucdr_buffer_remaining>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	f10d 0019 	add.w	r0, sp, #25
 800ce52:	9000      	str	r0, [sp, #0]
 800ce54:	9a03      	ldr	r2, [sp, #12]
 800ce56:	4651      	mov	r1, sl
 800ce58:	4638      	mov	r0, r7
 800ce5a:	f006 ff25 	bl	8013ca8 <uxr_receive_reliable_message>
 800ce5e:	b1c0      	cbz	r0, 800ce92 <listen_message_reliably+0x236>
 800ce60:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800ce64:	b393      	cbz	r3, 800cecc <listen_message_reliably+0x270>
 800ce66:	ad14      	add	r5, sp, #80	@ 0x50
 800ce68:	f04f 0a02 	mov.w	sl, #2
 800ce6c:	e00a      	b.n	800ce84 <listen_message_reliably+0x228>
 800ce6e:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 800ce72:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 800ce76:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 800ce7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce7c:	4629      	mov	r1, r5
 800ce7e:	4640      	mov	r0, r8
 800ce80:	f7ff fd64 	bl	800c94c <read_submessage_list>
 800ce84:	2204      	movs	r2, #4
 800ce86:	4629      	mov	r1, r5
 800ce88:	4638      	mov	r0, r7
 800ce8a:	f006 ff8d 	bl	8013da8 <uxr_next_input_reliable_buffer_available>
 800ce8e:	2800      	cmp	r0, #0
 800ce90:	d1ed      	bne.n	800ce6e <listen_message_reliably+0x212>
 800ce92:	4640      	mov	r0, r8
 800ce94:	4632      	mov	r2, r6
 800ce96:	4649      	mov	r1, r9
 800ce98:	f7ff fbd4 	bl	800c644 <write_submessage_acknack.isra.0>
 800ce9c:	4620      	mov	r0, r4
 800ce9e:	b01d      	add	sp, #116	@ 0x74
 800cea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cea4:	4631      	mov	r1, r6
 800cea6:	f108 0008 	add.w	r0, r8, #8
 800ceaa:	f000 fd13 	bl	800d8d4 <uxr_get_input_best_effort_stream>
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	d099      	beq.n	800cde6 <listen_message_reliably+0x18a>
 800ceb2:	4651      	mov	r1, sl
 800ceb4:	f006 fe64 	bl	8013b80 <uxr_receive_best_effort_message>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d094      	beq.n	800cde6 <listen_message_reliably+0x18a>
 800cebc:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 800cec0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cec2:	a90c      	add	r1, sp, #48	@ 0x30
 800cec4:	4640      	mov	r0, r8
 800cec6:	f7ff fd41 	bl	800c94c <read_submessage_list>
 800ceca:	e78c      	b.n	800cde6 <listen_message_reliably+0x18a>
 800cecc:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 800ced0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ced2:	a90c      	add	r1, sp, #48	@ 0x30
 800ced4:	4640      	mov	r0, r8
 800ced6:	f7ff fd39 	bl	800c94c <read_submessage_list>
 800ceda:	e7c4      	b.n	800ce66 <listen_message_reliably+0x20a>

0800cedc <uxr_run_session_timeout>:
 800cedc:	b570      	push	{r4, r5, r6, lr}
 800cede:	4604      	mov	r4, r0
 800cee0:	460d      	mov	r5, r1
 800cee2:	f000 fd67 	bl	800d9b4 <uxr_millis>
 800cee6:	4606      	mov	r6, r0
 800cee8:	4620      	mov	r0, r4
 800ceea:	f7ff fc71 	bl	800c7d0 <uxr_flash_output_streams>
 800ceee:	4629      	mov	r1, r5
 800cef0:	4620      	mov	r0, r4
 800cef2:	f7ff feb3 	bl	800cc5c <listen_message_reliably>
 800cef6:	f000 fd5d 	bl	800d9b4 <uxr_millis>
 800cefa:	1b83      	subs	r3, r0, r6
 800cefc:	1ae9      	subs	r1, r5, r3
 800cefe:	2900      	cmp	r1, #0
 800cf00:	dcf6      	bgt.n	800cef0 <uxr_run_session_timeout+0x14>
 800cf02:	f104 0008 	add.w	r0, r4, #8
 800cf06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cf0a:	f000 bcf7 	b.w	800d8fc <uxr_output_streams_confirmed>
 800cf0e:	bf00      	nop

0800cf10 <uxr_run_session_until_data>:
 800cf10:	b570      	push	{r4, r5, r6, lr}
 800cf12:	4604      	mov	r4, r0
 800cf14:	460d      	mov	r5, r1
 800cf16:	f000 fd4d 	bl	800d9b4 <uxr_millis>
 800cf1a:	4606      	mov	r6, r0
 800cf1c:	4620      	mov	r0, r4
 800cf1e:	f7ff fc57 	bl	800c7d0 <uxr_flash_output_streams>
 800cf22:	2300      	movs	r3, #0
 800cf24:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 800cf28:	4629      	mov	r1, r5
 800cf2a:	e005      	b.n	800cf38 <uxr_run_session_until_data+0x28>
 800cf2c:	f000 fd42 	bl	800d9b4 <uxr_millis>
 800cf30:	1b83      	subs	r3, r0, r6
 800cf32:	1ae9      	subs	r1, r5, r3
 800cf34:	2900      	cmp	r1, #0
 800cf36:	dd07      	ble.n	800cf48 <uxr_run_session_until_data+0x38>
 800cf38:	4620      	mov	r0, r4
 800cf3a:	f7ff fe8f 	bl	800cc5c <listen_message_reliably>
 800cf3e:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800cf42:	2800      	cmp	r0, #0
 800cf44:	d0f2      	beq.n	800cf2c <uxr_run_session_until_data+0x1c>
 800cf46:	bd70      	pop	{r4, r5, r6, pc}
 800cf48:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800cf4c:	bd70      	pop	{r4, r5, r6, pc}
 800cf4e:	bf00      	nop

0800cf50 <uxr_run_session_until_confirm_delivery>:
 800cf50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf54:	4606      	mov	r6, r0
 800cf56:	460d      	mov	r5, r1
 800cf58:	f000 fd2c 	bl	800d9b4 <uxr_millis>
 800cf5c:	4607      	mov	r7, r0
 800cf5e:	4630      	mov	r0, r6
 800cf60:	f7ff fc36 	bl	800c7d0 <uxr_flash_output_streams>
 800cf64:	2d00      	cmp	r5, #0
 800cf66:	f106 0808 	add.w	r8, r6, #8
 800cf6a:	bfa8      	it	ge
 800cf6c:	462c      	movge	r4, r5
 800cf6e:	da07      	bge.n	800cf80 <uxr_run_session_until_confirm_delivery+0x30>
 800cf70:	e00e      	b.n	800cf90 <uxr_run_session_until_confirm_delivery+0x40>
 800cf72:	f7ff fe73 	bl	800cc5c <listen_message_reliably>
 800cf76:	f000 fd1d 	bl	800d9b4 <uxr_millis>
 800cf7a:	1bc3      	subs	r3, r0, r7
 800cf7c:	1aec      	subs	r4, r5, r3
 800cf7e:	d407      	bmi.n	800cf90 <uxr_run_session_until_confirm_delivery+0x40>
 800cf80:	4640      	mov	r0, r8
 800cf82:	f000 fcbb 	bl	800d8fc <uxr_output_streams_confirmed>
 800cf86:	4603      	mov	r3, r0
 800cf88:	4621      	mov	r1, r4
 800cf8a:	4630      	mov	r0, r6
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d0f0      	beq.n	800cf72 <uxr_run_session_until_confirm_delivery+0x22>
 800cf90:	4640      	mov	r0, r8
 800cf92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf96:	f000 bcb1 	b.w	800d8fc <uxr_output_streams_confirmed>
 800cf9a:	bf00      	nop

0800cf9c <uxr_run_session_until_all_status>:
 800cf9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfa0:	9c08      	ldr	r4, [sp, #32]
 800cfa2:	4606      	mov	r6, r0
 800cfa4:	460f      	mov	r7, r1
 800cfa6:	4691      	mov	r9, r2
 800cfa8:	461d      	mov	r5, r3
 800cfaa:	f7ff fc11 	bl	800c7d0 <uxr_flash_output_streams>
 800cfae:	b124      	cbz	r4, 800cfba <uxr_run_session_until_all_status+0x1e>
 800cfb0:	4622      	mov	r2, r4
 800cfb2:	21ff      	movs	r1, #255	@ 0xff
 800cfb4:	4628      	mov	r0, r5
 800cfb6:	f009 f943 	bl	8016240 <memset>
 800cfba:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 800cfbe:	67f4      	str	r4, [r6, #124]	@ 0x7c
 800cfc0:	f000 fcf8 	bl	800d9b4 <uxr_millis>
 800cfc4:	3d01      	subs	r5, #1
 800cfc6:	f1a9 0902 	sub.w	r9, r9, #2
 800cfca:	4680      	mov	r8, r0
 800cfcc:	4639      	mov	r1, r7
 800cfce:	4630      	mov	r0, r6
 800cfd0:	f7ff fe44 	bl	800cc5c <listen_message_reliably>
 800cfd4:	f000 fcee 	bl	800d9b4 <uxr_millis>
 800cfd8:	eba0 0008 	sub.w	r0, r0, r8
 800cfdc:	1a39      	subs	r1, r7, r0
 800cfde:	b344      	cbz	r4, 800d032 <uxr_run_session_until_all_status+0x96>
 800cfe0:	4628      	mov	r0, r5
 800cfe2:	46ac      	mov	ip, r5
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	e002      	b.n	800cfee <uxr_run_session_until_all_status+0x52>
 800cfe8:	42a3      	cmp	r3, r4
 800cfea:	d20d      	bcs.n	800d008 <uxr_run_session_until_all_status+0x6c>
 800cfec:	3301      	adds	r3, #1
 800cfee:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 800cff2:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 800cff6:	d1f7      	bne.n	800cfe8 <uxr_run_session_until_all_status+0x4c>
 800cff8:	42a3      	cmp	r3, r4
 800cffa:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 800cffe:	d213      	bcs.n	800d028 <uxr_run_session_until_all_status+0x8c>
 800d000:	2a00      	cmp	r2, #0
 800d002:	d0f3      	beq.n	800cfec <uxr_run_session_until_all_status+0x50>
 800d004:	2900      	cmp	r1, #0
 800d006:	dce2      	bgt.n	800cfce <uxr_run_session_until_all_status+0x32>
 800d008:	2300      	movs	r3, #0
 800d00a:	67f3      	str	r3, [r6, #124]	@ 0x7c
 800d00c:	442c      	add	r4, r5
 800d00e:	e001      	b.n	800d014 <uxr_run_session_until_all_status+0x78>
 800d010:	2b01      	cmp	r3, #1
 800d012:	d812      	bhi.n	800d03a <uxr_run_session_until_all_status+0x9e>
 800d014:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800d018:	4284      	cmp	r4, r0
 800d01a:	d1f9      	bne.n	800d010 <uxr_run_session_until_all_status+0x74>
 800d01c:	2b01      	cmp	r3, #1
 800d01e:	bf8c      	ite	hi
 800d020:	2000      	movhi	r0, #0
 800d022:	2001      	movls	r0, #1
 800d024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d028:	2900      	cmp	r1, #0
 800d02a:	dded      	ble.n	800d008 <uxr_run_session_until_all_status+0x6c>
 800d02c:	2a00      	cmp	r2, #0
 800d02e:	d1ce      	bne.n	800cfce <uxr_run_session_until_all_status+0x32>
 800d030:	e7ea      	b.n	800d008 <uxr_run_session_until_all_status+0x6c>
 800d032:	67f4      	str	r4, [r6, #124]	@ 0x7c
 800d034:	2001      	movs	r0, #1
 800d036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d03a:	2000      	movs	r0, #0
 800d03c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800d040 <wait_session_status>:
 800d040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d044:	4604      	mov	r4, r0
 800d046:	b09d      	sub	sp, #116	@ 0x74
 800d048:	20ff      	movs	r0, #255	@ 0xff
 800d04a:	7160      	strb	r0, [r4, #5]
 800d04c:	9303      	str	r3, [sp, #12]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	f000 80b6 	beq.w	800d1c0 <wait_session_status+0x180>
 800d054:	468a      	mov	sl, r1
 800d056:	4691      	mov	r9, r2
 800d058:	f04f 0b00 	mov.w	fp, #0
 800d05c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800d05e:	464a      	mov	r2, r9
 800d060:	e9d3 0500 	ldrd	r0, r5, [r3]
 800d064:	4651      	mov	r1, sl
 800d066:	47a8      	blx	r5
 800d068:	f000 fca4 	bl	800d9b4 <uxr_millis>
 800d06c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d070:	4605      	mov	r5, r0
 800d072:	e009      	b.n	800d088 <wait_session_status+0x48>
 800d074:	f000 fc9e 	bl	800d9b4 <uxr_millis>
 800d078:	1b40      	subs	r0, r0, r5
 800d07a:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 800d07e:	2b00      	cmp	r3, #0
 800d080:	dd40      	ble.n	800d104 <wait_session_status+0xc4>
 800d082:	7960      	ldrb	r0, [r4, #5]
 800d084:	28ff      	cmp	r0, #255	@ 0xff
 800d086:	d145      	bne.n	800d114 <wait_session_status+0xd4>
 800d088:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800d08a:	a908      	add	r1, sp, #32
 800d08c:	6896      	ldr	r6, [r2, #8]
 800d08e:	6810      	ldr	r0, [r2, #0]
 800d090:	aa09      	add	r2, sp, #36	@ 0x24
 800d092:	47b0      	blx	r6
 800d094:	2800      	cmp	r0, #0
 800d096:	d0ed      	beq.n	800d074 <wait_session_status+0x34>
 800d098:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 800d09c:	a80c      	add	r0, sp, #48	@ 0x30
 800d09e:	f7fd f8ff 	bl	800a2a0 <ucdr_init_buffer>
 800d0a2:	2600      	movs	r6, #0
 800d0a4:	f10d 031e 	add.w	r3, sp, #30
 800d0a8:	aa07      	add	r2, sp, #28
 800d0aa:	a90c      	add	r1, sp, #48	@ 0x30
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	f88d 601c 	strb.w	r6, [sp, #28]
 800d0b2:	f000 fa87 	bl	800d5c4 <uxr_read_session_header>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	d0dc      	beq.n	800d074 <wait_session_status+0x34>
 800d0ba:	4631      	mov	r1, r6
 800d0bc:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800d0c0:	f000 fb24 	bl	800d70c <uxr_stream_id_from_raw>
 800d0c4:	f3c0 4707 	ubfx	r7, r0, #16, #8
 800d0c8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800d0cc:	9302      	str	r3, [sp, #8]
 800d0ce:	2f01      	cmp	r7, #1
 800d0d0:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 800d0d4:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800d0d8:	d05c      	beq.n	800d194 <wait_session_status+0x154>
 800d0da:	2f02      	cmp	r7, #2
 800d0dc:	d020      	beq.n	800d120 <wait_session_status+0xe0>
 800d0de:	2f00      	cmp	r7, #0
 800d0e0:	d1c8      	bne.n	800d074 <wait_session_status+0x34>
 800d0e2:	4639      	mov	r1, r7
 800d0e4:	4638      	mov	r0, r7
 800d0e6:	f000 fb11 	bl	800d70c <uxr_stream_id_from_raw>
 800d0ea:	a90c      	add	r1, sp, #48	@ 0x30
 800d0ec:	4602      	mov	r2, r0
 800d0ee:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d0f0:	4620      	mov	r0, r4
 800d0f2:	f7ff fc2b 	bl	800c94c <read_submessage_list>
 800d0f6:	f000 fc5d 	bl	800d9b4 <uxr_millis>
 800d0fa:	1b40      	subs	r0, r0, r5
 800d0fc:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 800d100:	2b00      	cmp	r3, #0
 800d102:	dcbe      	bgt.n	800d082 <wait_session_status+0x42>
 800d104:	9b03      	ldr	r3, [sp, #12]
 800d106:	7960      	ldrb	r0, [r4, #5]
 800d108:	f10b 0b01 	add.w	fp, fp, #1
 800d10c:	455b      	cmp	r3, fp
 800d10e:	d001      	beq.n	800d114 <wait_session_status+0xd4>
 800d110:	28ff      	cmp	r0, #255	@ 0xff
 800d112:	d0a3      	beq.n	800d05c <wait_session_status+0x1c>
 800d114:	38ff      	subs	r0, #255	@ 0xff
 800d116:	bf18      	it	ne
 800d118:	2001      	movne	r0, #1
 800d11a:	b01d      	add	sp, #116	@ 0x74
 800d11c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d120:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 800d124:	9304      	str	r3, [sp, #16]
 800d126:	4631      	mov	r1, r6
 800d128:	f104 0008 	add.w	r0, r4, #8
 800d12c:	f000 fbdc 	bl	800d8e8 <uxr_get_input_reliable_stream>
 800d130:	4680      	mov	r8, r0
 800d132:	b348      	cbz	r0, 800d188 <wait_session_status+0x148>
 800d134:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d136:	9205      	str	r2, [sp, #20]
 800d138:	a80c      	add	r0, sp, #48	@ 0x30
 800d13a:	f7fd f8e1 	bl	800a300 <ucdr_buffer_remaining>
 800d13e:	4603      	mov	r3, r0
 800d140:	f10d 001d 	add.w	r0, sp, #29
 800d144:	9000      	str	r0, [sp, #0]
 800d146:	9a05      	ldr	r2, [sp, #20]
 800d148:	9902      	ldr	r1, [sp, #8]
 800d14a:	4640      	mov	r0, r8
 800d14c:	f006 fdac 	bl	8013ca8 <uxr_receive_reliable_message>
 800d150:	b1d0      	cbz	r0, 800d188 <wait_session_status+0x148>
 800d152:	f89d 301d 	ldrb.w	r3, [sp, #29]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d03a      	beq.n	800d1d0 <wait_session_status+0x190>
 800d15a:	9f04      	ldr	r7, [sp, #16]
 800d15c:	e00a      	b.n	800d174 <wait_session_status+0x134>
 800d15e:	f04f 0302 	mov.w	r3, #2
 800d162:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 800d166:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 800d16a:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 800d16e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d170:	f7ff fbec 	bl	800c94c <read_submessage_list>
 800d174:	a914      	add	r1, sp, #80	@ 0x50
 800d176:	2204      	movs	r2, #4
 800d178:	4640      	mov	r0, r8
 800d17a:	f006 fe15 	bl	8013da8 <uxr_next_input_reliable_buffer_available>
 800d17e:	4603      	mov	r3, r0
 800d180:	a914      	add	r1, sp, #80	@ 0x50
 800d182:	4620      	mov	r0, r4
 800d184:	2b00      	cmp	r3, #0
 800d186:	d1ea      	bne.n	800d15e <wait_session_status+0x11e>
 800d188:	9904      	ldr	r1, [sp, #16]
 800d18a:	4632      	mov	r2, r6
 800d18c:	4620      	mov	r0, r4
 800d18e:	f7ff fa59 	bl	800c644 <write_submessage_acknack.isra.0>
 800d192:	e76f      	b.n	800d074 <wait_session_status+0x34>
 800d194:	4631      	mov	r1, r6
 800d196:	f104 0008 	add.w	r0, r4, #8
 800d19a:	f000 fb9b 	bl	800d8d4 <uxr_get_input_best_effort_stream>
 800d19e:	2800      	cmp	r0, #0
 800d1a0:	f43f af68 	beq.w	800d074 <wait_session_status+0x34>
 800d1a4:	9902      	ldr	r1, [sp, #8]
 800d1a6:	f006 fceb 	bl	8013b80 <uxr_receive_best_effort_message>
 800d1aa:	2800      	cmp	r0, #0
 800d1ac:	f43f af62 	beq.w	800d074 <wait_session_status+0x34>
 800d1b0:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 800d1b4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d1b6:	a90c      	add	r1, sp, #48	@ 0x30
 800d1b8:	4620      	mov	r0, r4
 800d1ba:	f7ff fbc7 	bl	800c94c <read_submessage_list>
 800d1be:	e759      	b.n	800d074 <wait_session_status+0x34>
 800d1c0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800d1c2:	e9d3 0400 	ldrd	r0, r4, [r3]
 800d1c6:	47a0      	blx	r4
 800d1c8:	2001      	movs	r0, #1
 800d1ca:	b01d      	add	sp, #116	@ 0x74
 800d1cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1d0:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 800d1d4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d1d6:	a90c      	add	r1, sp, #48	@ 0x30
 800d1d8:	4620      	mov	r0, r4
 800d1da:	f7ff fbb7 	bl	800c94c <read_submessage_list>
 800d1de:	e7bc      	b.n	800d15a <wait_session_status+0x11a>

0800d1e0 <uxr_delete_session_retries>:
 800d1e0:	b530      	push	{r4, r5, lr}
 800d1e2:	b08f      	sub	sp, #60	@ 0x3c
 800d1e4:	4604      	mov	r4, r0
 800d1e6:	460d      	mov	r5, r1
 800d1e8:	f000 fa2e 	bl	800d648 <uxr_session_header_offset>
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	2210      	movs	r2, #16
 800d1f0:	9000      	str	r0, [sp, #0]
 800d1f2:	a902      	add	r1, sp, #8
 800d1f4:	a806      	add	r0, sp, #24
 800d1f6:	f7fd f841 	bl	800a27c <ucdr_init_buffer_origin_offset>
 800d1fa:	a906      	add	r1, sp, #24
 800d1fc:	4620      	mov	r0, r4
 800d1fe:	f000 f973 	bl	800d4e8 <uxr_buffer_delete_session>
 800d202:	2200      	movs	r2, #0
 800d204:	4611      	mov	r1, r2
 800d206:	9b06      	ldr	r3, [sp, #24]
 800d208:	4620      	mov	r0, r4
 800d20a:	f000 f9c7 	bl	800d59c <uxr_stamp_session_header>
 800d20e:	a806      	add	r0, sp, #24
 800d210:	f7fd f872 	bl	800a2f8 <ucdr_buffer_length>
 800d214:	462b      	mov	r3, r5
 800d216:	4602      	mov	r2, r0
 800d218:	a902      	add	r1, sp, #8
 800d21a:	4620      	mov	r0, r4
 800d21c:	f7ff ff10 	bl	800d040 <wait_session_status>
 800d220:	b118      	cbz	r0, 800d22a <uxr_delete_session_retries+0x4a>
 800d222:	7960      	ldrb	r0, [r4, #5]
 800d224:	fab0 f080 	clz	r0, r0
 800d228:	0940      	lsrs	r0, r0, #5
 800d22a:	b00f      	add	sp, #60	@ 0x3c
 800d22c:	bd30      	pop	{r4, r5, pc}
 800d22e:	bf00      	nop

0800d230 <uxr_create_session>:
 800d230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d234:	f100 0b08 	add.w	fp, r0, #8
 800d238:	b0ab      	sub	sp, #172	@ 0xac
 800d23a:	4604      	mov	r4, r0
 800d23c:	4658      	mov	r0, fp
 800d23e:	f000 fa99 	bl	800d774 <uxr_reset_stream_storage>
 800d242:	4620      	mov	r0, r4
 800d244:	f000 fa00 	bl	800d648 <uxr_session_header_offset>
 800d248:	2300      	movs	r3, #0
 800d24a:	9000      	str	r0, [sp, #0]
 800d24c:	221c      	movs	r2, #28
 800d24e:	a90b      	add	r1, sp, #44	@ 0x2c
 800d250:	a812      	add	r0, sp, #72	@ 0x48
 800d252:	f7fd f813 	bl	800a27c <ucdr_init_buffer_origin_offset>
 800d256:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800d258:	8a1a      	ldrh	r2, [r3, #16]
 800d25a:	3a04      	subs	r2, #4
 800d25c:	b292      	uxth	r2, r2
 800d25e:	a912      	add	r1, sp, #72	@ 0x48
 800d260:	4620      	mov	r0, r4
 800d262:	f000 f917 	bl	800d494 <uxr_buffer_create_session>
 800d266:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d268:	4620      	mov	r0, r4
 800d26a:	f000 f983 	bl	800d574 <uxr_stamp_create_session_header>
 800d26e:	a812      	add	r0, sp, #72	@ 0x48
 800d270:	f7fd f842 	bl	800a2f8 <ucdr_buffer_length>
 800d274:	23ff      	movs	r3, #255	@ 0xff
 800d276:	7163      	strb	r3, [r4, #5]
 800d278:	230a      	movs	r3, #10
 800d27a:	46da      	mov	sl, fp
 800d27c:	9303      	str	r3, [sp, #12]
 800d27e:	4683      	mov	fp, r0
 800d280:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800d282:	465a      	mov	r2, fp
 800d284:	e9d3 0500 	ldrd	r0, r5, [r3]
 800d288:	a90b      	add	r1, sp, #44	@ 0x2c
 800d28a:	47a8      	blx	r5
 800d28c:	f000 fb92 	bl	800d9b4 <uxr_millis>
 800d290:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d294:	4605      	mov	r5, r0
 800d296:	e009      	b.n	800d2ac <uxr_create_session+0x7c>
 800d298:	f000 fb8c 	bl	800d9b4 <uxr_millis>
 800d29c:	1b40      	subs	r0, r0, r5
 800d29e:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	7962      	ldrb	r2, [r4, #5]
 800d2a6:	dd38      	ble.n	800d31a <uxr_create_session+0xea>
 800d2a8:	2aff      	cmp	r2, #255	@ 0xff
 800d2aa:	d13c      	bne.n	800d326 <uxr_create_session+0xf6>
 800d2ac:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800d2ae:	a907      	add	r1, sp, #28
 800d2b0:	6896      	ldr	r6, [r2, #8]
 800d2b2:	6810      	ldr	r0, [r2, #0]
 800d2b4:	aa08      	add	r2, sp, #32
 800d2b6:	47b0      	blx	r6
 800d2b8:	2800      	cmp	r0, #0
 800d2ba:	d0ed      	beq.n	800d298 <uxr_create_session+0x68>
 800d2bc:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 800d2c0:	a81a      	add	r0, sp, #104	@ 0x68
 800d2c2:	f7fc ffed 	bl	800a2a0 <ucdr_init_buffer>
 800d2c6:	2600      	movs	r6, #0
 800d2c8:	f10d 031a 	add.w	r3, sp, #26
 800d2cc:	aa06      	add	r2, sp, #24
 800d2ce:	a91a      	add	r1, sp, #104	@ 0x68
 800d2d0:	4620      	mov	r0, r4
 800d2d2:	f88d 6018 	strb.w	r6, [sp, #24]
 800d2d6:	f000 f975 	bl	800d5c4 <uxr_read_session_header>
 800d2da:	2800      	cmp	r0, #0
 800d2dc:	d0dc      	beq.n	800d298 <uxr_create_session+0x68>
 800d2de:	4631      	mov	r1, r6
 800d2e0:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800d2e4:	f000 fa12 	bl	800d70c <uxr_stream_id_from_raw>
 800d2e8:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800d2ec:	2e01      	cmp	r6, #1
 800d2ee:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 800d2f2:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 800d2f6:	f3c0 2707 	ubfx	r7, r0, #8, #8
 800d2fa:	d053      	beq.n	800d3a4 <uxr_create_session+0x174>
 800d2fc:	2e02      	cmp	r6, #2
 800d2fe:	d018      	beq.n	800d332 <uxr_create_session+0x102>
 800d300:	2e00      	cmp	r6, #0
 800d302:	d1c9      	bne.n	800d298 <uxr_create_session+0x68>
 800d304:	4631      	mov	r1, r6
 800d306:	4630      	mov	r0, r6
 800d308:	f000 fa00 	bl	800d70c <uxr_stream_id_from_raw>
 800d30c:	a91a      	add	r1, sp, #104	@ 0x68
 800d30e:	4602      	mov	r2, r0
 800d310:	900a      	str	r0, [sp, #40]	@ 0x28
 800d312:	4620      	mov	r0, r4
 800d314:	f7ff fb1a 	bl	800c94c <read_submessage_list>
 800d318:	e7be      	b.n	800d298 <uxr_create_session+0x68>
 800d31a:	9b03      	ldr	r3, [sp, #12]
 800d31c:	3b01      	subs	r3, #1
 800d31e:	9303      	str	r3, [sp, #12]
 800d320:	d001      	beq.n	800d326 <uxr_create_session+0xf6>
 800d322:	2aff      	cmp	r2, #255	@ 0xff
 800d324:	d0ac      	beq.n	800d280 <uxr_create_session+0x50>
 800d326:	2a00      	cmp	r2, #0
 800d328:	d051      	beq.n	800d3ce <uxr_create_session+0x19e>
 800d32a:	2000      	movs	r0, #0
 800d32c:	b02b      	add	sp, #172	@ 0xac
 800d32e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d332:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 800d336:	9304      	str	r3, [sp, #16]
 800d338:	4639      	mov	r1, r7
 800d33a:	4650      	mov	r0, sl
 800d33c:	f000 fad4 	bl	800d8e8 <uxr_get_input_reliable_stream>
 800d340:	4680      	mov	r8, r0
 800d342:	b348      	cbz	r0, 800d398 <uxr_create_session+0x168>
 800d344:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d346:	9205      	str	r2, [sp, #20]
 800d348:	a81a      	add	r0, sp, #104	@ 0x68
 800d34a:	f7fc ffd9 	bl	800a300 <ucdr_buffer_remaining>
 800d34e:	4603      	mov	r3, r0
 800d350:	f10d 0019 	add.w	r0, sp, #25
 800d354:	9000      	str	r0, [sp, #0]
 800d356:	9a05      	ldr	r2, [sp, #20]
 800d358:	4649      	mov	r1, r9
 800d35a:	4640      	mov	r0, r8
 800d35c:	f006 fca4 	bl	8013ca8 <uxr_receive_reliable_message>
 800d360:	b1d0      	cbz	r0, 800d398 <uxr_create_session+0x168>
 800d362:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d038      	beq.n	800d3dc <uxr_create_session+0x1ac>
 800d36a:	9e04      	ldr	r6, [sp, #16]
 800d36c:	e00a      	b.n	800d384 <uxr_create_session+0x154>
 800d36e:	f04f 0302 	mov.w	r3, #2
 800d372:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 800d376:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 800d37a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d37e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d380:	f7ff fae4 	bl	800c94c <read_submessage_list>
 800d384:	a922      	add	r1, sp, #136	@ 0x88
 800d386:	2204      	movs	r2, #4
 800d388:	4640      	mov	r0, r8
 800d38a:	f006 fd0d 	bl	8013da8 <uxr_next_input_reliable_buffer_available>
 800d38e:	4603      	mov	r3, r0
 800d390:	a922      	add	r1, sp, #136	@ 0x88
 800d392:	4620      	mov	r0, r4
 800d394:	2b00      	cmp	r3, #0
 800d396:	d1ea      	bne.n	800d36e <uxr_create_session+0x13e>
 800d398:	9904      	ldr	r1, [sp, #16]
 800d39a:	463a      	mov	r2, r7
 800d39c:	4620      	mov	r0, r4
 800d39e:	f7ff f951 	bl	800c644 <write_submessage_acknack.isra.0>
 800d3a2:	e779      	b.n	800d298 <uxr_create_session+0x68>
 800d3a4:	4639      	mov	r1, r7
 800d3a6:	4650      	mov	r0, sl
 800d3a8:	f000 fa94 	bl	800d8d4 <uxr_get_input_best_effort_stream>
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	f43f af73 	beq.w	800d298 <uxr_create_session+0x68>
 800d3b2:	4649      	mov	r1, r9
 800d3b4:	f006 fbe4 	bl	8013b80 <uxr_receive_best_effort_message>
 800d3b8:	2800      	cmp	r0, #0
 800d3ba:	f43f af6d 	beq.w	800d298 <uxr_create_session+0x68>
 800d3be:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 800d3c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3c4:	a91a      	add	r1, sp, #104	@ 0x68
 800d3c6:	4620      	mov	r0, r4
 800d3c8:	f7ff fac0 	bl	800c94c <read_submessage_list>
 800d3cc:	e764      	b.n	800d298 <uxr_create_session+0x68>
 800d3ce:	4650      	mov	r0, sl
 800d3d0:	f000 f9d0 	bl	800d774 <uxr_reset_stream_storage>
 800d3d4:	2001      	movs	r0, #1
 800d3d6:	b02b      	add	sp, #172	@ 0xac
 800d3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3dc:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 800d3e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3e2:	a91a      	add	r1, sp, #104	@ 0x68
 800d3e4:	4620      	mov	r0, r4
 800d3e6:	f7ff fab1 	bl	800c94c <read_submessage_list>
 800d3ea:	e7be      	b.n	800d36a <uxr_create_session+0x13a>

0800d3ec <uxr_prepare_stream_to_write_submessage>:
 800d3ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3f0:	b082      	sub	sp, #8
 800d3f2:	4682      	mov	sl, r0
 800d3f4:	4610      	mov	r0, r2
 800d3f6:	4615      	mov	r5, r2
 800d3f8:	461e      	mov	r6, r3
 800d3fa:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 800d3fe:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 800d402:	9101      	str	r1, [sp, #4]
 800d404:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800d408:	f000 face 	bl	800d9a8 <uxr_submessage_padding>
 800d40c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d410:	f105 0904 	add.w	r9, r5, #4
 800d414:	2b01      	cmp	r3, #1
 800d416:	4481      	add	r9, r0
 800d418:	d01d      	beq.n	800d456 <uxr_prepare_stream_to_write_submessage+0x6a>
 800d41a:	2b02      	cmp	r3, #2
 800d41c:	d116      	bne.n	800d44c <uxr_prepare_stream_to_write_submessage+0x60>
 800d41e:	4621      	mov	r1, r4
 800d420:	f10a 0008 	add.w	r0, sl, #8
 800d424:	f000 fa4c 	bl	800d8c0 <uxr_get_output_reliable_stream>
 800d428:	4604      	mov	r4, r0
 800d42a:	b158      	cbz	r0, 800d444 <uxr_prepare_stream_to_write_submessage+0x58>
 800d42c:	4649      	mov	r1, r9
 800d42e:	4632      	mov	r2, r6
 800d430:	f006 fe76 	bl	8014120 <uxr_prepare_reliable_buffer_to_write>
 800d434:	4604      	mov	r4, r0
 800d436:	b12c      	cbz	r4, 800d444 <uxr_prepare_stream_to_write_submessage+0x58>
 800d438:	4643      	mov	r3, r8
 800d43a:	b2aa      	uxth	r2, r5
 800d43c:	4639      	mov	r1, r7
 800d43e:	4630      	mov	r0, r6
 800d440:	f000 fa72 	bl	800d928 <uxr_buffer_submessage_header>
 800d444:	4620      	mov	r0, r4
 800d446:	b002      	add	sp, #8
 800d448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d44c:	2400      	movs	r4, #0
 800d44e:	4620      	mov	r0, r4
 800d450:	b002      	add	sp, #8
 800d452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d456:	4621      	mov	r1, r4
 800d458:	f10a 0008 	add.w	r0, sl, #8
 800d45c:	f000 fa28 	bl	800d8b0 <uxr_get_output_best_effort_stream>
 800d460:	4604      	mov	r4, r0
 800d462:	2800      	cmp	r0, #0
 800d464:	d0ee      	beq.n	800d444 <uxr_prepare_stream_to_write_submessage+0x58>
 800d466:	4649      	mov	r1, r9
 800d468:	4632      	mov	r2, r6
 800d46a:	f006 fd89 	bl	8013f80 <uxr_prepare_best_effort_buffer_to_write>
 800d46e:	4604      	mov	r4, r0
 800d470:	e7e1      	b.n	800d436 <uxr_prepare_stream_to_write_submessage+0x4a>
 800d472:	bf00      	nop

0800d474 <uxr_init_session_info>:
 800d474:	0e13      	lsrs	r3, r2, #24
 800d476:	7043      	strb	r3, [r0, #1]
 800d478:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800d47c:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800d480:	7001      	strb	r1, [r0, #0]
 800d482:	70c3      	strb	r3, [r0, #3]
 800d484:	2109      	movs	r1, #9
 800d486:	23ff      	movs	r3, #255	@ 0xff
 800d488:	f880 c002 	strb.w	ip, [r0, #2]
 800d48c:	7102      	strb	r2, [r0, #4]
 800d48e:	80c1      	strh	r1, [r0, #6]
 800d490:	7143      	strb	r3, [r0, #5]
 800d492:	4770      	bx	lr

0800d494 <uxr_buffer_create_session>:
 800d494:	b530      	push	{r4, r5, lr}
 800d496:	b089      	sub	sp, #36	@ 0x24
 800d498:	2300      	movs	r3, #0
 800d49a:	4d12      	ldr	r5, [pc, #72]	@ (800d4e4 <uxr_buffer_create_session+0x50>)
 800d49c:	9307      	str	r3, [sp, #28]
 800d49e:	f8ad 201c 	strh.w	r2, [sp, #28]
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	9301      	str	r3, [sp, #4]
 800d4a6:	80c2      	strh	r2, [r0, #6]
 800d4a8:	f88d 2004 	strb.w	r2, [sp, #4]
 800d4ac:	682a      	ldr	r2, [r5, #0]
 800d4ae:	9200      	str	r2, [sp, #0]
 800d4b0:	88aa      	ldrh	r2, [r5, #4]
 800d4b2:	f8ad 2006 	strh.w	r2, [sp, #6]
 800d4b6:	f8d0 2001 	ldr.w	r2, [r0, #1]
 800d4ba:	9202      	str	r2, [sp, #8]
 800d4bc:	460c      	mov	r4, r1
 800d4be:	7802      	ldrb	r2, [r0, #0]
 800d4c0:	9303      	str	r3, [sp, #12]
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	f88d 200c 	strb.w	r2, [sp, #12]
 800d4c8:	4620      	mov	r0, r4
 800d4ca:	2210      	movs	r2, #16
 800d4cc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800d4d0:	9306      	str	r3, [sp, #24]
 800d4d2:	f000 fa29 	bl	800d928 <uxr_buffer_submessage_header>
 800d4d6:	4669      	mov	r1, sp
 800d4d8:	4620      	mov	r0, r4
 800d4da:	f001 fa6d 	bl	800e9b8 <uxr_serialize_CREATE_CLIENT_Payload>
 800d4de:	b009      	add	sp, #36	@ 0x24
 800d4e0:	bd30      	pop	{r4, r5, pc}
 800d4e2:	bf00      	nop
 800d4e4:	0801722c 	.word	0x0801722c

0800d4e8 <uxr_buffer_delete_session>:
 800d4e8:	b510      	push	{r4, lr}
 800d4ea:	4b0c      	ldr	r3, [pc, #48]	@ (800d51c <uxr_buffer_delete_session+0x34>)
 800d4ec:	b082      	sub	sp, #8
 800d4ee:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 800d4f2:	f8ad c006 	strh.w	ip, [sp, #6]
 800d4f6:	460c      	mov	r4, r1
 800d4f8:	2202      	movs	r2, #2
 800d4fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d4fe:	80c2      	strh	r2, [r0, #6]
 800d500:	f8ad 3004 	strh.w	r3, [sp, #4]
 800d504:	2204      	movs	r2, #4
 800d506:	2300      	movs	r3, #0
 800d508:	2103      	movs	r1, #3
 800d50a:	4620      	mov	r0, r4
 800d50c:	f000 fa0c 	bl	800d928 <uxr_buffer_submessage_header>
 800d510:	a901      	add	r1, sp, #4
 800d512:	4620      	mov	r0, r4
 800d514:	f001 faf6 	bl	800eb04 <uxr_serialize_DELETE_Payload>
 800d518:	b002      	add	sp, #8
 800d51a:	bd10      	pop	{r4, pc}
 800d51c:	0801722c 	.word	0x0801722c

0800d520 <uxr_read_create_session_status>:
 800d520:	b510      	push	{r4, lr}
 800d522:	b088      	sub	sp, #32
 800d524:	4604      	mov	r4, r0
 800d526:	4608      	mov	r0, r1
 800d528:	a901      	add	r1, sp, #4
 800d52a:	f001 fafb 	bl	800eb24 <uxr_deserialize_STATUS_AGENT_Payload>
 800d52e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d532:	7163      	strb	r3, [r4, #5]
 800d534:	b008      	add	sp, #32
 800d536:	bd10      	pop	{r4, pc}

0800d538 <uxr_read_delete_session_status>:
 800d538:	b510      	push	{r4, lr}
 800d53a:	4604      	mov	r4, r0
 800d53c:	b084      	sub	sp, #16
 800d53e:	4608      	mov	r0, r1
 800d540:	a902      	add	r1, sp, #8
 800d542:	f001 fb1f 	bl	800eb84 <uxr_deserialize_STATUS_Payload>
 800d546:	88e3      	ldrh	r3, [r4, #6]
 800d548:	2b02      	cmp	r3, #2
 800d54a:	d001      	beq.n	800d550 <uxr_read_delete_session_status+0x18>
 800d54c:	b004      	add	sp, #16
 800d54e:	bd10      	pop	{r4, pc}
 800d550:	f10d 000a 	add.w	r0, sp, #10
 800d554:	f7fe fffc 	bl	800c550 <uxr_object_id_from_raw>
 800d558:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800d55c:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800d560:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800d564:	b29b      	uxth	r3, r3
 800d566:	2b02      	cmp	r3, #2
 800d568:	bf04      	itt	eq
 800d56a:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 800d56e:	7163      	strbeq	r3, [r4, #5]
 800d570:	b004      	add	sp, #16
 800d572:	bd10      	pop	{r4, pc}

0800d574 <uxr_stamp_create_session_header>:
 800d574:	b510      	push	{r4, lr}
 800d576:	2208      	movs	r2, #8
 800d578:	b08a      	sub	sp, #40	@ 0x28
 800d57a:	4604      	mov	r4, r0
 800d57c:	eb0d 0002 	add.w	r0, sp, r2
 800d580:	f7fc fe8e 	bl	800a2a0 <ucdr_init_buffer>
 800d584:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d588:	9400      	str	r4, [sp, #0]
 800d58a:	2300      	movs	r3, #0
 800d58c:	461a      	mov	r2, r3
 800d58e:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 800d592:	a802      	add	r0, sp, #8
 800d594:	f000 fbc2 	bl	800dd1c <uxr_serialize_message_header>
 800d598:	b00a      	add	sp, #40	@ 0x28
 800d59a:	bd10      	pop	{r4, pc}

0800d59c <uxr_stamp_session_header>:
 800d59c:	b530      	push	{r4, r5, lr}
 800d59e:	b08d      	sub	sp, #52	@ 0x34
 800d5a0:	4604      	mov	r4, r0
 800d5a2:	460d      	mov	r5, r1
 800d5a4:	9203      	str	r2, [sp, #12]
 800d5a6:	4619      	mov	r1, r3
 800d5a8:	a804      	add	r0, sp, #16
 800d5aa:	2208      	movs	r2, #8
 800d5ac:	f7fc fe78 	bl	800a2a0 <ucdr_init_buffer>
 800d5b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5b4:	9b03      	ldr	r3, [sp, #12]
 800d5b6:	9400      	str	r4, [sp, #0]
 800d5b8:	462a      	mov	r2, r5
 800d5ba:	a804      	add	r0, sp, #16
 800d5bc:	f000 fbae 	bl	800dd1c <uxr_serialize_message_header>
 800d5c0:	b00d      	add	sp, #52	@ 0x34
 800d5c2:	bd30      	pop	{r4, r5, pc}

0800d5c4 <uxr_read_session_header>:
 800d5c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5c8:	4607      	mov	r7, r0
 800d5ca:	b084      	sub	sp, #16
 800d5cc:	4608      	mov	r0, r1
 800d5ce:	460c      	mov	r4, r1
 800d5d0:	4615      	mov	r5, r2
 800d5d2:	461e      	mov	r6, r3
 800d5d4:	f7fc fe94 	bl	800a300 <ucdr_buffer_remaining>
 800d5d8:	2808      	cmp	r0, #8
 800d5da:	d803      	bhi.n	800d5e4 <uxr_read_session_header+0x20>
 800d5dc:	2000      	movs	r0, #0
 800d5de:	b004      	add	sp, #16
 800d5e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5e4:	f10d 080c 	add.w	r8, sp, #12
 800d5e8:	4633      	mov	r3, r6
 800d5ea:	462a      	mov	r2, r5
 800d5ec:	f8cd 8000 	str.w	r8, [sp]
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	f10d 010b 	add.w	r1, sp, #11
 800d5f6:	f000 fbaf 	bl	800dd58 <uxr_deserialize_message_header>
 800d5fa:	783a      	ldrb	r2, [r7, #0]
 800d5fc:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800d600:	4293      	cmp	r3, r2
 800d602:	d1eb      	bne.n	800d5dc <uxr_read_session_header+0x18>
 800d604:	061b      	lsls	r3, r3, #24
 800d606:	d41c      	bmi.n	800d642 <uxr_read_session_header+0x7e>
 800d608:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800d60c:	787b      	ldrb	r3, [r7, #1]
 800d60e:	429a      	cmp	r2, r3
 800d610:	d003      	beq.n	800d61a <uxr_read_session_header+0x56>
 800d612:	2001      	movs	r0, #1
 800d614:	f080 0001 	eor.w	r0, r0, #1
 800d618:	e7e1      	b.n	800d5de <uxr_read_session_header+0x1a>
 800d61a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800d61e:	78bb      	ldrb	r3, [r7, #2]
 800d620:	429a      	cmp	r2, r3
 800d622:	f107 0102 	add.w	r1, r7, #2
 800d626:	d1f4      	bne.n	800d612 <uxr_read_session_header+0x4e>
 800d628:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800d62c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d630:	429a      	cmp	r2, r3
 800d632:	d1ee      	bne.n	800d612 <uxr_read_session_header+0x4e>
 800d634:	f89d 200f 	ldrb.w	r2, [sp, #15]
 800d638:	784b      	ldrb	r3, [r1, #1]
 800d63a:	429a      	cmp	r2, r3
 800d63c:	d1e9      	bne.n	800d612 <uxr_read_session_header+0x4e>
 800d63e:	2000      	movs	r0, #0
 800d640:	e7e8      	b.n	800d614 <uxr_read_session_header+0x50>
 800d642:	2001      	movs	r0, #1
 800d644:	e7cb      	b.n	800d5de <uxr_read_session_header+0x1a>
 800d646:	bf00      	nop

0800d648 <uxr_session_header_offset>:
 800d648:	f990 3000 	ldrsb.w	r3, [r0]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	bfac      	ite	ge
 800d650:	2008      	movge	r0, #8
 800d652:	2004      	movlt	r0, #4
 800d654:	4770      	bx	lr
 800d656:	bf00      	nop

0800d658 <uxr_init_base_object_request>:
 800d658:	b510      	push	{r4, lr}
 800d65a:	88c3      	ldrh	r3, [r0, #6]
 800d65c:	b082      	sub	sp, #8
 800d65e:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 800d662:	9101      	str	r1, [sp, #4]
 800d664:	f1a3 010a 	sub.w	r1, r3, #10
 800d668:	b289      	uxth	r1, r1
 800d66a:	42a1      	cmp	r1, r4
 800d66c:	d80e      	bhi.n	800d68c <uxr_init_base_object_request+0x34>
 800d66e:	3301      	adds	r3, #1
 800d670:	b29c      	uxth	r4, r3
 800d672:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800d676:	b2db      	uxtb	r3, r3
 800d678:	80c4      	strh	r4, [r0, #6]
 800d67a:	9801      	ldr	r0, [sp, #4]
 800d67c:	7011      	strb	r1, [r2, #0]
 800d67e:	7053      	strb	r3, [r2, #1]
 800d680:	1c91      	adds	r1, r2, #2
 800d682:	f7fe ff79 	bl	800c578 <uxr_object_id_to_raw>
 800d686:	4620      	mov	r0, r4
 800d688:	b002      	add	sp, #8
 800d68a:	bd10      	pop	{r4, pc}
 800d68c:	230a      	movs	r3, #10
 800d68e:	2100      	movs	r1, #0
 800d690:	461c      	mov	r4, r3
 800d692:	e7f1      	b.n	800d678 <uxr_init_base_object_request+0x20>

0800d694 <uxr_parse_base_object_request>:
 800d694:	b570      	push	{r4, r5, r6, lr}
 800d696:	4604      	mov	r4, r0
 800d698:	3002      	adds	r0, #2
 800d69a:	460d      	mov	r5, r1
 800d69c:	4616      	mov	r6, r2
 800d69e:	f7fe ff57 	bl	800c550 <uxr_object_id_from_raw>
 800d6a2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800d6a6:	8028      	strh	r0, [r5, #0]
 800d6a8:	806b      	strh	r3, [r5, #2]
 800d6aa:	7822      	ldrb	r2, [r4, #0]
 800d6ac:	7863      	ldrb	r3, [r4, #1]
 800d6ae:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800d6b2:	8033      	strh	r3, [r6, #0]
 800d6b4:	bd70      	pop	{r4, r5, r6, pc}
 800d6b6:	bf00      	nop

0800d6b8 <uxr_stream_id>:
 800d6b8:	2901      	cmp	r1, #1
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	d01d      	beq.n	800d6fa <uxr_stream_id+0x42>
 800d6be:	2902      	cmp	r1, #2
 800d6c0:	f04f 0c00 	mov.w	ip, #0
 800d6c4:	d01e      	beq.n	800d704 <uxr_stream_id+0x4c>
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	f36c 0307 	bfi	r3, ip, #0, #8
 800d6cc:	f360 230f 	bfi	r3, r0, #8, #8
 800d6d0:	f361 4317 	bfi	r3, r1, #16, #8
 800d6d4:	f362 631f 	bfi	r3, r2, #24, #8
 800d6d8:	b2da      	uxtb	r2, r3
 800d6da:	2000      	movs	r0, #0
 800d6dc:	f362 0007 	bfi	r0, r2, #0, #8
 800d6e0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800d6e4:	f362 200f 	bfi	r0, r2, #8, #8
 800d6e8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800d6ec:	f362 4017 	bfi	r0, r2, #16, #8
 800d6f0:	0e1b      	lsrs	r3, r3, #24
 800d6f2:	f363 601f 	bfi	r0, r3, #24, #8
 800d6f6:	b002      	add	sp, #8
 800d6f8:	4770      	bx	lr
 800d6fa:	f100 0c01 	add.w	ip, r0, #1
 800d6fe:	fa5f fc8c 	uxtb.w	ip, ip
 800d702:	e7e0      	b.n	800d6c6 <uxr_stream_id+0xe>
 800d704:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 800d708:	e7dd      	b.n	800d6c6 <uxr_stream_id+0xe>
 800d70a:	bf00      	nop

0800d70c <uxr_stream_id_from_raw>:
 800d70c:	b082      	sub	sp, #8
 800d70e:	b130      	cbz	r0, 800d71e <uxr_stream_id_from_raw+0x12>
 800d710:	0603      	lsls	r3, r0, #24
 800d712:	d420      	bmi.n	800d756 <uxr_stream_id_from_raw+0x4a>
 800d714:	1e42      	subs	r2, r0, #1
 800d716:	b2d2      	uxtb	r2, r2
 800d718:	f04f 0c01 	mov.w	ip, #1
 800d71c:	e001      	b.n	800d722 <uxr_stream_id_from_raw+0x16>
 800d71e:	4684      	mov	ip, r0
 800d720:	4602      	mov	r2, r0
 800d722:	2300      	movs	r3, #0
 800d724:	f360 0307 	bfi	r3, r0, #0, #8
 800d728:	f362 230f 	bfi	r3, r2, #8, #8
 800d72c:	f36c 4317 	bfi	r3, ip, #16, #8
 800d730:	f361 631f 	bfi	r3, r1, #24, #8
 800d734:	b2da      	uxtb	r2, r3
 800d736:	2000      	movs	r0, #0
 800d738:	f362 0007 	bfi	r0, r2, #0, #8
 800d73c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800d740:	f362 200f 	bfi	r0, r2, #8, #8
 800d744:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800d748:	f362 4017 	bfi	r0, r2, #16, #8
 800d74c:	0e1b      	lsrs	r3, r3, #24
 800d74e:	f363 601f 	bfi	r0, r3, #24, #8
 800d752:	b002      	add	sp, #8
 800d754:	4770      	bx	lr
 800d756:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 800d75a:	f04f 0c02 	mov.w	ip, #2
 800d75e:	e7e0      	b.n	800d722 <uxr_stream_id_from_raw+0x16>

0800d760 <uxr_init_stream_storage>:
 800d760:	2300      	movs	r3, #0
 800d762:	7403      	strb	r3, [r0, #16]
 800d764:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800d768:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 800d76c:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 800d770:	4770      	bx	lr
 800d772:	bf00      	nop

0800d774 <uxr_reset_stream_storage>:
 800d774:	b570      	push	{r4, r5, r6, lr}
 800d776:	7c03      	ldrb	r3, [r0, #16]
 800d778:	4604      	mov	r4, r0
 800d77a:	b153      	cbz	r3, 800d792 <uxr_reset_stream_storage+0x1e>
 800d77c:	4606      	mov	r6, r0
 800d77e:	2500      	movs	r5, #0
 800d780:	4630      	mov	r0, r6
 800d782:	f006 fbf7 	bl	8013f74 <uxr_reset_output_best_effort_stream>
 800d786:	7c23      	ldrb	r3, [r4, #16]
 800d788:	3501      	adds	r5, #1
 800d78a:	42ab      	cmp	r3, r5
 800d78c:	f106 0610 	add.w	r6, r6, #16
 800d790:	d8f6      	bhi.n	800d780 <uxr_reset_stream_storage+0xc>
 800d792:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d796:	b163      	cbz	r3, 800d7b2 <uxr_reset_stream_storage+0x3e>
 800d798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d79c:	2500      	movs	r5, #0
 800d79e:	4630      	mov	r0, r6
 800d7a0:	f006 f9ea 	bl	8013b78 <uxr_reset_input_best_effort_stream>
 800d7a4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d7a8:	3501      	adds	r5, #1
 800d7aa:	42ab      	cmp	r3, r5
 800d7ac:	f106 0602 	add.w	r6, r6, #2
 800d7b0:	d8f5      	bhi.n	800d79e <uxr_reset_stream_storage+0x2a>
 800d7b2:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800d7b6:	b163      	cbz	r3, 800d7d2 <uxr_reset_stream_storage+0x5e>
 800d7b8:	f104 0618 	add.w	r6, r4, #24
 800d7bc:	2500      	movs	r5, #0
 800d7be:	4630      	mov	r0, r6
 800d7c0:	f006 fc84 	bl	80140cc <uxr_reset_output_reliable_stream>
 800d7c4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800d7c8:	3501      	adds	r5, #1
 800d7ca:	42ab      	cmp	r3, r5
 800d7cc:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 800d7d0:	d8f5      	bhi.n	800d7be <uxr_reset_stream_storage+0x4a>
 800d7d2:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800d7d6:	b163      	cbz	r3, 800d7f2 <uxr_reset_stream_storage+0x7e>
 800d7d8:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 800d7dc:	2500      	movs	r5, #0
 800d7de:	4630      	mov	r0, r6
 800d7e0:	f006 fa3e 	bl	8013c60 <uxr_reset_input_reliable_stream>
 800d7e4:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800d7e8:	3501      	adds	r5, #1
 800d7ea:	42ab      	cmp	r3, r5
 800d7ec:	f106 0618 	add.w	r6, r6, #24
 800d7f0:	d8f5      	bhi.n	800d7de <uxr_reset_stream_storage+0x6a>
 800d7f2:	bd70      	pop	{r4, r5, r6, pc}

0800d7f4 <uxr_add_output_best_effort_buffer>:
 800d7f4:	b510      	push	{r4, lr}
 800d7f6:	7c04      	ldrb	r4, [r0, #16]
 800d7f8:	f104 0c01 	add.w	ip, r4, #1
 800d7fc:	b082      	sub	sp, #8
 800d7fe:	f880 c010 	strb.w	ip, [r0, #16]
 800d802:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800d806:	f006 fbab 	bl	8013f60 <uxr_init_output_best_effort_stream>
 800d80a:	2201      	movs	r2, #1
 800d80c:	4611      	mov	r1, r2
 800d80e:	4620      	mov	r0, r4
 800d810:	b002      	add	sp, #8
 800d812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d816:	f7ff bf4f 	b.w	800d6b8 <uxr_stream_id>
 800d81a:	bf00      	nop

0800d81c <uxr_add_output_reliable_buffer>:
 800d81c:	b510      	push	{r4, lr}
 800d81e:	b084      	sub	sp, #16
 800d820:	4684      	mov	ip, r0
 800d822:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800d826:	9000      	str	r0, [sp, #0]
 800d828:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 800d82c:	2028      	movs	r0, #40	@ 0x28
 800d82e:	fb00 c004 	mla	r0, r0, r4, ip
 800d832:	f104 0e01 	add.w	lr, r4, #1
 800d836:	3018      	adds	r0, #24
 800d838:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 800d83c:	f006 fc0e 	bl	801405c <uxr_init_output_reliable_stream>
 800d840:	2201      	movs	r2, #1
 800d842:	2102      	movs	r1, #2
 800d844:	4620      	mov	r0, r4
 800d846:	b004      	add	sp, #16
 800d848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d84c:	f7ff bf34 	b.w	800d6b8 <uxr_stream_id>

0800d850 <uxr_add_input_best_effort_buffer>:
 800d850:	b510      	push	{r4, lr}
 800d852:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 800d856:	4603      	mov	r3, r0
 800d858:	1c62      	adds	r2, r4, #1
 800d85a:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 800d85e:	b082      	sub	sp, #8
 800d860:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800d864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d868:	f006 f982 	bl	8013b70 <uxr_init_input_best_effort_stream>
 800d86c:	2200      	movs	r2, #0
 800d86e:	2101      	movs	r1, #1
 800d870:	4620      	mov	r0, r4
 800d872:	b002      	add	sp, #8
 800d874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d878:	f7ff bf1e 	b.w	800d6b8 <uxr_stream_id>

0800d87c <uxr_add_input_reliable_buffer>:
 800d87c:	b510      	push	{r4, lr}
 800d87e:	b084      	sub	sp, #16
 800d880:	4684      	mov	ip, r0
 800d882:	9806      	ldr	r0, [sp, #24]
 800d884:	9000      	str	r0, [sp, #0]
 800d886:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 800d88a:	2018      	movs	r0, #24
 800d88c:	fb00 c004 	mla	r0, r0, r4, ip
 800d890:	f104 0e01 	add.w	lr, r4, #1
 800d894:	3048      	adds	r0, #72	@ 0x48
 800d896:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 800d89a:	f006 f9b5 	bl	8013c08 <uxr_init_input_reliable_stream>
 800d89e:	2200      	movs	r2, #0
 800d8a0:	2102      	movs	r1, #2
 800d8a2:	4620      	mov	r0, r4
 800d8a4:	b004      	add	sp, #16
 800d8a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8aa:	f7ff bf05 	b.w	800d6b8 <uxr_stream_id>
 800d8ae:	bf00      	nop

0800d8b0 <uxr_get_output_best_effort_stream>:
 800d8b0:	7c03      	ldrb	r3, [r0, #16]
 800d8b2:	428b      	cmp	r3, r1
 800d8b4:	bf8c      	ite	hi
 800d8b6:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 800d8ba:	2000      	movls	r0, #0
 800d8bc:	4770      	bx	lr
 800d8be:	bf00      	nop

0800d8c0 <uxr_get_output_reliable_stream>:
 800d8c0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d8c4:	428b      	cmp	r3, r1
 800d8c6:	bf83      	ittte	hi
 800d8c8:	2328      	movhi	r3, #40	@ 0x28
 800d8ca:	fb03 0001 	mlahi	r0, r3, r1, r0
 800d8ce:	3018      	addhi	r0, #24
 800d8d0:	2000      	movls	r0, #0
 800d8d2:	4770      	bx	lr

0800d8d4 <uxr_get_input_best_effort_stream>:
 800d8d4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800d8d8:	428b      	cmp	r3, r1
 800d8da:	bf86      	itte	hi
 800d8dc:	3121      	addhi	r1, #33	@ 0x21
 800d8de:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 800d8e2:	2000      	movls	r0, #0
 800d8e4:	4770      	bx	lr
 800d8e6:	bf00      	nop

0800d8e8 <uxr_get_input_reliable_stream>:
 800d8e8:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 800d8ec:	428b      	cmp	r3, r1
 800d8ee:	bf83      	ittte	hi
 800d8f0:	2318      	movhi	r3, #24
 800d8f2:	fb03 0001 	mlahi	r0, r3, r1, r0
 800d8f6:	3048      	addhi	r0, #72	@ 0x48
 800d8f8:	2000      	movls	r0, #0
 800d8fa:	4770      	bx	lr

0800d8fc <uxr_output_streams_confirmed>:
 800d8fc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d900:	b183      	cbz	r3, 800d924 <uxr_output_streams_confirmed+0x28>
 800d902:	b570      	push	{r4, r5, r6, lr}
 800d904:	4606      	mov	r6, r0
 800d906:	f100 0518 	add.w	r5, r0, #24
 800d90a:	2400      	movs	r4, #0
 800d90c:	e001      	b.n	800d912 <uxr_output_streams_confirmed+0x16>
 800d90e:	3528      	adds	r5, #40	@ 0x28
 800d910:	b138      	cbz	r0, 800d922 <uxr_output_streams_confirmed+0x26>
 800d912:	4628      	mov	r0, r5
 800d914:	f006 fe4a 	bl	80145ac <uxr_is_output_up_to_date>
 800d918:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 800d91c:	3401      	adds	r4, #1
 800d91e:	42a3      	cmp	r3, r4
 800d920:	d8f5      	bhi.n	800d90e <uxr_output_streams_confirmed+0x12>
 800d922:	bd70      	pop	{r4, r5, r6, pc}
 800d924:	2001      	movs	r0, #1
 800d926:	4770      	bx	lr

0800d928 <uxr_buffer_submessage_header>:
 800d928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d92a:	4604      	mov	r4, r0
 800d92c:	460e      	mov	r6, r1
 800d92e:	2104      	movs	r1, #4
 800d930:	4615      	mov	r5, r2
 800d932:	461f      	mov	r7, r3
 800d934:	f7fc fcce 	bl	800a2d4 <ucdr_align_to>
 800d938:	2301      	movs	r3, #1
 800d93a:	ea47 0203 	orr.w	r2, r7, r3
 800d93e:	4631      	mov	r1, r6
 800d940:	7523      	strb	r3, [r4, #20]
 800d942:	4620      	mov	r0, r4
 800d944:	462b      	mov	r3, r5
 800d946:	f000 fa27 	bl	800dd98 <uxr_serialize_submessage_header>
 800d94a:	4620      	mov	r0, r4
 800d94c:	f7fc fcd8 	bl	800a300 <ucdr_buffer_remaining>
 800d950:	42a8      	cmp	r0, r5
 800d952:	bf34      	ite	cc
 800d954:	2000      	movcc	r0, #0
 800d956:	2001      	movcs	r0, #1
 800d958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d95a:	bf00      	nop

0800d95c <uxr_read_submessage_header>:
 800d95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d960:	4604      	mov	r4, r0
 800d962:	460d      	mov	r5, r1
 800d964:	2104      	movs	r1, #4
 800d966:	4616      	mov	r6, r2
 800d968:	4698      	mov	r8, r3
 800d96a:	f7fc fcb3 	bl	800a2d4 <ucdr_align_to>
 800d96e:	4620      	mov	r0, r4
 800d970:	f7fc fcc6 	bl	800a300 <ucdr_buffer_remaining>
 800d974:	2803      	cmp	r0, #3
 800d976:	bf8c      	ite	hi
 800d978:	2701      	movhi	r7, #1
 800d97a:	2700      	movls	r7, #0
 800d97c:	d802      	bhi.n	800d984 <uxr_read_submessage_header+0x28>
 800d97e:	4638      	mov	r0, r7
 800d980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d984:	4633      	mov	r3, r6
 800d986:	4642      	mov	r2, r8
 800d988:	4620      	mov	r0, r4
 800d98a:	4629      	mov	r1, r5
 800d98c:	f000 fa18 	bl	800ddc0 <uxr_deserialize_submessage_header>
 800d990:	f898 3000 	ldrb.w	r3, [r8]
 800d994:	f003 0201 	and.w	r2, r3, #1
 800d998:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800d99c:	f888 3000 	strb.w	r3, [r8]
 800d9a0:	7522      	strb	r2, [r4, #20]
 800d9a2:	4638      	mov	r0, r7
 800d9a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d9a8 <uxr_submessage_padding>:
 800d9a8:	f010 0003 	ands.w	r0, r0, #3
 800d9ac:	bf18      	it	ne
 800d9ae:	f1c0 0004 	rsbne	r0, r0, #4
 800d9b2:	4770      	bx	lr

0800d9b4 <uxr_millis>:
 800d9b4:	b510      	push	{r4, lr}
 800d9b6:	b084      	sub	sp, #16
 800d9b8:	4669      	mov	r1, sp
 800d9ba:	2001      	movs	r0, #1
 800d9bc:	f7f4 fb94 	bl	80020e8 <clock_gettime>
 800d9c0:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 800d9c4:	4906      	ldr	r1, [pc, #24]	@ (800d9e0 <uxr_millis+0x2c>)
 800d9c6:	fba0 0301 	umull	r0, r3, r0, r1
 800d9ca:	1900      	adds	r0, r0, r4
 800d9cc:	fb01 3102 	mla	r1, r1, r2, r3
 800d9d0:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800d9d4:	4a03      	ldr	r2, [pc, #12]	@ (800d9e4 <uxr_millis+0x30>)
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	f7f3 f908 	bl	8000bec <__aeabi_ldivmod>
 800d9dc:	b004      	add	sp, #16
 800d9de:	bd10      	pop	{r4, pc}
 800d9e0:	3b9aca00 	.word	0x3b9aca00
 800d9e4:	000f4240 	.word	0x000f4240

0800d9e8 <uxr_nanos>:
 800d9e8:	b510      	push	{r4, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	4669      	mov	r1, sp
 800d9ee:	2001      	movs	r0, #1
 800d9f0:	f7f4 fb7a 	bl	80020e8 <clock_gettime>
 800d9f4:	4a06      	ldr	r2, [pc, #24]	@ (800da10 <uxr_nanos+0x28>)
 800d9f6:	9800      	ldr	r0, [sp, #0]
 800d9f8:	9902      	ldr	r1, [sp, #8]
 800d9fa:	9c01      	ldr	r4, [sp, #4]
 800d9fc:	fba0 0302 	umull	r0, r3, r0, r2
 800da00:	1840      	adds	r0, r0, r1
 800da02:	fb02 3304 	mla	r3, r2, r4, r3
 800da06:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 800da0a:	b004      	add	sp, #16
 800da0c:	bd10      	pop	{r4, pc}
 800da0e:	bf00      	nop
 800da10:	3b9aca00 	.word	0x3b9aca00

0800da14 <on_full_output_buffer_fragmented>:
 800da14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da18:	460c      	mov	r4, r1
 800da1a:	b08a      	sub	sp, #40	@ 0x28
 800da1c:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 800da20:	4606      	mov	r6, r0
 800da22:	f104 0008 	add.w	r0, r4, #8
 800da26:	f7ff ff4b 	bl	800d8c0 <uxr_get_output_reliable_stream>
 800da2a:	4605      	mov	r5, r0
 800da2c:	f006 fdc8 	bl	80145c0 <get_available_free_slots>
 800da30:	b968      	cbnz	r0, 800da4e <on_full_output_buffer_fragmented+0x3a>
 800da32:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 800da36:	4620      	mov	r0, r4
 800da38:	4798      	blx	r3
 800da3a:	b918      	cbnz	r0, 800da44 <on_full_output_buffer_fragmented+0x30>
 800da3c:	2001      	movs	r0, #1
 800da3e:	b00a      	add	sp, #40	@ 0x28
 800da40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da44:	4628      	mov	r0, r5
 800da46:	f006 fdbb 	bl	80145c0 <get_available_free_slots>
 800da4a:	2800      	cmp	r0, #0
 800da4c:	d0f6      	beq.n	800da3c <on_full_output_buffer_fragmented+0x28>
 800da4e:	8929      	ldrh	r1, [r5, #8]
 800da50:	89eb      	ldrh	r3, [r5, #14]
 800da52:	7b28      	ldrb	r0, [r5, #12]
 800da54:	686a      	ldr	r2, [r5, #4]
 800da56:	fbb2 f8f1 	udiv	r8, r2, r1
 800da5a:	fbb3 f2f1 	udiv	r2, r3, r1
 800da5e:	fb01 3112 	mls	r1, r1, r2, r3
 800da62:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 800da66:	b289      	uxth	r1, r1
 800da68:	fb08 f101 	mul.w	r1, r8, r1
 800da6c:	30fc      	adds	r0, #252	@ 0xfc
 800da6e:	f1a8 0804 	sub.w	r8, r8, #4
 800da72:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 800da76:	4440      	add	r0, r8
 800da78:	b287      	uxth	r7, r0
 800da7a:	1bdb      	subs	r3, r3, r7
 800da7c:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 800da80:	682b      	ldr	r3, [r5, #0]
 800da82:	3104      	adds	r1, #4
 800da84:	4419      	add	r1, r3
 800da86:	4642      	mov	r2, r8
 800da88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da8c:	9300      	str	r3, [sp, #0]
 800da8e:	a802      	add	r0, sp, #8
 800da90:	2300      	movs	r3, #0
 800da92:	f7fc fbf3 	bl	800a27c <ucdr_init_buffer_origin_offset>
 800da96:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800da9a:	f102 0308 	add.w	r3, r2, #8
 800da9e:	4543      	cmp	r3, r8
 800daa0:	d928      	bls.n	800daf4 <on_full_output_buffer_fragmented+0xe0>
 800daa2:	463a      	mov	r2, r7
 800daa4:	2300      	movs	r3, #0
 800daa6:	210d      	movs	r1, #13
 800daa8:	a802      	add	r0, sp, #8
 800daaa:	f7ff ff3d 	bl	800d928 <uxr_buffer_submessage_header>
 800daae:	8929      	ldrh	r1, [r5, #8]
 800dab0:	89eb      	ldrh	r3, [r5, #14]
 800dab2:	fbb3 f2f1 	udiv	r2, r3, r1
 800dab6:	fb01 3312 	mls	r3, r1, r2, r3
 800daba:	b29b      	uxth	r3, r3
 800dabc:	686a      	ldr	r2, [r5, #4]
 800dabe:	fbb2 f2f1 	udiv	r2, r2, r1
 800dac2:	fb02 f303 	mul.w	r3, r2, r3
 800dac6:	682a      	ldr	r2, [r5, #0]
 800dac8:	f842 8003 	str.w	r8, [r2, r3]
 800dacc:	89e8      	ldrh	r0, [r5, #14]
 800dace:	2101      	movs	r1, #1
 800dad0:	f006 fec6 	bl	8014860 <uxr_seq_num_add>
 800dad4:	9904      	ldr	r1, [sp, #16]
 800dad6:	9a03      	ldr	r2, [sp, #12]
 800dad8:	81e8      	strh	r0, [r5, #14]
 800dada:	1a52      	subs	r2, r2, r1
 800dadc:	4630      	mov	r0, r6
 800dade:	f7fc fbdf 	bl	800a2a0 <ucdr_init_buffer>
 800dae2:	4630      	mov	r0, r6
 800dae4:	490f      	ldr	r1, [pc, #60]	@ (800db24 <on_full_output_buffer_fragmented+0x110>)
 800dae6:	4622      	mov	r2, r4
 800dae8:	f7fc fbae 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 800daec:	2000      	movs	r0, #0
 800daee:	b00a      	add	sp, #40	@ 0x28
 800daf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800daf4:	b292      	uxth	r2, r2
 800daf6:	2302      	movs	r3, #2
 800daf8:	210d      	movs	r1, #13
 800dafa:	a802      	add	r0, sp, #8
 800dafc:	f7ff ff14 	bl	800d928 <uxr_buffer_submessage_header>
 800db00:	8928      	ldrh	r0, [r5, #8]
 800db02:	89eb      	ldrh	r3, [r5, #14]
 800db04:	fbb3 f1f0 	udiv	r1, r3, r0
 800db08:	fb00 3311 	mls	r3, r0, r1, r3
 800db0c:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800db10:	6869      	ldr	r1, [r5, #4]
 800db12:	fbb1 f1f0 	udiv	r1, r1, r0
 800db16:	b29b      	uxth	r3, r3
 800db18:	fb01 f303 	mul.w	r3, r1, r3
 800db1c:	6829      	ldr	r1, [r5, #0]
 800db1e:	3208      	adds	r2, #8
 800db20:	50ca      	str	r2, [r1, r3]
 800db22:	e7d3      	b.n	800dacc <on_full_output_buffer_fragmented+0xb8>
 800db24:	0800da15 	.word	0x0800da15

0800db28 <uxr_prepare_output_stream>:
 800db28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db2a:	b087      	sub	sp, #28
 800db2c:	2707      	movs	r7, #7
 800db2e:	9202      	str	r2, [sp, #8]
 800db30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800db32:	9103      	str	r1, [sp, #12]
 800db34:	2500      	movs	r5, #0
 800db36:	3204      	adds	r2, #4
 800db38:	e9cd 7500 	strd	r7, r5, [sp]
 800db3c:	461c      	mov	r4, r3
 800db3e:	4606      	mov	r6, r0
 800db40:	f7ff fc54 	bl	800d3ec <uxr_prepare_stream_to_write_submessage>
 800db44:	f080 0201 	eor.w	r2, r0, #1
 800db48:	b2d2      	uxtb	r2, r2
 800db4a:	75a2      	strb	r2, [r4, #22]
 800db4c:	b112      	cbz	r2, 800db54 <uxr_prepare_output_stream+0x2c>
 800db4e:	4628      	mov	r0, r5
 800db50:	b007      	add	sp, #28
 800db52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db54:	aa05      	add	r2, sp, #20
 800db56:	9902      	ldr	r1, [sp, #8]
 800db58:	4630      	mov	r0, r6
 800db5a:	f7ff fd7d 	bl	800d658 <uxr_init_base_object_request>
 800db5e:	a905      	add	r1, sp, #20
 800db60:	4605      	mov	r5, r0
 800db62:	4620      	mov	r0, r4
 800db64:	f001 f88c 	bl	800ec80 <uxr_serialize_WRITE_DATA_Payload_Data>
 800db68:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 800db6c:	69a6      	ldr	r6, [r4, #24]
 800db6e:	69e7      	ldr	r7, [r4, #28]
 800db70:	1a52      	subs	r2, r2, r1
 800db72:	4620      	mov	r0, r4
 800db74:	f7fc fb94 	bl	800a2a0 <ucdr_init_buffer>
 800db78:	4620      	mov	r0, r4
 800db7a:	463a      	mov	r2, r7
 800db7c:	4631      	mov	r1, r6
 800db7e:	f7fc fb63 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 800db82:	4628      	mov	r0, r5
 800db84:	b007      	add	sp, #28
 800db86:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800db88 <uxr_prepare_output_stream_fragmented>:
 800db88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db8c:	b091      	sub	sp, #68	@ 0x44
 800db8e:	4605      	mov	r5, r0
 800db90:	9105      	str	r1, [sp, #20]
 800db92:	3008      	adds	r0, #8
 800db94:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800db98:	461e      	mov	r6, r3
 800db9a:	9204      	str	r2, [sp, #16]
 800db9c:	f7ff fe90 	bl	800d8c0 <uxr_get_output_reliable_stream>
 800dba0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dba4:	2b01      	cmp	r3, #1
 800dba6:	f000 8091 	beq.w	800dccc <uxr_prepare_output_stream_fragmented+0x144>
 800dbaa:	4604      	mov	r4, r0
 800dbac:	2800      	cmp	r0, #0
 800dbae:	f000 808d 	beq.w	800dccc <uxr_prepare_output_stream_fragmented+0x144>
 800dbb2:	f006 fd05 	bl	80145c0 <get_available_free_slots>
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	f000 8083 	beq.w	800dcc2 <uxr_prepare_output_stream_fragmented+0x13a>
 800dbbc:	8922      	ldrh	r2, [r4, #8]
 800dbbe:	89e7      	ldrh	r7, [r4, #14]
 800dbc0:	fbb7 f9f2 	udiv	r9, r7, r2
 800dbc4:	fb02 7919 	mls	r9, r2, r9, r7
 800dbc8:	fa1f f989 	uxth.w	r9, r9
 800dbcc:	6863      	ldr	r3, [r4, #4]
 800dbce:	fbb3 f2f2 	udiv	r2, r3, r2
 800dbd2:	6823      	ldr	r3, [r4, #0]
 800dbd4:	9203      	str	r2, [sp, #12]
 800dbd6:	fb02 f909 	mul.w	r9, r2, r9
 800dbda:	f109 0904 	add.w	r9, r9, #4
 800dbde:	4499      	add	r9, r3
 800dbe0:	7b23      	ldrb	r3, [r4, #12]
 800dbe2:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800dbe6:	4543      	cmp	r3, r8
 800dbe8:	f1a2 0b04 	sub.w	fp, r2, #4
 800dbec:	d37a      	bcc.n	800dce4 <uxr_prepare_output_stream_fragmented+0x15c>
 800dbee:	f1ab 0a04 	sub.w	sl, fp, #4
 800dbf2:	ebaa 0a03 	sub.w	sl, sl, r3
 800dbf6:	465a      	mov	r2, fp
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	4649      	mov	r1, r9
 800dbfc:	a808      	add	r0, sp, #32
 800dbfe:	f8cd 8000 	str.w	r8, [sp]
 800dc02:	f7fc fb3b 	bl	800a27c <ucdr_init_buffer_origin_offset>
 800dc06:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800dc08:	fa1f fa8a 	uxth.w	sl, sl
 800dc0c:	4652      	mov	r2, sl
 800dc0e:	f103 0a08 	add.w	sl, r3, #8
 800dc12:	45da      	cmp	sl, fp
 800dc14:	bf34      	ite	cc
 800dc16:	2302      	movcc	r3, #2
 800dc18:	2300      	movcs	r3, #0
 800dc1a:	210d      	movs	r1, #13
 800dc1c:	a808      	add	r0, sp, #32
 800dc1e:	f7ff fe83 	bl	800d928 <uxr_buffer_submessage_header>
 800dc22:	8921      	ldrh	r1, [r4, #8]
 800dc24:	fbb7 f2f1 	udiv	r2, r7, r1
 800dc28:	fb01 7212 	mls	r2, r1, r2, r7
 800dc2c:	b292      	uxth	r2, r2
 800dc2e:	6863      	ldr	r3, [r4, #4]
 800dc30:	fbb3 f3f1 	udiv	r3, r3, r1
 800dc34:	fb02 f303 	mul.w	r3, r2, r3
 800dc38:	6822      	ldr	r2, [r4, #0]
 800dc3a:	4638      	mov	r0, r7
 800dc3c:	f842 b003 	str.w	fp, [r2, r3]
 800dc40:	2101      	movs	r1, #1
 800dc42:	f006 fe0d 	bl	8014860 <uxr_seq_num_add>
 800dc46:	9b03      	ldr	r3, [sp, #12]
 800dc48:	f108 0104 	add.w	r1, r8, #4
 800dc4c:	f1a3 0208 	sub.w	r2, r3, #8
 800dc50:	eba2 0208 	sub.w	r2, r2, r8
 800dc54:	4449      	add	r1, r9
 800dc56:	4607      	mov	r7, r0
 800dc58:	4630      	mov	r0, r6
 800dc5a:	f7fc fb21 	bl	800a2a0 <ucdr_init_buffer>
 800dc5e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800dc60:	81e7      	strh	r7, [r4, #14]
 800dc62:	1d1a      	adds	r2, r3, #4
 800dc64:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800dc68:	bf28      	it	cs
 800dc6a:	2200      	movcs	r2, #0
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	b292      	uxth	r2, r2
 800dc70:	2107      	movs	r1, #7
 800dc72:	4630      	mov	r0, r6
 800dc74:	f7ff fe58 	bl	800d928 <uxr_buffer_submessage_header>
 800dc78:	9904      	ldr	r1, [sp, #16]
 800dc7a:	aa07      	add	r2, sp, #28
 800dc7c:	4628      	mov	r0, r5
 800dc7e:	f7ff fceb 	bl	800d658 <uxr_init_base_object_request>
 800dc82:	4604      	mov	r4, r0
 800dc84:	b318      	cbz	r0, 800dcce <uxr_prepare_output_stream_fragmented+0x146>
 800dc86:	a907      	add	r1, sp, #28
 800dc88:	4630      	mov	r0, r6
 800dc8a:	f000 fff9 	bl	800ec80 <uxr_serialize_WRITE_DATA_Payload_Data>
 800dc8e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 800dc92:	4630      	mov	r0, r6
 800dc94:	1a52      	subs	r2, r2, r1
 800dc96:	f7fc fb03 	bl	800a2a0 <ucdr_init_buffer>
 800dc9a:	9b05      	ldr	r3, [sp, #20]
 800dc9c:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 800dca0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800dca2:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 800dca6:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800dca8:	491b      	ldr	r1, [pc, #108]	@ (800dd18 <uxr_prepare_output_stream_fragmented+0x190>)
 800dcaa:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 800dcae:	4630      	mov	r0, r6
 800dcb0:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 800dcb4:	462a      	mov	r2, r5
 800dcb6:	f7fc fac7 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 800dcba:	4620      	mov	r0, r4
 800dcbc:	b011      	add	sp, #68	@ 0x44
 800dcbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcc2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800dcc4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800dcc6:	4628      	mov	r0, r5
 800dcc8:	4798      	blx	r3
 800dcca:	b920      	cbnz	r0, 800dcd6 <uxr_prepare_output_stream_fragmented+0x14e>
 800dccc:	2400      	movs	r4, #0
 800dcce:	4620      	mov	r0, r4
 800dcd0:	b011      	add	sp, #68	@ 0x44
 800dcd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcd6:	4620      	mov	r0, r4
 800dcd8:	f006 fc72 	bl	80145c0 <get_available_free_slots>
 800dcdc:	2800      	cmp	r0, #0
 800dcde:	f47f af6d 	bne.w	800dbbc <uxr_prepare_output_stream_fragmented+0x34>
 800dce2:	e7f3      	b.n	800dccc <uxr_prepare_output_stream_fragmented+0x144>
 800dce4:	4638      	mov	r0, r7
 800dce6:	2101      	movs	r1, #1
 800dce8:	f006 fdba 	bl	8014860 <uxr_seq_num_add>
 800dcec:	8921      	ldrh	r1, [r4, #8]
 800dcee:	fbb0 f2f1 	udiv	r2, r0, r1
 800dcf2:	fb01 0912 	mls	r9, r1, r2, r0
 800dcf6:	fa1f f289 	uxth.w	r2, r9
 800dcfa:	6863      	ldr	r3, [r4, #4]
 800dcfc:	fbb3 f9f1 	udiv	r9, r3, r1
 800dd00:	6823      	ldr	r3, [r4, #0]
 800dd02:	fb02 f909 	mul.w	r9, r2, r9
 800dd06:	f109 0904 	add.w	r9, r9, #4
 800dd0a:	4499      	add	r9, r3
 800dd0c:	4607      	mov	r7, r0
 800dd0e:	7b23      	ldrb	r3, [r4, #12]
 800dd10:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800dd14:	e76b      	b.n	800dbee <uxr_prepare_output_stream_fragmented+0x66>
 800dd16:	bf00      	nop
 800dd18:	0800da15 	.word	0x0800da15

0800dd1c <uxr_serialize_message_header>:
 800dd1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd1e:	b083      	sub	sp, #12
 800dd20:	4616      	mov	r6, r2
 800dd22:	4604      	mov	r4, r0
 800dd24:	9301      	str	r3, [sp, #4]
 800dd26:	460d      	mov	r5, r1
 800dd28:	9f08      	ldr	r7, [sp, #32]
 800dd2a:	f7fb f977 	bl	800901c <ucdr_serialize_uint8_t>
 800dd2e:	4631      	mov	r1, r6
 800dd30:	4620      	mov	r0, r4
 800dd32:	f7fb f973 	bl	800901c <ucdr_serialize_uint8_t>
 800dd36:	9a01      	ldr	r2, [sp, #4]
 800dd38:	2101      	movs	r1, #1
 800dd3a:	4620      	mov	r0, r4
 800dd3c:	f7fb fa1a 	bl	8009174 <ucdr_serialize_endian_uint16_t>
 800dd40:	062b      	lsls	r3, r5, #24
 800dd42:	d501      	bpl.n	800dd48 <uxr_serialize_message_header+0x2c>
 800dd44:	b003      	add	sp, #12
 800dd46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd48:	2204      	movs	r2, #4
 800dd4a:	4639      	mov	r1, r7
 800dd4c:	4620      	mov	r0, r4
 800dd4e:	b003      	add	sp, #12
 800dd50:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800dd54:	f005 bd12 	b.w	801377c <ucdr_serialize_array_uint8_t>

0800dd58 <uxr_deserialize_message_header>:
 800dd58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd5a:	b083      	sub	sp, #12
 800dd5c:	4616      	mov	r6, r2
 800dd5e:	4604      	mov	r4, r0
 800dd60:	9301      	str	r3, [sp, #4]
 800dd62:	460d      	mov	r5, r1
 800dd64:	9f08      	ldr	r7, [sp, #32]
 800dd66:	f7fb f96f 	bl	8009048 <ucdr_deserialize_uint8_t>
 800dd6a:	4631      	mov	r1, r6
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	f7fb f96b 	bl	8009048 <ucdr_deserialize_uint8_t>
 800dd72:	9a01      	ldr	r2, [sp, #4]
 800dd74:	2101      	movs	r1, #1
 800dd76:	4620      	mov	r0, r4
 800dd78:	f7fb faf0 	bl	800935c <ucdr_deserialize_endian_uint16_t>
 800dd7c:	f995 3000 	ldrsb.w	r3, [r5]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	da01      	bge.n	800dd88 <uxr_deserialize_message_header+0x30>
 800dd84:	b003      	add	sp, #12
 800dd86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd88:	2204      	movs	r2, #4
 800dd8a:	4639      	mov	r1, r7
 800dd8c:	4620      	mov	r0, r4
 800dd8e:	b003      	add	sp, #12
 800dd90:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800dd94:	f005 bd56 	b.w	8013844 <ucdr_deserialize_array_uint8_t>

0800dd98 <uxr_serialize_submessage_header>:
 800dd98:	b530      	push	{r4, r5, lr}
 800dd9a:	b083      	sub	sp, #12
 800dd9c:	4615      	mov	r5, r2
 800dd9e:	4604      	mov	r4, r0
 800dda0:	9301      	str	r3, [sp, #4]
 800dda2:	f7fb f93b 	bl	800901c <ucdr_serialize_uint8_t>
 800dda6:	4629      	mov	r1, r5
 800dda8:	4620      	mov	r0, r4
 800ddaa:	f7fb f937 	bl	800901c <ucdr_serialize_uint8_t>
 800ddae:	9a01      	ldr	r2, [sp, #4]
 800ddb0:	2101      	movs	r1, #1
 800ddb2:	4620      	mov	r0, r4
 800ddb4:	b003      	add	sp, #12
 800ddb6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ddba:	f7fb b9db 	b.w	8009174 <ucdr_serialize_endian_uint16_t>
 800ddbe:	bf00      	nop

0800ddc0 <uxr_deserialize_submessage_header>:
 800ddc0:	b530      	push	{r4, r5, lr}
 800ddc2:	b083      	sub	sp, #12
 800ddc4:	4615      	mov	r5, r2
 800ddc6:	4604      	mov	r4, r0
 800ddc8:	9301      	str	r3, [sp, #4]
 800ddca:	f7fb f93d 	bl	8009048 <ucdr_deserialize_uint8_t>
 800ddce:	4629      	mov	r1, r5
 800ddd0:	4620      	mov	r0, r4
 800ddd2:	f7fb f939 	bl	8009048 <ucdr_deserialize_uint8_t>
 800ddd6:	9a01      	ldr	r2, [sp, #4]
 800ddd8:	2101      	movs	r1, #1
 800ddda:	4620      	mov	r0, r4
 800dddc:	b003      	add	sp, #12
 800ddde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dde2:	f7fb babb 	b.w	800935c <ucdr_deserialize_endian_uint16_t>
 800dde6:	bf00      	nop

0800dde8 <uxr_serialize_CLIENT_Representation>:
 800dde8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddec:	2204      	movs	r2, #4
 800ddee:	460e      	mov	r6, r1
 800ddf0:	4605      	mov	r5, r0
 800ddf2:	f005 fcc3 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ddf6:	2202      	movs	r2, #2
 800ddf8:	4607      	mov	r7, r0
 800ddfa:	1d31      	adds	r1, r6, #4
 800ddfc:	4628      	mov	r0, r5
 800ddfe:	f005 fcbd 	bl	801377c <ucdr_serialize_array_uint8_t>
 800de02:	4038      	ands	r0, r7
 800de04:	2202      	movs	r2, #2
 800de06:	1db1      	adds	r1, r6, #6
 800de08:	b2c7      	uxtb	r7, r0
 800de0a:	4628      	mov	r0, r5
 800de0c:	f005 fcb6 	bl	801377c <ucdr_serialize_array_uint8_t>
 800de10:	2204      	movs	r2, #4
 800de12:	4007      	ands	r7, r0
 800de14:	f106 0108 	add.w	r1, r6, #8
 800de18:	4628      	mov	r0, r5
 800de1a:	f005 fcaf 	bl	801377c <ucdr_serialize_array_uint8_t>
 800de1e:	7b31      	ldrb	r1, [r6, #12]
 800de20:	4007      	ands	r7, r0
 800de22:	4628      	mov	r0, r5
 800de24:	f7fb f8fa 	bl	800901c <ucdr_serialize_uint8_t>
 800de28:	7b71      	ldrb	r1, [r6, #13]
 800de2a:	4007      	ands	r7, r0
 800de2c:	4628      	mov	r0, r5
 800de2e:	f7fb f8c7 	bl	8008fc0 <ucdr_serialize_bool>
 800de32:	7b73      	ldrb	r3, [r6, #13]
 800de34:	ea07 0800 	and.w	r8, r7, r0
 800de38:	b93b      	cbnz	r3, 800de4a <uxr_serialize_CLIENT_Representation+0x62>
 800de3a:	8bb1      	ldrh	r1, [r6, #28]
 800de3c:	4628      	mov	r0, r5
 800de3e:	f7fb f919 	bl	8009074 <ucdr_serialize_uint16_t>
 800de42:	ea08 0000 	and.w	r0, r8, r0
 800de46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de4a:	6931      	ldr	r1, [r6, #16]
 800de4c:	4628      	mov	r0, r5
 800de4e:	f7fb fafb 	bl	8009448 <ucdr_serialize_uint32_t>
 800de52:	6933      	ldr	r3, [r6, #16]
 800de54:	b1e3      	cbz	r3, 800de90 <uxr_serialize_CLIENT_Representation+0xa8>
 800de56:	b1c0      	cbz	r0, 800de8a <uxr_serialize_CLIENT_Representation+0xa2>
 800de58:	4637      	mov	r7, r6
 800de5a:	f04f 0900 	mov.w	r9, #0
 800de5e:	e001      	b.n	800de64 <uxr_serialize_CLIENT_Representation+0x7c>
 800de60:	3708      	adds	r7, #8
 800de62:	b194      	cbz	r4, 800de8a <uxr_serialize_CLIENT_Representation+0xa2>
 800de64:	6979      	ldr	r1, [r7, #20]
 800de66:	4628      	mov	r0, r5
 800de68:	f005 fda8 	bl	80139bc <ucdr_serialize_string>
 800de6c:	69b9      	ldr	r1, [r7, #24]
 800de6e:	4604      	mov	r4, r0
 800de70:	4628      	mov	r0, r5
 800de72:	f005 fda3 	bl	80139bc <ucdr_serialize_string>
 800de76:	6933      	ldr	r3, [r6, #16]
 800de78:	f109 0901 	add.w	r9, r9, #1
 800de7c:	4004      	ands	r4, r0
 800de7e:	4599      	cmp	r9, r3
 800de80:	b2e4      	uxtb	r4, r4
 800de82:	d3ed      	bcc.n	800de60 <uxr_serialize_CLIENT_Representation+0x78>
 800de84:	ea08 0804 	and.w	r8, r8, r4
 800de88:	e7d7      	b.n	800de3a <uxr_serialize_CLIENT_Representation+0x52>
 800de8a:	f04f 0800 	mov.w	r8, #0
 800de8e:	e7d4      	b.n	800de3a <uxr_serialize_CLIENT_Representation+0x52>
 800de90:	ea08 0800 	and.w	r8, r8, r0
 800de94:	e7d1      	b.n	800de3a <uxr_serialize_CLIENT_Representation+0x52>
 800de96:	bf00      	nop

0800de98 <uxr_deserialize_CLIENT_Representation>:
 800de98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de9c:	2204      	movs	r2, #4
 800de9e:	460c      	mov	r4, r1
 800dea0:	4605      	mov	r5, r0
 800dea2:	f005 fccf 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800dea6:	2202      	movs	r2, #2
 800dea8:	4607      	mov	r7, r0
 800deaa:	1d21      	adds	r1, r4, #4
 800deac:	4628      	mov	r0, r5
 800deae:	f005 fcc9 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800deb2:	4038      	ands	r0, r7
 800deb4:	2202      	movs	r2, #2
 800deb6:	1da1      	adds	r1, r4, #6
 800deb8:	b2c6      	uxtb	r6, r0
 800deba:	4628      	mov	r0, r5
 800debc:	f005 fcc2 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800dec0:	2204      	movs	r2, #4
 800dec2:	4006      	ands	r6, r0
 800dec4:	f104 0108 	add.w	r1, r4, #8
 800dec8:	4628      	mov	r0, r5
 800deca:	f005 fcbb 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800dece:	f104 010c 	add.w	r1, r4, #12
 800ded2:	4006      	ands	r6, r0
 800ded4:	4628      	mov	r0, r5
 800ded6:	f7fb f8b7 	bl	8009048 <ucdr_deserialize_uint8_t>
 800deda:	f104 010d 	add.w	r1, r4, #13
 800dede:	ea06 0700 	and.w	r7, r6, r0
 800dee2:	4628      	mov	r0, r5
 800dee4:	f7fb f882 	bl	8008fec <ucdr_deserialize_bool>
 800dee8:	7b63      	ldrb	r3, [r4, #13]
 800deea:	4007      	ands	r7, r0
 800deec:	b93b      	cbnz	r3, 800defe <uxr_deserialize_CLIENT_Representation+0x66>
 800deee:	f104 011c 	add.w	r1, r4, #28
 800def2:	4628      	mov	r0, r5
 800def4:	f7fb f9be 	bl	8009274 <ucdr_deserialize_uint16_t>
 800def8:	4038      	ands	r0, r7
 800defa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800defe:	f104 0110 	add.w	r1, r4, #16
 800df02:	4628      	mov	r0, r5
 800df04:	f7fb fbd0 	bl	80096a8 <ucdr_deserialize_uint32_t>
 800df08:	6923      	ldr	r3, [r4, #16]
 800df0a:	2b01      	cmp	r3, #1
 800df0c:	d903      	bls.n	800df16 <uxr_deserialize_CLIENT_Representation+0x7e>
 800df0e:	2301      	movs	r3, #1
 800df10:	75ab      	strb	r3, [r5, #22]
 800df12:	2700      	movs	r7, #0
 800df14:	e7eb      	b.n	800deee <uxr_deserialize_CLIENT_Representation+0x56>
 800df16:	b30b      	cbz	r3, 800df5c <uxr_deserialize_CLIENT_Representation+0xc4>
 800df18:	2800      	cmp	r0, #0
 800df1a:	d0fa      	beq.n	800df12 <uxr_deserialize_CLIENT_Representation+0x7a>
 800df1c:	46a0      	mov	r8, r4
 800df1e:	f04f 0900 	mov.w	r9, #0
 800df22:	e001      	b.n	800df28 <uxr_deserialize_CLIENT_Representation+0x90>
 800df24:	2e00      	cmp	r6, #0
 800df26:	d0f4      	beq.n	800df12 <uxr_deserialize_CLIENT_Representation+0x7a>
 800df28:	f8d8 1014 	ldr.w	r1, [r8, #20]
 800df2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df30:	4628      	mov	r0, r5
 800df32:	f005 fd53 	bl	80139dc <ucdr_deserialize_string>
 800df36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df3a:	4606      	mov	r6, r0
 800df3c:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800df40:	4628      	mov	r0, r5
 800df42:	f005 fd4b 	bl	80139dc <ucdr_deserialize_string>
 800df46:	6923      	ldr	r3, [r4, #16]
 800df48:	f109 0901 	add.w	r9, r9, #1
 800df4c:	4006      	ands	r6, r0
 800df4e:	4599      	cmp	r9, r3
 800df50:	f108 0808 	add.w	r8, r8, #8
 800df54:	b2f6      	uxtb	r6, r6
 800df56:	d3e5      	bcc.n	800df24 <uxr_deserialize_CLIENT_Representation+0x8c>
 800df58:	4037      	ands	r7, r6
 800df5a:	e7c8      	b.n	800deee <uxr_deserialize_CLIENT_Representation+0x56>
 800df5c:	4007      	ands	r7, r0
 800df5e:	e7c6      	b.n	800deee <uxr_deserialize_CLIENT_Representation+0x56>

0800df60 <uxr_serialize_AGENT_Representation>:
 800df60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df64:	2204      	movs	r2, #4
 800df66:	460f      	mov	r7, r1
 800df68:	4605      	mov	r5, r0
 800df6a:	f005 fc07 	bl	801377c <ucdr_serialize_array_uint8_t>
 800df6e:	2202      	movs	r2, #2
 800df70:	4604      	mov	r4, r0
 800df72:	1d39      	adds	r1, r7, #4
 800df74:	4628      	mov	r0, r5
 800df76:	f005 fc01 	bl	801377c <ucdr_serialize_array_uint8_t>
 800df7a:	4020      	ands	r0, r4
 800df7c:	2202      	movs	r2, #2
 800df7e:	1db9      	adds	r1, r7, #6
 800df80:	b2c4      	uxtb	r4, r0
 800df82:	4628      	mov	r0, r5
 800df84:	f005 fbfa 	bl	801377c <ucdr_serialize_array_uint8_t>
 800df88:	7a39      	ldrb	r1, [r7, #8]
 800df8a:	4004      	ands	r4, r0
 800df8c:	4628      	mov	r0, r5
 800df8e:	f7fb f817 	bl	8008fc0 <ucdr_serialize_bool>
 800df92:	7a3b      	ldrb	r3, [r7, #8]
 800df94:	ea00 0804 	and.w	r8, r0, r4
 800df98:	b913      	cbnz	r3, 800dfa0 <uxr_serialize_AGENT_Representation+0x40>
 800df9a:	4640      	mov	r0, r8
 800df9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfa0:	68f9      	ldr	r1, [r7, #12]
 800dfa2:	4628      	mov	r0, r5
 800dfa4:	f7fb fa50 	bl	8009448 <ucdr_serialize_uint32_t>
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	b303      	cbz	r3, 800dfee <uxr_serialize_AGENT_Representation+0x8e>
 800dfac:	b1d0      	cbz	r0, 800dfe4 <uxr_serialize_AGENT_Representation+0x84>
 800dfae:	463e      	mov	r6, r7
 800dfb0:	f04f 0900 	mov.w	r9, #0
 800dfb4:	e001      	b.n	800dfba <uxr_serialize_AGENT_Representation+0x5a>
 800dfb6:	3608      	adds	r6, #8
 800dfb8:	b1a4      	cbz	r4, 800dfe4 <uxr_serialize_AGENT_Representation+0x84>
 800dfba:	6931      	ldr	r1, [r6, #16]
 800dfbc:	4628      	mov	r0, r5
 800dfbe:	f005 fcfd 	bl	80139bc <ucdr_serialize_string>
 800dfc2:	6971      	ldr	r1, [r6, #20]
 800dfc4:	4604      	mov	r4, r0
 800dfc6:	4628      	mov	r0, r5
 800dfc8:	f005 fcf8 	bl	80139bc <ucdr_serialize_string>
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	f109 0901 	add.w	r9, r9, #1
 800dfd2:	4004      	ands	r4, r0
 800dfd4:	4599      	cmp	r9, r3
 800dfd6:	b2e4      	uxtb	r4, r4
 800dfd8:	d3ed      	bcc.n	800dfb6 <uxr_serialize_AGENT_Representation+0x56>
 800dfda:	ea08 0804 	and.w	r8, r8, r4
 800dfde:	4640      	mov	r0, r8
 800dfe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfe4:	f04f 0800 	mov.w	r8, #0
 800dfe8:	4640      	mov	r0, r8
 800dfea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfee:	ea08 0800 	and.w	r8, r8, r0
 800dff2:	e7d2      	b.n	800df9a <uxr_serialize_AGENT_Representation+0x3a>

0800dff4 <uxr_serialize_DATAWRITER_Representation>:
 800dff4:	b570      	push	{r4, r5, r6, lr}
 800dff6:	460d      	mov	r5, r1
 800dff8:	7809      	ldrb	r1, [r1, #0]
 800dffa:	4606      	mov	r6, r0
 800dffc:	f7fb f80e 	bl	800901c <ucdr_serialize_uint8_t>
 800e000:	4604      	mov	r4, r0
 800e002:	b130      	cbz	r0, 800e012 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800e004:	782b      	ldrb	r3, [r5, #0]
 800e006:	2b02      	cmp	r3, #2
 800e008:	d00c      	beq.n	800e024 <uxr_serialize_DATAWRITER_Representation+0x30>
 800e00a:	2b03      	cmp	r3, #3
 800e00c:	d010      	beq.n	800e030 <uxr_serialize_DATAWRITER_Representation+0x3c>
 800e00e:	2b01      	cmp	r3, #1
 800e010:	d008      	beq.n	800e024 <uxr_serialize_DATAWRITER_Representation+0x30>
 800e012:	2202      	movs	r2, #2
 800e014:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800e018:	4630      	mov	r0, r6
 800e01a:	f005 fbaf 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e01e:	4020      	ands	r0, r4
 800e020:	b2c0      	uxtb	r0, r0
 800e022:	bd70      	pop	{r4, r5, r6, pc}
 800e024:	6869      	ldr	r1, [r5, #4]
 800e026:	4630      	mov	r0, r6
 800e028:	f005 fcc8 	bl	80139bc <ucdr_serialize_string>
 800e02c:	4604      	mov	r4, r0
 800e02e:	e7f0      	b.n	800e012 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800e030:	4629      	mov	r1, r5
 800e032:	4630      	mov	r0, r6
 800e034:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800e038:	3104      	adds	r1, #4
 800e03a:	f005 fc93 	bl	8013964 <ucdr_serialize_sequence_uint8_t>
 800e03e:	4604      	mov	r4, r0
 800e040:	e7e7      	b.n	800e012 <uxr_serialize_DATAWRITER_Representation+0x1e>
 800e042:	bf00      	nop

0800e044 <uxr_serialize_ObjectVariant.part.0>:
 800e044:	b570      	push	{r4, r5, r6, lr}
 800e046:	780b      	ldrb	r3, [r1, #0]
 800e048:	3b01      	subs	r3, #1
 800e04a:	460c      	mov	r4, r1
 800e04c:	4605      	mov	r5, r0
 800e04e:	2b0d      	cmp	r3, #13
 800e050:	d854      	bhi.n	800e0fc <uxr_serialize_ObjectVariant.part.0+0xb8>
 800e052:	e8df f003 	tbb	[pc, r3]
 800e056:	0730      	.short	0x0730
 800e058:	07071b1b 	.word	0x07071b1b
 800e05c:	0c530707 	.word	0x0c530707
 800e060:	494e0c0c 	.word	0x494e0c0c
 800e064:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e068:	3104      	adds	r1, #4
 800e06a:	f7ff bfc3 	b.w	800dff4 <uxr_serialize_DATAWRITER_Representation>
 800e06e:	7909      	ldrb	r1, [r1, #4]
 800e070:	f7fa ffd4 	bl	800901c <ucdr_serialize_uint8_t>
 800e074:	b1e8      	cbz	r0, 800e0b2 <uxr_serialize_ObjectVariant.part.0+0x6e>
 800e076:	7923      	ldrb	r3, [r4, #4]
 800e078:	2b01      	cmp	r3, #1
 800e07a:	d001      	beq.n	800e080 <uxr_serialize_ObjectVariant.part.0+0x3c>
 800e07c:	2b02      	cmp	r3, #2
 800e07e:	d13d      	bne.n	800e0fc <uxr_serialize_ObjectVariant.part.0+0xb8>
 800e080:	68a1      	ldr	r1, [r4, #8]
 800e082:	4628      	mov	r0, r5
 800e084:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e088:	f005 bc98 	b.w	80139bc <ucdr_serialize_string>
 800e08c:	7909      	ldrb	r1, [r1, #4]
 800e08e:	f7fa ffc5 	bl	800901c <ucdr_serialize_uint8_t>
 800e092:	4606      	mov	r6, r0
 800e094:	b120      	cbz	r0, 800e0a0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800e096:	7923      	ldrb	r3, [r4, #4]
 800e098:	2b02      	cmp	r3, #2
 800e09a:	d039      	beq.n	800e110 <uxr_serialize_ObjectVariant.part.0+0xcc>
 800e09c:	2b03      	cmp	r3, #3
 800e09e:	d02f      	beq.n	800e100 <uxr_serialize_ObjectVariant.part.0+0xbc>
 800e0a0:	2202      	movs	r2, #2
 800e0a2:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 800e0a6:	4628      	mov	r0, r5
 800e0a8:	f005 fb68 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e0ac:	4030      	ands	r0, r6
 800e0ae:	b2c0      	uxtb	r0, r0
 800e0b0:	bd70      	pop	{r4, r5, r6, pc}
 800e0b2:	2000      	movs	r0, #0
 800e0b4:	bd70      	pop	{r4, r5, r6, pc}
 800e0b6:	7909      	ldrb	r1, [r1, #4]
 800e0b8:	f7fa ffb0 	bl	800901c <ucdr_serialize_uint8_t>
 800e0bc:	4606      	mov	r6, r0
 800e0be:	b158      	cbz	r0, 800e0d8 <uxr_serialize_ObjectVariant.part.0+0x94>
 800e0c0:	7923      	ldrb	r3, [r4, #4]
 800e0c2:	2b02      	cmp	r3, #2
 800e0c4:	d003      	beq.n	800e0ce <uxr_serialize_ObjectVariant.part.0+0x8a>
 800e0c6:	2b03      	cmp	r3, #3
 800e0c8:	d028      	beq.n	800e11c <uxr_serialize_ObjectVariant.part.0+0xd8>
 800e0ca:	2b01      	cmp	r3, #1
 800e0cc:	d104      	bne.n	800e0d8 <uxr_serialize_ObjectVariant.part.0+0x94>
 800e0ce:	68a1      	ldr	r1, [r4, #8]
 800e0d0:	4628      	mov	r0, r5
 800e0d2:	f005 fc73 	bl	80139bc <ucdr_serialize_string>
 800e0d6:	4606      	mov	r6, r0
 800e0d8:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 800e0dc:	4628      	mov	r0, r5
 800e0de:	f7fb fcd9 	bl	8009a94 <ucdr_serialize_int16_t>
 800e0e2:	4030      	ands	r0, r6
 800e0e4:	b2c0      	uxtb	r0, r0
 800e0e6:	bd70      	pop	{r4, r5, r6, pc}
 800e0e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e0ec:	3104      	adds	r1, #4
 800e0ee:	f7ff be7b 	b.w	800dde8 <uxr_serialize_CLIENT_Representation>
 800e0f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e0f6:	3104      	adds	r1, #4
 800e0f8:	f7ff bf32 	b.w	800df60 <uxr_serialize_AGENT_Representation>
 800e0fc:	2001      	movs	r0, #1
 800e0fe:	bd70      	pop	{r4, r5, r6, pc}
 800e100:	68a2      	ldr	r2, [r4, #8]
 800e102:	f104 010c 	add.w	r1, r4, #12
 800e106:	4628      	mov	r0, r5
 800e108:	f005 fc2c 	bl	8013964 <ucdr_serialize_sequence_uint8_t>
 800e10c:	4606      	mov	r6, r0
 800e10e:	e7c7      	b.n	800e0a0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800e110:	68a1      	ldr	r1, [r4, #8]
 800e112:	4628      	mov	r0, r5
 800e114:	f005 fc52 	bl	80139bc <ucdr_serialize_string>
 800e118:	4606      	mov	r6, r0
 800e11a:	e7c1      	b.n	800e0a0 <uxr_serialize_ObjectVariant.part.0+0x5c>
 800e11c:	68a2      	ldr	r2, [r4, #8]
 800e11e:	f104 010c 	add.w	r1, r4, #12
 800e122:	4628      	mov	r0, r5
 800e124:	f005 fc1e 	bl	8013964 <ucdr_serialize_sequence_uint8_t>
 800e128:	4606      	mov	r6, r0
 800e12a:	e7d5      	b.n	800e0d8 <uxr_serialize_ObjectVariant.part.0+0x94>

0800e12c <uxr_deserialize_DATAWRITER_Representation>:
 800e12c:	b570      	push	{r4, r5, r6, lr}
 800e12e:	4606      	mov	r6, r0
 800e130:	460d      	mov	r5, r1
 800e132:	f7fa ff89 	bl	8009048 <ucdr_deserialize_uint8_t>
 800e136:	4604      	mov	r4, r0
 800e138:	b130      	cbz	r0, 800e148 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800e13a:	782b      	ldrb	r3, [r5, #0]
 800e13c:	2b02      	cmp	r3, #2
 800e13e:	d00c      	beq.n	800e15a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800e140:	2b03      	cmp	r3, #3
 800e142:	d012      	beq.n	800e16a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 800e144:	2b01      	cmp	r3, #1
 800e146:	d008      	beq.n	800e15a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800e148:	2202      	movs	r2, #2
 800e14a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800e14e:	4630      	mov	r0, r6
 800e150:	f005 fb78 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e154:	4020      	ands	r0, r4
 800e156:	b2c0      	uxtb	r0, r0
 800e158:	bd70      	pop	{r4, r5, r6, pc}
 800e15a:	6869      	ldr	r1, [r5, #4]
 800e15c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e160:	4630      	mov	r0, r6
 800e162:	f005 fc3b 	bl	80139dc <ucdr_deserialize_string>
 800e166:	4604      	mov	r4, r0
 800e168:	e7ee      	b.n	800e148 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800e16a:	1d2b      	adds	r3, r5, #4
 800e16c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e170:	f105 0108 	add.w	r1, r5, #8
 800e174:	4630      	mov	r0, r6
 800e176:	f005 fc07 	bl	8013988 <ucdr_deserialize_sequence_uint8_t>
 800e17a:	4604      	mov	r4, r0
 800e17c:	e7e4      	b.n	800e148 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800e17e:	bf00      	nop

0800e180 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 800e180:	b570      	push	{r4, r5, r6, lr}
 800e182:	460d      	mov	r5, r1
 800e184:	7809      	ldrb	r1, [r1, #0]
 800e186:	4606      	mov	r6, r0
 800e188:	f7fa ff1a 	bl	8008fc0 <ucdr_serialize_bool>
 800e18c:	782b      	ldrb	r3, [r5, #0]
 800e18e:	4604      	mov	r4, r0
 800e190:	b94b      	cbnz	r3, 800e1a6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 800e192:	7a29      	ldrb	r1, [r5, #8]
 800e194:	4630      	mov	r0, r6
 800e196:	f7fa ff13 	bl	8008fc0 <ucdr_serialize_bool>
 800e19a:	7a2b      	ldrb	r3, [r5, #8]
 800e19c:	4004      	ands	r4, r0
 800e19e:	b2e4      	uxtb	r4, r4
 800e1a0:	b943      	cbnz	r3, 800e1b4 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	bd70      	pop	{r4, r5, r6, pc}
 800e1a6:	6869      	ldr	r1, [r5, #4]
 800e1a8:	4630      	mov	r0, r6
 800e1aa:	f005 fc07 	bl	80139bc <ucdr_serialize_string>
 800e1ae:	4004      	ands	r4, r0
 800e1b0:	b2e4      	uxtb	r4, r4
 800e1b2:	e7ee      	b.n	800e192 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 800e1b4:	68e9      	ldr	r1, [r5, #12]
 800e1b6:	4630      	mov	r0, r6
 800e1b8:	f005 fc00 	bl	80139bc <ucdr_serialize_string>
 800e1bc:	4004      	ands	r4, r0
 800e1be:	4620      	mov	r0, r4
 800e1c0:	bd70      	pop	{r4, r5, r6, pc}
 800e1c2:	bf00      	nop

0800e1c4 <uxr_serialize_OBJK_Topic_Binary>:
 800e1c4:	b570      	push	{r4, r5, r6, lr}
 800e1c6:	460d      	mov	r5, r1
 800e1c8:	6809      	ldr	r1, [r1, #0]
 800e1ca:	4606      	mov	r6, r0
 800e1cc:	f005 fbf6 	bl	80139bc <ucdr_serialize_string>
 800e1d0:	7929      	ldrb	r1, [r5, #4]
 800e1d2:	4604      	mov	r4, r0
 800e1d4:	4630      	mov	r0, r6
 800e1d6:	f7fa fef3 	bl	8008fc0 <ucdr_serialize_bool>
 800e1da:	792b      	ldrb	r3, [r5, #4]
 800e1dc:	4004      	ands	r4, r0
 800e1de:	b2e4      	uxtb	r4, r4
 800e1e0:	b943      	cbnz	r3, 800e1f4 <uxr_serialize_OBJK_Topic_Binary+0x30>
 800e1e2:	7b29      	ldrb	r1, [r5, #12]
 800e1e4:	4630      	mov	r0, r6
 800e1e6:	f7fa feeb 	bl	8008fc0 <ucdr_serialize_bool>
 800e1ea:	7b2b      	ldrb	r3, [r5, #12]
 800e1ec:	4004      	ands	r4, r0
 800e1ee:	b93b      	cbnz	r3, 800e200 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 800e1f0:	4620      	mov	r0, r4
 800e1f2:	bd70      	pop	{r4, r5, r6, pc}
 800e1f4:	68a9      	ldr	r1, [r5, #8]
 800e1f6:	4630      	mov	r0, r6
 800e1f8:	f005 fbe0 	bl	80139bc <ucdr_serialize_string>
 800e1fc:	4004      	ands	r4, r0
 800e1fe:	e7f0      	b.n	800e1e2 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 800e200:	6929      	ldr	r1, [r5, #16]
 800e202:	4630      	mov	r0, r6
 800e204:	f005 fbda 	bl	80139bc <ucdr_serialize_string>
 800e208:	4004      	ands	r4, r0
 800e20a:	b2e4      	uxtb	r4, r4
 800e20c:	4620      	mov	r0, r4
 800e20e:	bd70      	pop	{r4, r5, r6, pc}

0800e210 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 800e210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e214:	460c      	mov	r4, r1
 800e216:	7809      	ldrb	r1, [r1, #0]
 800e218:	4606      	mov	r6, r0
 800e21a:	f7fa fed1 	bl	8008fc0 <ucdr_serialize_bool>
 800e21e:	7823      	ldrb	r3, [r4, #0]
 800e220:	4605      	mov	r5, r0
 800e222:	b96b      	cbnz	r3, 800e240 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 800e224:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 800e228:	4630      	mov	r0, r6
 800e22a:	f7fa fec9 	bl	8008fc0 <ucdr_serialize_bool>
 800e22e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800e232:	4005      	ands	r5, r0
 800e234:	b2ed      	uxtb	r5, r5
 800e236:	2b00      	cmp	r3, #0
 800e238:	d169      	bne.n	800e30e <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 800e23a:	4628      	mov	r0, r5
 800e23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e240:	6861      	ldr	r1, [r4, #4]
 800e242:	4630      	mov	r0, r6
 800e244:	f7fb f900 	bl	8009448 <ucdr_serialize_uint32_t>
 800e248:	6863      	ldr	r3, [r4, #4]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d06b      	beq.n	800e326 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 800e24e:	2800      	cmp	r0, #0
 800e250:	d067      	beq.n	800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e252:	68a1      	ldr	r1, [r4, #8]
 800e254:	4630      	mov	r0, r6
 800e256:	f005 fbb1 	bl	80139bc <ucdr_serialize_string>
 800e25a:	6863      	ldr	r3, [r4, #4]
 800e25c:	2b01      	cmp	r3, #1
 800e25e:	d953      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e260:	2800      	cmp	r0, #0
 800e262:	d05e      	beq.n	800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e264:	68e1      	ldr	r1, [r4, #12]
 800e266:	4630      	mov	r0, r6
 800e268:	f005 fba8 	bl	80139bc <ucdr_serialize_string>
 800e26c:	6863      	ldr	r3, [r4, #4]
 800e26e:	2b02      	cmp	r3, #2
 800e270:	d94a      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e272:	2800      	cmp	r0, #0
 800e274:	d055      	beq.n	800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e276:	6921      	ldr	r1, [r4, #16]
 800e278:	4630      	mov	r0, r6
 800e27a:	f005 fb9f 	bl	80139bc <ucdr_serialize_string>
 800e27e:	6863      	ldr	r3, [r4, #4]
 800e280:	2b03      	cmp	r3, #3
 800e282:	d941      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e284:	2800      	cmp	r0, #0
 800e286:	d04c      	beq.n	800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e288:	6961      	ldr	r1, [r4, #20]
 800e28a:	4630      	mov	r0, r6
 800e28c:	f005 fb96 	bl	80139bc <ucdr_serialize_string>
 800e290:	6863      	ldr	r3, [r4, #4]
 800e292:	2b04      	cmp	r3, #4
 800e294:	d938      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e296:	2800      	cmp	r0, #0
 800e298:	d043      	beq.n	800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e29a:	69a1      	ldr	r1, [r4, #24]
 800e29c:	4630      	mov	r0, r6
 800e29e:	f005 fb8d 	bl	80139bc <ucdr_serialize_string>
 800e2a2:	6863      	ldr	r3, [r4, #4]
 800e2a4:	2b05      	cmp	r3, #5
 800e2a6:	d92f      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	d03a      	beq.n	800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e2ac:	69e1      	ldr	r1, [r4, #28]
 800e2ae:	4630      	mov	r0, r6
 800e2b0:	f005 fb84 	bl	80139bc <ucdr_serialize_string>
 800e2b4:	6863      	ldr	r3, [r4, #4]
 800e2b6:	2b06      	cmp	r3, #6
 800e2b8:	d926      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e2ba:	b390      	cbz	r0, 800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e2bc:	6a21      	ldr	r1, [r4, #32]
 800e2be:	4630      	mov	r0, r6
 800e2c0:	f005 fb7c 	bl	80139bc <ucdr_serialize_string>
 800e2c4:	6863      	ldr	r3, [r4, #4]
 800e2c6:	2b07      	cmp	r3, #7
 800e2c8:	d91e      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e2ca:	b350      	cbz	r0, 800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e2cc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800e2ce:	4630      	mov	r0, r6
 800e2d0:	f005 fb74 	bl	80139bc <ucdr_serialize_string>
 800e2d4:	6863      	ldr	r3, [r4, #4]
 800e2d6:	2b08      	cmp	r3, #8
 800e2d8:	d916      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e2da:	b310      	cbz	r0, 800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e2dc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800e2de:	4630      	mov	r0, r6
 800e2e0:	f005 fb6c 	bl	80139bc <ucdr_serialize_string>
 800e2e4:	6863      	ldr	r3, [r4, #4]
 800e2e6:	2b09      	cmp	r3, #9
 800e2e8:	d90e      	bls.n	800e308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800e2ea:	b1d0      	cbz	r0, 800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e2ec:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 800e2f0:	2709      	movs	r7, #9
 800e2f2:	e000      	b.n	800e2f6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 800e2f4:	b1a8      	cbz	r0, 800e322 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 800e2f6:	f858 1b04 	ldr.w	r1, [r8], #4
 800e2fa:	4630      	mov	r0, r6
 800e2fc:	f005 fb5e 	bl	80139bc <ucdr_serialize_string>
 800e300:	6862      	ldr	r2, [r4, #4]
 800e302:	3701      	adds	r7, #1
 800e304:	4297      	cmp	r7, r2
 800e306:	d3f5      	bcc.n	800e2f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 800e308:	4005      	ands	r5, r0
 800e30a:	b2ed      	uxtb	r5, r5
 800e30c:	e78a      	b.n	800e224 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 800e30e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e310:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800e314:	4630      	mov	r0, r6
 800e316:	f005 fb25 	bl	8013964 <ucdr_serialize_sequence_uint8_t>
 800e31a:	4005      	ands	r5, r0
 800e31c:	4628      	mov	r0, r5
 800e31e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e322:	2500      	movs	r5, #0
 800e324:	e77e      	b.n	800e224 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 800e326:	4028      	ands	r0, r5
 800e328:	b2c5      	uxtb	r5, r0
 800e32a:	e77b      	b.n	800e224 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

0800e32c <uxr_serialize_OBJK_Publisher_Binary>:
 800e32c:	b570      	push	{r4, r5, r6, lr}
 800e32e:	460d      	mov	r5, r1
 800e330:	7809      	ldrb	r1, [r1, #0]
 800e332:	4606      	mov	r6, r0
 800e334:	f7fa fe44 	bl	8008fc0 <ucdr_serialize_bool>
 800e338:	782b      	ldrb	r3, [r5, #0]
 800e33a:	4604      	mov	r4, r0
 800e33c:	b94b      	cbnz	r3, 800e352 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 800e33e:	7a29      	ldrb	r1, [r5, #8]
 800e340:	4630      	mov	r0, r6
 800e342:	f7fa fe3d 	bl	8008fc0 <ucdr_serialize_bool>
 800e346:	7a2b      	ldrb	r3, [r5, #8]
 800e348:	4004      	ands	r4, r0
 800e34a:	b2e4      	uxtb	r4, r4
 800e34c:	b943      	cbnz	r3, 800e360 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 800e34e:	4620      	mov	r0, r4
 800e350:	bd70      	pop	{r4, r5, r6, pc}
 800e352:	6869      	ldr	r1, [r5, #4]
 800e354:	4630      	mov	r0, r6
 800e356:	f005 fb31 	bl	80139bc <ucdr_serialize_string>
 800e35a:	4004      	ands	r4, r0
 800e35c:	b2e4      	uxtb	r4, r4
 800e35e:	e7ee      	b.n	800e33e <uxr_serialize_OBJK_Publisher_Binary+0x12>
 800e360:	f105 010c 	add.w	r1, r5, #12
 800e364:	4630      	mov	r0, r6
 800e366:	f7ff ff53 	bl	800e210 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 800e36a:	4004      	ands	r4, r0
 800e36c:	4620      	mov	r0, r4
 800e36e:	bd70      	pop	{r4, r5, r6, pc}

0800e370 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 800e370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e374:	460c      	mov	r4, r1
 800e376:	7809      	ldrb	r1, [r1, #0]
 800e378:	4606      	mov	r6, r0
 800e37a:	f7fa fe21 	bl	8008fc0 <ucdr_serialize_bool>
 800e37e:	7823      	ldrb	r3, [r4, #0]
 800e380:	4605      	mov	r5, r0
 800e382:	b96b      	cbnz	r3, 800e3a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 800e384:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 800e388:	4630      	mov	r0, r6
 800e38a:	f7fa fe19 	bl	8008fc0 <ucdr_serialize_bool>
 800e38e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800e392:	4005      	ands	r5, r0
 800e394:	b2ed      	uxtb	r5, r5
 800e396:	2b00      	cmp	r3, #0
 800e398:	d169      	bne.n	800e46e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 800e39a:	4628      	mov	r0, r5
 800e39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3a0:	6861      	ldr	r1, [r4, #4]
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	f7fb f850 	bl	8009448 <ucdr_serialize_uint32_t>
 800e3a8:	6863      	ldr	r3, [r4, #4]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d06b      	beq.n	800e486 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 800e3ae:	2800      	cmp	r0, #0
 800e3b0:	d067      	beq.n	800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e3b2:	68a1      	ldr	r1, [r4, #8]
 800e3b4:	4630      	mov	r0, r6
 800e3b6:	f005 fb01 	bl	80139bc <ucdr_serialize_string>
 800e3ba:	6863      	ldr	r3, [r4, #4]
 800e3bc:	2b01      	cmp	r3, #1
 800e3be:	d953      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e3c0:	2800      	cmp	r0, #0
 800e3c2:	d05e      	beq.n	800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e3c4:	68e1      	ldr	r1, [r4, #12]
 800e3c6:	4630      	mov	r0, r6
 800e3c8:	f005 faf8 	bl	80139bc <ucdr_serialize_string>
 800e3cc:	6863      	ldr	r3, [r4, #4]
 800e3ce:	2b02      	cmp	r3, #2
 800e3d0:	d94a      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e3d2:	2800      	cmp	r0, #0
 800e3d4:	d055      	beq.n	800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e3d6:	6921      	ldr	r1, [r4, #16]
 800e3d8:	4630      	mov	r0, r6
 800e3da:	f005 faef 	bl	80139bc <ucdr_serialize_string>
 800e3de:	6863      	ldr	r3, [r4, #4]
 800e3e0:	2b03      	cmp	r3, #3
 800e3e2:	d941      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e3e4:	2800      	cmp	r0, #0
 800e3e6:	d04c      	beq.n	800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e3e8:	6961      	ldr	r1, [r4, #20]
 800e3ea:	4630      	mov	r0, r6
 800e3ec:	f005 fae6 	bl	80139bc <ucdr_serialize_string>
 800e3f0:	6863      	ldr	r3, [r4, #4]
 800e3f2:	2b04      	cmp	r3, #4
 800e3f4:	d938      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e3f6:	2800      	cmp	r0, #0
 800e3f8:	d043      	beq.n	800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e3fa:	69a1      	ldr	r1, [r4, #24]
 800e3fc:	4630      	mov	r0, r6
 800e3fe:	f005 fadd 	bl	80139bc <ucdr_serialize_string>
 800e402:	6863      	ldr	r3, [r4, #4]
 800e404:	2b05      	cmp	r3, #5
 800e406:	d92f      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e408:	2800      	cmp	r0, #0
 800e40a:	d03a      	beq.n	800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e40c:	69e1      	ldr	r1, [r4, #28]
 800e40e:	4630      	mov	r0, r6
 800e410:	f005 fad4 	bl	80139bc <ucdr_serialize_string>
 800e414:	6863      	ldr	r3, [r4, #4]
 800e416:	2b06      	cmp	r3, #6
 800e418:	d926      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e41a:	b390      	cbz	r0, 800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e41c:	6a21      	ldr	r1, [r4, #32]
 800e41e:	4630      	mov	r0, r6
 800e420:	f005 facc 	bl	80139bc <ucdr_serialize_string>
 800e424:	6863      	ldr	r3, [r4, #4]
 800e426:	2b07      	cmp	r3, #7
 800e428:	d91e      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e42a:	b350      	cbz	r0, 800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e42c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800e42e:	4630      	mov	r0, r6
 800e430:	f005 fac4 	bl	80139bc <ucdr_serialize_string>
 800e434:	6863      	ldr	r3, [r4, #4]
 800e436:	2b08      	cmp	r3, #8
 800e438:	d916      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e43a:	b310      	cbz	r0, 800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e43c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800e43e:	4630      	mov	r0, r6
 800e440:	f005 fabc 	bl	80139bc <ucdr_serialize_string>
 800e444:	6863      	ldr	r3, [r4, #4]
 800e446:	2b09      	cmp	r3, #9
 800e448:	d90e      	bls.n	800e468 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 800e44a:	b1d0      	cbz	r0, 800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e44c:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 800e450:	2709      	movs	r7, #9
 800e452:	e000      	b.n	800e456 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 800e454:	b1a8      	cbz	r0, 800e482 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 800e456:	f858 1b04 	ldr.w	r1, [r8], #4
 800e45a:	4630      	mov	r0, r6
 800e45c:	f005 faae 	bl	80139bc <ucdr_serialize_string>
 800e460:	6862      	ldr	r2, [r4, #4]
 800e462:	3701      	adds	r7, #1
 800e464:	4297      	cmp	r7, r2
 800e466:	d3f5      	bcc.n	800e454 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 800e468:	4005      	ands	r5, r0
 800e46a:	b2ed      	uxtb	r5, r5
 800e46c:	e78a      	b.n	800e384 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 800e46e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800e470:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800e474:	4630      	mov	r0, r6
 800e476:	f005 fa75 	bl	8013964 <ucdr_serialize_sequence_uint8_t>
 800e47a:	4005      	ands	r5, r0
 800e47c:	4628      	mov	r0, r5
 800e47e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e482:	2500      	movs	r5, #0
 800e484:	e77e      	b.n	800e384 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 800e486:	4028      	ands	r0, r5
 800e488:	b2c5      	uxtb	r5, r0
 800e48a:	e77b      	b.n	800e384 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

0800e48c <uxr_serialize_OBJK_Subscriber_Binary>:
 800e48c:	b570      	push	{r4, r5, r6, lr}
 800e48e:	460d      	mov	r5, r1
 800e490:	7809      	ldrb	r1, [r1, #0]
 800e492:	4606      	mov	r6, r0
 800e494:	f7fa fd94 	bl	8008fc0 <ucdr_serialize_bool>
 800e498:	782b      	ldrb	r3, [r5, #0]
 800e49a:	4604      	mov	r4, r0
 800e49c:	b94b      	cbnz	r3, 800e4b2 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 800e49e:	7a29      	ldrb	r1, [r5, #8]
 800e4a0:	4630      	mov	r0, r6
 800e4a2:	f7fa fd8d 	bl	8008fc0 <ucdr_serialize_bool>
 800e4a6:	7a2b      	ldrb	r3, [r5, #8]
 800e4a8:	4004      	ands	r4, r0
 800e4aa:	b2e4      	uxtb	r4, r4
 800e4ac:	b943      	cbnz	r3, 800e4c0 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 800e4ae:	4620      	mov	r0, r4
 800e4b0:	bd70      	pop	{r4, r5, r6, pc}
 800e4b2:	6869      	ldr	r1, [r5, #4]
 800e4b4:	4630      	mov	r0, r6
 800e4b6:	f005 fa81 	bl	80139bc <ucdr_serialize_string>
 800e4ba:	4004      	ands	r4, r0
 800e4bc:	b2e4      	uxtb	r4, r4
 800e4be:	e7ee      	b.n	800e49e <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 800e4c0:	f105 010c 	add.w	r1, r5, #12
 800e4c4:	4630      	mov	r0, r6
 800e4c6:	f7ff ff53 	bl	800e370 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 800e4ca:	4004      	ands	r4, r0
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	bd70      	pop	{r4, r5, r6, pc}

0800e4d0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 800e4d0:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 800e4d4:	4688      	mov	r8, r1
 800e4d6:	8809      	ldrh	r1, [r1, #0]
 800e4d8:	4681      	mov	r9, r0
 800e4da:	f7fa fdcb 	bl	8009074 <ucdr_serialize_uint16_t>
 800e4de:	f898 1002 	ldrb.w	r1, [r8, #2]
 800e4e2:	4606      	mov	r6, r0
 800e4e4:	4648      	mov	r0, r9
 800e4e6:	f7fa fd6b 	bl	8008fc0 <ucdr_serialize_bool>
 800e4ea:	f898 3002 	ldrb.w	r3, [r8, #2]
 800e4ee:	4006      	ands	r6, r0
 800e4f0:	b2f5      	uxtb	r5, r6
 800e4f2:	b9eb      	cbnz	r3, 800e530 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 800e4f4:	f898 1006 	ldrb.w	r1, [r8, #6]
 800e4f8:	4648      	mov	r0, r9
 800e4fa:	f7fa fd61 	bl	8008fc0 <ucdr_serialize_bool>
 800e4fe:	f898 3006 	ldrb.w	r3, [r8, #6]
 800e502:	4005      	ands	r5, r0
 800e504:	bb7b      	cbnz	r3, 800e566 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 800e506:	f898 100c 	ldrb.w	r1, [r8, #12]
 800e50a:	4648      	mov	r0, r9
 800e50c:	f7fa fd58 	bl	8008fc0 <ucdr_serialize_bool>
 800e510:	f898 300c 	ldrb.w	r3, [r8, #12]
 800e514:	4005      	ands	r5, r0
 800e516:	b9f3      	cbnz	r3, 800e556 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 800e518:	f898 1014 	ldrb.w	r1, [r8, #20]
 800e51c:	4648      	mov	r0, r9
 800e51e:	f7fa fd4f 	bl	8008fc0 <ucdr_serialize_bool>
 800e522:	f898 3014 	ldrb.w	r3, [r8, #20]
 800e526:	4005      	ands	r5, r0
 800e528:	b94b      	cbnz	r3, 800e53e <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 800e52a:	4628      	mov	r0, r5
 800e52c:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 800e530:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 800e534:	4648      	mov	r0, r9
 800e536:	f7fa fd9d 	bl	8009074 <ucdr_serialize_uint16_t>
 800e53a:	4005      	ands	r5, r0
 800e53c:	e7da      	b.n	800e4f4 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 800e53e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 800e542:	f108 011c 	add.w	r1, r8, #28
 800e546:	4648      	mov	r0, r9
 800e548:	f005 fa0c 	bl	8013964 <ucdr_serialize_sequence_uint8_t>
 800e54c:	4028      	ands	r0, r5
 800e54e:	b2c5      	uxtb	r5, r0
 800e550:	4628      	mov	r0, r5
 800e552:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 800e556:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e55a:	4648      	mov	r0, r9
 800e55c:	f7fa ff74 	bl	8009448 <ucdr_serialize_uint32_t>
 800e560:	4028      	ands	r0, r5
 800e562:	b2c5      	uxtb	r5, r0
 800e564:	e7d8      	b.n	800e518 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 800e566:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800e56a:	4648      	mov	r0, r9
 800e56c:	f7fa ff6c 	bl	8009448 <ucdr_serialize_uint32_t>
 800e570:	4028      	ands	r0, r5
 800e572:	b2c5      	uxtb	r5, r0
 800e574:	e7c7      	b.n	800e506 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 800e576:	bf00      	nop

0800e578 <uxr_serialize_OBJK_DataReader_Binary>:
 800e578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e57a:	2202      	movs	r2, #2
 800e57c:	460c      	mov	r4, r1
 800e57e:	4606      	mov	r6, r0
 800e580:	f005 f8fc 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e584:	78a1      	ldrb	r1, [r4, #2]
 800e586:	4605      	mov	r5, r0
 800e588:	4630      	mov	r0, r6
 800e58a:	f7fa fd19 	bl	8008fc0 <ucdr_serialize_bool>
 800e58e:	78a3      	ldrb	r3, [r4, #2]
 800e590:	4005      	ands	r5, r0
 800e592:	b2ed      	uxtb	r5, r5
 800e594:	b90b      	cbnz	r3, 800e59a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 800e596:	4628      	mov	r0, r5
 800e598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e59a:	f104 0108 	add.w	r1, r4, #8
 800e59e:	4630      	mov	r0, r6
 800e5a0:	f7ff ff96 	bl	800e4d0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 800e5a4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 800e5a8:	4607      	mov	r7, r0
 800e5aa:	4630      	mov	r0, r6
 800e5ac:	f7fa fd08 	bl	8008fc0 <ucdr_serialize_bool>
 800e5b0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 800e5b4:	4038      	ands	r0, r7
 800e5b6:	b2c7      	uxtb	r7, r0
 800e5b8:	b95b      	cbnz	r3, 800e5d2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 800e5ba:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 800e5be:	4630      	mov	r0, r6
 800e5c0:	f7fa fcfe 	bl	8008fc0 <ucdr_serialize_bool>
 800e5c4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 800e5c8:	4007      	ands	r7, r0
 800e5ca:	b94b      	cbnz	r3, 800e5e0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 800e5cc:	403d      	ands	r5, r7
 800e5ce:	4628      	mov	r0, r5
 800e5d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5d2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 800e5d6:	4630      	mov	r0, r6
 800e5d8:	f7fb f98c 	bl	80098f4 <ucdr_serialize_uint64_t>
 800e5dc:	4007      	ands	r7, r0
 800e5de:	e7ec      	b.n	800e5ba <uxr_serialize_OBJK_DataReader_Binary+0x42>
 800e5e0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800e5e2:	4630      	mov	r0, r6
 800e5e4:	f005 f9ea 	bl	80139bc <ucdr_serialize_string>
 800e5e8:	4007      	ands	r7, r0
 800e5ea:	b2ff      	uxtb	r7, r7
 800e5ec:	e7ee      	b.n	800e5cc <uxr_serialize_OBJK_DataReader_Binary+0x54>
 800e5ee:	bf00      	nop

0800e5f0 <uxr_serialize_OBJK_DataWriter_Binary>:
 800e5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5f2:	2202      	movs	r2, #2
 800e5f4:	460d      	mov	r5, r1
 800e5f6:	4606      	mov	r6, r0
 800e5f8:	f005 f8c0 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e5fc:	78a9      	ldrb	r1, [r5, #2]
 800e5fe:	4604      	mov	r4, r0
 800e600:	4630      	mov	r0, r6
 800e602:	f7fa fcdd 	bl	8008fc0 <ucdr_serialize_bool>
 800e606:	78ab      	ldrb	r3, [r5, #2]
 800e608:	4004      	ands	r4, r0
 800e60a:	b2e4      	uxtb	r4, r4
 800e60c:	b90b      	cbnz	r3, 800e612 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 800e60e:	4620      	mov	r0, r4
 800e610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e612:	f105 0108 	add.w	r1, r5, #8
 800e616:	4630      	mov	r0, r6
 800e618:	f7ff ff5a 	bl	800e4d0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 800e61c:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 800e620:	4607      	mov	r7, r0
 800e622:	4630      	mov	r0, r6
 800e624:	f7fa fccc 	bl	8008fc0 <ucdr_serialize_bool>
 800e628:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 800e62c:	4038      	ands	r0, r7
 800e62e:	b2c7      	uxtb	r7, r0
 800e630:	b913      	cbnz	r3, 800e638 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 800e632:	403c      	ands	r4, r7
 800e634:	4620      	mov	r0, r4
 800e636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e638:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 800e63c:	4630      	mov	r0, r6
 800e63e:	f7fb f959 	bl	80098f4 <ucdr_serialize_uint64_t>
 800e642:	4007      	ands	r7, r0
 800e644:	e7f5      	b.n	800e632 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 800e646:	bf00      	nop

0800e648 <uxr_deserialize_ObjectVariant>:
 800e648:	b570      	push	{r4, r5, r6, lr}
 800e64a:	4605      	mov	r5, r0
 800e64c:	460e      	mov	r6, r1
 800e64e:	f7fa fcfb 	bl	8009048 <ucdr_deserialize_uint8_t>
 800e652:	b168      	cbz	r0, 800e670 <uxr_deserialize_ObjectVariant+0x28>
 800e654:	7833      	ldrb	r3, [r6, #0]
 800e656:	3b01      	subs	r3, #1
 800e658:	4604      	mov	r4, r0
 800e65a:	2b0d      	cmp	r3, #13
 800e65c:	d809      	bhi.n	800e672 <uxr_deserialize_ObjectVariant+0x2a>
 800e65e:	e8df f003 	tbb	[pc, r3]
 800e662:	0a41      	.short	0x0a41
 800e664:	0a0a2323 	.word	0x0a0a2323
 800e668:	10080a0a 	.word	0x10080a0a
 800e66c:	565c1010 	.word	0x565c1010
 800e670:	2400      	movs	r4, #0
 800e672:	4620      	mov	r0, r4
 800e674:	bd70      	pop	{r4, r5, r6, pc}
 800e676:	1d31      	adds	r1, r6, #4
 800e678:	4628      	mov	r0, r5
 800e67a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e67e:	f7ff bd55 	b.w	800e12c <uxr_deserialize_DATAWRITER_Representation>
 800e682:	1d31      	adds	r1, r6, #4
 800e684:	4628      	mov	r0, r5
 800e686:	f7fa fcdf 	bl	8009048 <ucdr_deserialize_uint8_t>
 800e68a:	2800      	cmp	r0, #0
 800e68c:	d0f0      	beq.n	800e670 <uxr_deserialize_ObjectVariant+0x28>
 800e68e:	7933      	ldrb	r3, [r6, #4]
 800e690:	2b01      	cmp	r3, #1
 800e692:	d001      	beq.n	800e698 <uxr_deserialize_ObjectVariant+0x50>
 800e694:	2b02      	cmp	r3, #2
 800e696:	d1ec      	bne.n	800e672 <uxr_deserialize_ObjectVariant+0x2a>
 800e698:	68b1      	ldr	r1, [r6, #8]
 800e69a:	4628      	mov	r0, r5
 800e69c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e6a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e6a4:	f005 b99a 	b.w	80139dc <ucdr_deserialize_string>
 800e6a8:	1d31      	adds	r1, r6, #4
 800e6aa:	4628      	mov	r0, r5
 800e6ac:	f7fa fccc 	bl	8009048 <ucdr_deserialize_uint8_t>
 800e6b0:	4604      	mov	r4, r0
 800e6b2:	b170      	cbz	r0, 800e6d2 <uxr_deserialize_ObjectVariant+0x8a>
 800e6b4:	7933      	ldrb	r3, [r6, #4]
 800e6b6:	2b02      	cmp	r3, #2
 800e6b8:	d04c      	beq.n	800e754 <uxr_deserialize_ObjectVariant+0x10c>
 800e6ba:	2b03      	cmp	r3, #3
 800e6bc:	d109      	bne.n	800e6d2 <uxr_deserialize_ObjectVariant+0x8a>
 800e6be:	f106 0308 	add.w	r3, r6, #8
 800e6c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e6c6:	f106 010c 	add.w	r1, r6, #12
 800e6ca:	4628      	mov	r0, r5
 800e6cc:	f005 f95c 	bl	8013988 <ucdr_deserialize_sequence_uint8_t>
 800e6d0:	4604      	mov	r4, r0
 800e6d2:	2202      	movs	r2, #2
 800e6d4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 800e6d8:	4628      	mov	r0, r5
 800e6da:	f005 f8b3 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e6de:	4020      	ands	r0, r4
 800e6e0:	b2c4      	uxtb	r4, r0
 800e6e2:	e7c6      	b.n	800e672 <uxr_deserialize_ObjectVariant+0x2a>
 800e6e4:	1d31      	adds	r1, r6, #4
 800e6e6:	4628      	mov	r0, r5
 800e6e8:	f7fa fcae 	bl	8009048 <ucdr_deserialize_uint8_t>
 800e6ec:	4604      	mov	r4, r0
 800e6ee:	b130      	cbz	r0, 800e6fe <uxr_deserialize_ObjectVariant+0xb6>
 800e6f0:	7933      	ldrb	r3, [r6, #4]
 800e6f2:	2b02      	cmp	r3, #2
 800e6f4:	d036      	beq.n	800e764 <uxr_deserialize_ObjectVariant+0x11c>
 800e6f6:	2b03      	cmp	r3, #3
 800e6f8:	d03c      	beq.n	800e774 <uxr_deserialize_ObjectVariant+0x12c>
 800e6fa:	2b01      	cmp	r3, #1
 800e6fc:	d032      	beq.n	800e764 <uxr_deserialize_ObjectVariant+0x11c>
 800e6fe:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 800e702:	4628      	mov	r0, r5
 800e704:	f7fb fa46 	bl	8009b94 <ucdr_deserialize_int16_t>
 800e708:	4020      	ands	r0, r4
 800e70a:	b2c4      	uxtb	r4, r0
 800e70c:	e7b1      	b.n	800e672 <uxr_deserialize_ObjectVariant+0x2a>
 800e70e:	1d31      	adds	r1, r6, #4
 800e710:	4628      	mov	r0, r5
 800e712:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e716:	f7ff bbbf 	b.w	800de98 <uxr_deserialize_CLIENT_Representation>
 800e71a:	2204      	movs	r2, #4
 800e71c:	18b1      	adds	r1, r6, r2
 800e71e:	4628      	mov	r0, r5
 800e720:	f005 f890 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e724:	2202      	movs	r2, #2
 800e726:	f106 0108 	add.w	r1, r6, #8
 800e72a:	4604      	mov	r4, r0
 800e72c:	4628      	mov	r0, r5
 800e72e:	f005 f889 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e732:	2202      	movs	r2, #2
 800e734:	4004      	ands	r4, r0
 800e736:	f106 010a 	add.w	r1, r6, #10
 800e73a:	4628      	mov	r0, r5
 800e73c:	f005 f882 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e740:	b2e4      	uxtb	r4, r4
 800e742:	4603      	mov	r3, r0
 800e744:	f106 010c 	add.w	r1, r6, #12
 800e748:	4628      	mov	r0, r5
 800e74a:	401c      	ands	r4, r3
 800e74c:	f7fa fc4e 	bl	8008fec <ucdr_deserialize_bool>
 800e750:	4004      	ands	r4, r0
 800e752:	e78e      	b.n	800e672 <uxr_deserialize_ObjectVariant+0x2a>
 800e754:	68b1      	ldr	r1, [r6, #8]
 800e756:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e75a:	4628      	mov	r0, r5
 800e75c:	f005 f93e 	bl	80139dc <ucdr_deserialize_string>
 800e760:	4604      	mov	r4, r0
 800e762:	e7b6      	b.n	800e6d2 <uxr_deserialize_ObjectVariant+0x8a>
 800e764:	68b1      	ldr	r1, [r6, #8]
 800e766:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e76a:	4628      	mov	r0, r5
 800e76c:	f005 f936 	bl	80139dc <ucdr_deserialize_string>
 800e770:	4604      	mov	r4, r0
 800e772:	e7c4      	b.n	800e6fe <uxr_deserialize_ObjectVariant+0xb6>
 800e774:	f106 0308 	add.w	r3, r6, #8
 800e778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e77c:	f106 010c 	add.w	r1, r6, #12
 800e780:	4628      	mov	r0, r5
 800e782:	f005 f901 	bl	8013988 <ucdr_deserialize_sequence_uint8_t>
 800e786:	4604      	mov	r4, r0
 800e788:	e7b9      	b.n	800e6fe <uxr_deserialize_ObjectVariant+0xb6>
 800e78a:	bf00      	nop

0800e78c <uxr_deserialize_BaseObjectRequest>:
 800e78c:	b570      	push	{r4, r5, r6, lr}
 800e78e:	2202      	movs	r2, #2
 800e790:	4605      	mov	r5, r0
 800e792:	460e      	mov	r6, r1
 800e794:	f005 f856 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e798:	2202      	movs	r2, #2
 800e79a:	4604      	mov	r4, r0
 800e79c:	18b1      	adds	r1, r6, r2
 800e79e:	4628      	mov	r0, r5
 800e7a0:	f005 f850 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e7a4:	4020      	ands	r0, r4
 800e7a6:	b2c0      	uxtb	r0, r0
 800e7a8:	bd70      	pop	{r4, r5, r6, pc}
 800e7aa:	bf00      	nop

0800e7ac <uxr_serialize_ActivityInfoVariant>:
 800e7ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7b0:	460d      	mov	r5, r1
 800e7b2:	7809      	ldrb	r1, [r1, #0]
 800e7b4:	4607      	mov	r7, r0
 800e7b6:	f7fa fc31 	bl	800901c <ucdr_serialize_uint8_t>
 800e7ba:	4681      	mov	r9, r0
 800e7bc:	b138      	cbz	r0, 800e7ce <uxr_serialize_ActivityInfoVariant+0x22>
 800e7be:	782b      	ldrb	r3, [r5, #0]
 800e7c0:	2b06      	cmp	r3, #6
 800e7c2:	f000 8082 	beq.w	800e8ca <uxr_serialize_ActivityInfoVariant+0x11e>
 800e7c6:	2b0d      	cmp	r3, #13
 800e7c8:	d016      	beq.n	800e7f8 <uxr_serialize_ActivityInfoVariant+0x4c>
 800e7ca:	2b05      	cmp	r3, #5
 800e7cc:	d002      	beq.n	800e7d4 <uxr_serialize_ActivityInfoVariant+0x28>
 800e7ce:	4648      	mov	r0, r9
 800e7d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7d4:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800e7d8:	4638      	mov	r0, r7
 800e7da:	f7fb f95b 	bl	8009a94 <ucdr_serialize_int16_t>
 800e7de:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 800e7e2:	4681      	mov	r9, r0
 800e7e4:	4638      	mov	r0, r7
 800e7e6:	f7fb f885 	bl	80098f4 <ucdr_serialize_uint64_t>
 800e7ea:	ea09 0000 	and.w	r0, r9, r0
 800e7ee:	fa5f f980 	uxtb.w	r9, r0
 800e7f2:	4648      	mov	r0, r9
 800e7f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7f8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800e7fc:	4638      	mov	r0, r7
 800e7fe:	f7fb f949 	bl	8009a94 <ucdr_serialize_int16_t>
 800e802:	68e9      	ldr	r1, [r5, #12]
 800e804:	4681      	mov	r9, r0
 800e806:	4638      	mov	r0, r7
 800e808:	f7fa fe1e 	bl	8009448 <ucdr_serialize_uint32_t>
 800e80c:	68eb      	ldr	r3, [r5, #12]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d0eb      	beq.n	800e7ea <uxr_serialize_ActivityInfoVariant+0x3e>
 800e812:	b320      	cbz	r0, 800e85e <uxr_serialize_ActivityInfoVariant+0xb2>
 800e814:	f105 080c 	add.w	r8, r5, #12
 800e818:	2600      	movs	r6, #0
 800e81a:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 800e81e:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 800e822:	f89a 1010 	ldrb.w	r1, [sl, #16]
 800e826:	4638      	mov	r0, r7
 800e828:	f7fa fbf8 	bl	800901c <ucdr_serialize_uint8_t>
 800e82c:	2800      	cmp	r0, #0
 800e82e:	d053      	beq.n	800e8d8 <uxr_serialize_ActivityInfoVariant+0x12c>
 800e830:	f89a 3010 	ldrb.w	r3, [sl, #16]
 800e834:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 800e838:	0074      	lsls	r4, r6, #1
 800e83a:	00c9      	lsls	r1, r1, #3
 800e83c:	2b03      	cmp	r3, #3
 800e83e:	d854      	bhi.n	800e8ea <uxr_serialize_ActivityInfoVariant+0x13e>
 800e840:	e8df f003 	tbb	[pc, r3]
 800e844:	02102132 	.word	0x02102132
 800e848:	4441      	add	r1, r8
 800e84a:	4638      	mov	r0, r7
 800e84c:	6889      	ldr	r1, [r1, #8]
 800e84e:	f005 f8b5 	bl	80139bc <ucdr_serialize_string>
 800e852:	68ea      	ldr	r2, [r5, #12]
 800e854:	3601      	adds	r6, #1
 800e856:	4296      	cmp	r6, r2
 800e858:	d242      	bcs.n	800e8e0 <uxr_serialize_ActivityInfoVariant+0x134>
 800e85a:	2800      	cmp	r0, #0
 800e85c:	d1dd      	bne.n	800e81a <uxr_serialize_ActivityInfoVariant+0x6e>
 800e85e:	f04f 0900 	mov.w	r9, #0
 800e862:	e7b4      	b.n	800e7ce <uxr_serialize_ActivityInfoVariant+0x22>
 800e864:	3108      	adds	r1, #8
 800e866:	4441      	add	r1, r8
 800e868:	2210      	movs	r2, #16
 800e86a:	4638      	mov	r0, r7
 800e86c:	f004 ff86 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e870:	4434      	add	r4, r6
 800e872:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800e876:	4604      	mov	r4, r0
 800e878:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800e87a:	4638      	mov	r0, r7
 800e87c:	f7fa fde4 	bl	8009448 <ucdr_serialize_uint32_t>
 800e880:	4020      	ands	r0, r4
 800e882:	b2c0      	uxtb	r0, r0
 800e884:	e7e5      	b.n	800e852 <uxr_serialize_ActivityInfoVariant+0xa6>
 800e886:	3108      	adds	r1, #8
 800e888:	4441      	add	r1, r8
 800e88a:	2204      	movs	r2, #4
 800e88c:	4638      	mov	r0, r7
 800e88e:	f004 ff75 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e892:	4434      	add	r4, r6
 800e894:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800e898:	4604      	mov	r4, r0
 800e89a:	8b19      	ldrh	r1, [r3, #24]
 800e89c:	4638      	mov	r0, r7
 800e89e:	f7fa fbe9 	bl	8009074 <ucdr_serialize_uint16_t>
 800e8a2:	4020      	ands	r0, r4
 800e8a4:	b2c0      	uxtb	r0, r0
 800e8a6:	e7d4      	b.n	800e852 <uxr_serialize_ActivityInfoVariant+0xa6>
 800e8a8:	3108      	adds	r1, #8
 800e8aa:	4441      	add	r1, r8
 800e8ac:	2202      	movs	r2, #2
 800e8ae:	4638      	mov	r0, r7
 800e8b0:	f004 ff64 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e8b4:	4434      	add	r4, r6
 800e8b6:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 800e8ba:	4604      	mov	r4, r0
 800e8bc:	7d99      	ldrb	r1, [r3, #22]
 800e8be:	4638      	mov	r0, r7
 800e8c0:	f7fa fbac 	bl	800901c <ucdr_serialize_uint8_t>
 800e8c4:	4020      	ands	r0, r4
 800e8c6:	b2c0      	uxtb	r0, r0
 800e8c8:	e7c3      	b.n	800e852 <uxr_serialize_ActivityInfoVariant+0xa6>
 800e8ca:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 800e8ce:	4638      	mov	r0, r7
 800e8d0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8d4:	f7fb b8de 	b.w	8009a94 <ucdr_serialize_int16_t>
 800e8d8:	68ea      	ldr	r2, [r5, #12]
 800e8da:	3601      	adds	r6, #1
 800e8dc:	42b2      	cmp	r2, r6
 800e8de:	d8be      	bhi.n	800e85e <uxr_serialize_ActivityInfoVariant+0xb2>
 800e8e0:	ea09 0900 	and.w	r9, r9, r0
 800e8e4:	fa5f f989 	uxtb.w	r9, r9
 800e8e8:	e771      	b.n	800e7ce <uxr_serialize_ActivityInfoVariant+0x22>
 800e8ea:	68eb      	ldr	r3, [r5, #12]
 800e8ec:	3601      	adds	r6, #1
 800e8ee:	429e      	cmp	r6, r3
 800e8f0:	f10a 0a18 	add.w	sl, sl, #24
 800e8f4:	d395      	bcc.n	800e822 <uxr_serialize_ActivityInfoVariant+0x76>
 800e8f6:	e76a      	b.n	800e7ce <uxr_serialize_ActivityInfoVariant+0x22>

0800e8f8 <uxr_deserialize_BaseObjectReply>:
 800e8f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8fc:	2202      	movs	r2, #2
 800e8fe:	4606      	mov	r6, r0
 800e900:	460f      	mov	r7, r1
 800e902:	f004 ff9f 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e906:	2202      	movs	r2, #2
 800e908:	18b9      	adds	r1, r7, r2
 800e90a:	4605      	mov	r5, r0
 800e90c:	4630      	mov	r0, r6
 800e90e:	f004 ff99 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800e912:	1d39      	adds	r1, r7, #4
 800e914:	4680      	mov	r8, r0
 800e916:	4630      	mov	r0, r6
 800e918:	f7fa fb96 	bl	8009048 <ucdr_deserialize_uint8_t>
 800e91c:	1d79      	adds	r1, r7, #5
 800e91e:	4604      	mov	r4, r0
 800e920:	4630      	mov	r0, r6
 800e922:	f7fa fb91 	bl	8009048 <ucdr_deserialize_uint8_t>
 800e926:	ea05 0508 	and.w	r5, r5, r8
 800e92a:	402c      	ands	r4, r5
 800e92c:	4020      	ands	r0, r4
 800e92e:	b2c0      	uxtb	r0, r0
 800e930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e934 <uxr_serialize_ReadSpecification>:
 800e934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e938:	460e      	mov	r6, r1
 800e93a:	7809      	ldrb	r1, [r1, #0]
 800e93c:	4607      	mov	r7, r0
 800e93e:	f7fa fb6d 	bl	800901c <ucdr_serialize_uint8_t>
 800e942:	7871      	ldrb	r1, [r6, #1]
 800e944:	4604      	mov	r4, r0
 800e946:	4638      	mov	r0, r7
 800e948:	f7fa fb68 	bl	800901c <ucdr_serialize_uint8_t>
 800e94c:	78b1      	ldrb	r1, [r6, #2]
 800e94e:	4004      	ands	r4, r0
 800e950:	4638      	mov	r0, r7
 800e952:	f7fa fb35 	bl	8008fc0 <ucdr_serialize_bool>
 800e956:	78b3      	ldrb	r3, [r6, #2]
 800e958:	b2e4      	uxtb	r4, r4
 800e95a:	4004      	ands	r4, r0
 800e95c:	b94b      	cbnz	r3, 800e972 <uxr_serialize_ReadSpecification+0x3e>
 800e95e:	7a31      	ldrb	r1, [r6, #8]
 800e960:	4638      	mov	r0, r7
 800e962:	f7fa fb2d 	bl	8008fc0 <ucdr_serialize_bool>
 800e966:	7a33      	ldrb	r3, [r6, #8]
 800e968:	4004      	ands	r4, r0
 800e96a:	b943      	cbnz	r3, 800e97e <uxr_serialize_ReadSpecification+0x4a>
 800e96c:	4620      	mov	r0, r4
 800e96e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e972:	6871      	ldr	r1, [r6, #4]
 800e974:	4638      	mov	r0, r7
 800e976:	f005 f821 	bl	80139bc <ucdr_serialize_string>
 800e97a:	4004      	ands	r4, r0
 800e97c:	e7ef      	b.n	800e95e <uxr_serialize_ReadSpecification+0x2a>
 800e97e:	8971      	ldrh	r1, [r6, #10]
 800e980:	4638      	mov	r0, r7
 800e982:	f7fa fb77 	bl	8009074 <ucdr_serialize_uint16_t>
 800e986:	89b1      	ldrh	r1, [r6, #12]
 800e988:	4605      	mov	r5, r0
 800e98a:	4638      	mov	r0, r7
 800e98c:	f7fa fb72 	bl	8009074 <ucdr_serialize_uint16_t>
 800e990:	89f1      	ldrh	r1, [r6, #14]
 800e992:	4005      	ands	r5, r0
 800e994:	4638      	mov	r0, r7
 800e996:	f7fa fb6d 	bl	8009074 <ucdr_serialize_uint16_t>
 800e99a:	8a31      	ldrh	r1, [r6, #16]
 800e99c:	4680      	mov	r8, r0
 800e99e:	4638      	mov	r0, r7
 800e9a0:	f7fa fb68 	bl	8009074 <ucdr_serialize_uint16_t>
 800e9a4:	b2ed      	uxtb	r5, r5
 800e9a6:	4025      	ands	r5, r4
 800e9a8:	ea08 0505 	and.w	r5, r8, r5
 800e9ac:	ea00 0405 	and.w	r4, r0, r5
 800e9b0:	4620      	mov	r0, r4
 800e9b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9b6:	bf00      	nop

0800e9b8 <uxr_serialize_CREATE_CLIENT_Payload>:
 800e9b8:	f7ff ba16 	b.w	800dde8 <uxr_serialize_CLIENT_Representation>

0800e9bc <uxr_serialize_CREATE_Payload>:
 800e9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9be:	2202      	movs	r2, #2
 800e9c0:	4607      	mov	r7, r0
 800e9c2:	460e      	mov	r6, r1
 800e9c4:	f004 feda 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e9c8:	2202      	movs	r2, #2
 800e9ca:	18b1      	adds	r1, r6, r2
 800e9cc:	4605      	mov	r5, r0
 800e9ce:	4638      	mov	r0, r7
 800e9d0:	f004 fed4 	bl	801377c <ucdr_serialize_array_uint8_t>
 800e9d4:	7931      	ldrb	r1, [r6, #4]
 800e9d6:	4604      	mov	r4, r0
 800e9d8:	4638      	mov	r0, r7
 800e9da:	f7fa fb1f 	bl	800901c <ucdr_serialize_uint8_t>
 800e9de:	b170      	cbz	r0, 800e9fe <uxr_serialize_CREATE_Payload+0x42>
 800e9e0:	7933      	ldrb	r3, [r6, #4]
 800e9e2:	402c      	ands	r4, r5
 800e9e4:	3b01      	subs	r3, #1
 800e9e6:	b2e4      	uxtb	r4, r4
 800e9e8:	2b0d      	cmp	r3, #13
 800e9ea:	d809      	bhi.n	800ea00 <uxr_serialize_CREATE_Payload+0x44>
 800e9ec:	e8df f003 	tbb	[pc, r3]
 800e9f0:	23230a4c 	.word	0x23230a4c
 800e9f4:	0a0a0a0a 	.word	0x0a0a0a0a
 800e9f8:	12121208 	.word	0x12121208
 800e9fc:	3e45      	.short	0x3e45
 800e9fe:	2400      	movs	r4, #0
 800ea00:	4620      	mov	r0, r4
 800ea02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea04:	f106 0108 	add.w	r1, r6, #8
 800ea08:	4638      	mov	r0, r7
 800ea0a:	f7ff faf3 	bl	800dff4 <uxr_serialize_DATAWRITER_Representation>
 800ea0e:	4004      	ands	r4, r0
 800ea10:	4620      	mov	r0, r4
 800ea12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea14:	7a31      	ldrb	r1, [r6, #8]
 800ea16:	4638      	mov	r0, r7
 800ea18:	f7fa fb00 	bl	800901c <ucdr_serialize_uint8_t>
 800ea1c:	2800      	cmp	r0, #0
 800ea1e:	d0ee      	beq.n	800e9fe <uxr_serialize_CREATE_Payload+0x42>
 800ea20:	7a33      	ldrb	r3, [r6, #8]
 800ea22:	2b01      	cmp	r3, #1
 800ea24:	d001      	beq.n	800ea2a <uxr_serialize_CREATE_Payload+0x6e>
 800ea26:	2b02      	cmp	r3, #2
 800ea28:	d1ea      	bne.n	800ea00 <uxr_serialize_CREATE_Payload+0x44>
 800ea2a:	68f1      	ldr	r1, [r6, #12]
 800ea2c:	4638      	mov	r0, r7
 800ea2e:	f004 ffc5 	bl	80139bc <ucdr_serialize_string>
 800ea32:	4004      	ands	r4, r0
 800ea34:	e7e4      	b.n	800ea00 <uxr_serialize_CREATE_Payload+0x44>
 800ea36:	7a31      	ldrb	r1, [r6, #8]
 800ea38:	4638      	mov	r0, r7
 800ea3a:	f7fa faef 	bl	800901c <ucdr_serialize_uint8_t>
 800ea3e:	4605      	mov	r5, r0
 800ea40:	b158      	cbz	r0, 800ea5a <uxr_serialize_CREATE_Payload+0x9e>
 800ea42:	7a33      	ldrb	r3, [r6, #8]
 800ea44:	2b02      	cmp	r3, #2
 800ea46:	d034      	beq.n	800eab2 <uxr_serialize_CREATE_Payload+0xf6>
 800ea48:	2b03      	cmp	r3, #3
 800ea4a:	d106      	bne.n	800ea5a <uxr_serialize_CREATE_Payload+0x9e>
 800ea4c:	68f2      	ldr	r2, [r6, #12]
 800ea4e:	f106 0110 	add.w	r1, r6, #16
 800ea52:	4638      	mov	r0, r7
 800ea54:	f004 ff86 	bl	8013964 <ucdr_serialize_sequence_uint8_t>
 800ea58:	4605      	mov	r5, r0
 800ea5a:	2202      	movs	r2, #2
 800ea5c:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 800ea60:	4638      	mov	r0, r7
 800ea62:	f004 fe8b 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ea66:	4028      	ands	r0, r5
 800ea68:	4004      	ands	r4, r0
 800ea6a:	e7c9      	b.n	800ea00 <uxr_serialize_CREATE_Payload+0x44>
 800ea6c:	f106 0108 	add.w	r1, r6, #8
 800ea70:	4638      	mov	r0, r7
 800ea72:	f7ff f9b9 	bl	800dde8 <uxr_serialize_CLIENT_Representation>
 800ea76:	4004      	ands	r4, r0
 800ea78:	e7c2      	b.n	800ea00 <uxr_serialize_CREATE_Payload+0x44>
 800ea7a:	f106 0108 	add.w	r1, r6, #8
 800ea7e:	4638      	mov	r0, r7
 800ea80:	f7ff fa6e 	bl	800df60 <uxr_serialize_AGENT_Representation>
 800ea84:	4004      	ands	r4, r0
 800ea86:	e7bb      	b.n	800ea00 <uxr_serialize_CREATE_Payload+0x44>
 800ea88:	7a31      	ldrb	r1, [r6, #8]
 800ea8a:	4638      	mov	r0, r7
 800ea8c:	f7fa fac6 	bl	800901c <ucdr_serialize_uint8_t>
 800ea90:	4605      	mov	r5, r0
 800ea92:	b130      	cbz	r0, 800eaa2 <uxr_serialize_CREATE_Payload+0xe6>
 800ea94:	7a33      	ldrb	r3, [r6, #8]
 800ea96:	2b02      	cmp	r3, #2
 800ea98:	d011      	beq.n	800eabe <uxr_serialize_CREATE_Payload+0x102>
 800ea9a:	2b03      	cmp	r3, #3
 800ea9c:	d015      	beq.n	800eaca <uxr_serialize_CREATE_Payload+0x10e>
 800ea9e:	2b01      	cmp	r3, #1
 800eaa0:	d00d      	beq.n	800eabe <uxr_serialize_CREATE_Payload+0x102>
 800eaa2:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 800eaa6:	4638      	mov	r0, r7
 800eaa8:	f7fa fff4 	bl	8009a94 <ucdr_serialize_int16_t>
 800eaac:	4028      	ands	r0, r5
 800eaae:	4004      	ands	r4, r0
 800eab0:	e7a6      	b.n	800ea00 <uxr_serialize_CREATE_Payload+0x44>
 800eab2:	68f1      	ldr	r1, [r6, #12]
 800eab4:	4638      	mov	r0, r7
 800eab6:	f004 ff81 	bl	80139bc <ucdr_serialize_string>
 800eaba:	4605      	mov	r5, r0
 800eabc:	e7cd      	b.n	800ea5a <uxr_serialize_CREATE_Payload+0x9e>
 800eabe:	68f1      	ldr	r1, [r6, #12]
 800eac0:	4638      	mov	r0, r7
 800eac2:	f004 ff7b 	bl	80139bc <ucdr_serialize_string>
 800eac6:	4605      	mov	r5, r0
 800eac8:	e7eb      	b.n	800eaa2 <uxr_serialize_CREATE_Payload+0xe6>
 800eaca:	68f2      	ldr	r2, [r6, #12]
 800eacc:	f106 0110 	add.w	r1, r6, #16
 800ead0:	4638      	mov	r0, r7
 800ead2:	f004 ff47 	bl	8013964 <ucdr_serialize_sequence_uint8_t>
 800ead6:	4605      	mov	r5, r0
 800ead8:	e7e3      	b.n	800eaa2 <uxr_serialize_CREATE_Payload+0xe6>
 800eada:	bf00      	nop

0800eadc <uxr_deserialize_GET_INFO_Payload>:
 800eadc:	b570      	push	{r4, r5, r6, lr}
 800eade:	2202      	movs	r2, #2
 800eae0:	4605      	mov	r5, r0
 800eae2:	460e      	mov	r6, r1
 800eae4:	f004 feae 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800eae8:	2202      	movs	r2, #2
 800eaea:	18b1      	adds	r1, r6, r2
 800eaec:	4604      	mov	r4, r0
 800eaee:	4628      	mov	r0, r5
 800eaf0:	f004 fea8 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800eaf4:	1d31      	adds	r1, r6, #4
 800eaf6:	4004      	ands	r4, r0
 800eaf8:	4628      	mov	r0, r5
 800eafa:	f7fa fdd5 	bl	80096a8 <ucdr_deserialize_uint32_t>
 800eafe:	b2e4      	uxtb	r4, r4
 800eb00:	4020      	ands	r0, r4
 800eb02:	bd70      	pop	{r4, r5, r6, pc}

0800eb04 <uxr_serialize_DELETE_Payload>:
 800eb04:	b570      	push	{r4, r5, r6, lr}
 800eb06:	2202      	movs	r2, #2
 800eb08:	4605      	mov	r5, r0
 800eb0a:	460e      	mov	r6, r1
 800eb0c:	f004 fe36 	bl	801377c <ucdr_serialize_array_uint8_t>
 800eb10:	2202      	movs	r2, #2
 800eb12:	4604      	mov	r4, r0
 800eb14:	18b1      	adds	r1, r6, r2
 800eb16:	4628      	mov	r0, r5
 800eb18:	f004 fe30 	bl	801377c <ucdr_serialize_array_uint8_t>
 800eb1c:	4020      	ands	r0, r4
 800eb1e:	b2c0      	uxtb	r0, r0
 800eb20:	bd70      	pop	{r4, r5, r6, pc}
 800eb22:	bf00      	nop

0800eb24 <uxr_deserialize_STATUS_AGENT_Payload>:
 800eb24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb28:	4605      	mov	r5, r0
 800eb2a:	460e      	mov	r6, r1
 800eb2c:	f7fa fa8c 	bl	8009048 <ucdr_deserialize_uint8_t>
 800eb30:	1c71      	adds	r1, r6, #1
 800eb32:	4604      	mov	r4, r0
 800eb34:	4628      	mov	r0, r5
 800eb36:	f7fa fa87 	bl	8009048 <ucdr_deserialize_uint8_t>
 800eb3a:	2204      	movs	r2, #4
 800eb3c:	18b1      	adds	r1, r6, r2
 800eb3e:	4680      	mov	r8, r0
 800eb40:	4628      	mov	r0, r5
 800eb42:	f004 fe7f 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800eb46:	f106 0108 	add.w	r1, r6, #8
 800eb4a:	4607      	mov	r7, r0
 800eb4c:	2202      	movs	r2, #2
 800eb4e:	4628      	mov	r0, r5
 800eb50:	f004 fe78 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800eb54:	ea04 0308 	and.w	r3, r4, r8
 800eb58:	b2db      	uxtb	r3, r3
 800eb5a:	ea03 0407 	and.w	r4, r3, r7
 800eb5e:	2202      	movs	r2, #2
 800eb60:	4607      	mov	r7, r0
 800eb62:	f106 010a 	add.w	r1, r6, #10
 800eb66:	4628      	mov	r0, r5
 800eb68:	f004 fe6c 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800eb6c:	f106 010c 	add.w	r1, r6, #12
 800eb70:	4603      	mov	r3, r0
 800eb72:	4628      	mov	r0, r5
 800eb74:	461d      	mov	r5, r3
 800eb76:	f7fa fa39 	bl	8008fec <ucdr_deserialize_bool>
 800eb7a:	403c      	ands	r4, r7
 800eb7c:	4025      	ands	r5, r4
 800eb7e:	4028      	ands	r0, r5
 800eb80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800eb84 <uxr_deserialize_STATUS_Payload>:
 800eb84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb88:	2202      	movs	r2, #2
 800eb8a:	4606      	mov	r6, r0
 800eb8c:	460f      	mov	r7, r1
 800eb8e:	f004 fe59 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800eb92:	2202      	movs	r2, #2
 800eb94:	18b9      	adds	r1, r7, r2
 800eb96:	4605      	mov	r5, r0
 800eb98:	4630      	mov	r0, r6
 800eb9a:	f004 fe53 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800eb9e:	1d39      	adds	r1, r7, #4
 800eba0:	4680      	mov	r8, r0
 800eba2:	4630      	mov	r0, r6
 800eba4:	f7fa fa50 	bl	8009048 <ucdr_deserialize_uint8_t>
 800eba8:	1d79      	adds	r1, r7, #5
 800ebaa:	4604      	mov	r4, r0
 800ebac:	4630      	mov	r0, r6
 800ebae:	f7fa fa4b 	bl	8009048 <ucdr_deserialize_uint8_t>
 800ebb2:	ea05 0508 	and.w	r5, r5, r8
 800ebb6:	402c      	ands	r4, r5
 800ebb8:	4020      	ands	r0, r4
 800ebba:	b2c0      	uxtb	r0, r0
 800ebbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ebc0 <uxr_serialize_INFO_Payload>:
 800ebc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebc4:	2202      	movs	r2, #2
 800ebc6:	460c      	mov	r4, r1
 800ebc8:	4605      	mov	r5, r0
 800ebca:	f004 fdd7 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ebce:	2202      	movs	r2, #2
 800ebd0:	18a1      	adds	r1, r4, r2
 800ebd2:	4680      	mov	r8, r0
 800ebd4:	4628      	mov	r0, r5
 800ebd6:	f004 fdd1 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ebda:	7921      	ldrb	r1, [r4, #4]
 800ebdc:	4607      	mov	r7, r0
 800ebde:	4628      	mov	r0, r5
 800ebe0:	f7fa fa1c 	bl	800901c <ucdr_serialize_uint8_t>
 800ebe4:	7961      	ldrb	r1, [r4, #5]
 800ebe6:	4606      	mov	r6, r0
 800ebe8:	4628      	mov	r0, r5
 800ebea:	f7fa fa17 	bl	800901c <ucdr_serialize_uint8_t>
 800ebee:	ea08 0807 	and.w	r8, r8, r7
 800ebf2:	ea06 0608 	and.w	r6, r6, r8
 800ebf6:	4006      	ands	r6, r0
 800ebf8:	7a21      	ldrb	r1, [r4, #8]
 800ebfa:	4628      	mov	r0, r5
 800ebfc:	f7fa f9e0 	bl	8008fc0 <ucdr_serialize_bool>
 800ec00:	7a23      	ldrb	r3, [r4, #8]
 800ec02:	b2f7      	uxtb	r7, r6
 800ec04:	4606      	mov	r6, r0
 800ec06:	b96b      	cbnz	r3, 800ec24 <uxr_serialize_INFO_Payload+0x64>
 800ec08:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 800ec0c:	4628      	mov	r0, r5
 800ec0e:	f7fa f9d7 	bl	8008fc0 <ucdr_serialize_bool>
 800ec12:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 800ec16:	4030      	ands	r0, r6
 800ec18:	b2c6      	uxtb	r6, r0
 800ec1a:	b983      	cbnz	r3, 800ec3e <uxr_serialize_INFO_Payload+0x7e>
 800ec1c:	ea06 0007 	and.w	r0, r6, r7
 800ec20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec24:	7b21      	ldrb	r1, [r4, #12]
 800ec26:	4628      	mov	r0, r5
 800ec28:	f7fa f9f8 	bl	800901c <ucdr_serialize_uint8_t>
 800ec2c:	b188      	cbz	r0, 800ec52 <uxr_serialize_INFO_Payload+0x92>
 800ec2e:	f104 010c 	add.w	r1, r4, #12
 800ec32:	4628      	mov	r0, r5
 800ec34:	f7ff fa06 	bl	800e044 <uxr_serialize_ObjectVariant.part.0>
 800ec38:	4030      	ands	r0, r6
 800ec3a:	b2c6      	uxtb	r6, r0
 800ec3c:	e7e4      	b.n	800ec08 <uxr_serialize_INFO_Payload+0x48>
 800ec3e:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 800ec42:	4628      	mov	r0, r5
 800ec44:	f7ff fdb2 	bl	800e7ac <uxr_serialize_ActivityInfoVariant>
 800ec48:	4006      	ands	r6, r0
 800ec4a:	ea06 0007 	and.w	r0, r6, r7
 800ec4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec52:	4606      	mov	r6, r0
 800ec54:	e7d8      	b.n	800ec08 <uxr_serialize_INFO_Payload+0x48>
 800ec56:	bf00      	nop

0800ec58 <uxr_serialize_READ_DATA_Payload>:
 800ec58:	b570      	push	{r4, r5, r6, lr}
 800ec5a:	2202      	movs	r2, #2
 800ec5c:	4605      	mov	r5, r0
 800ec5e:	460e      	mov	r6, r1
 800ec60:	f004 fd8c 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ec64:	2202      	movs	r2, #2
 800ec66:	18b1      	adds	r1, r6, r2
 800ec68:	4604      	mov	r4, r0
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	f004 fd86 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ec70:	1d31      	adds	r1, r6, #4
 800ec72:	4004      	ands	r4, r0
 800ec74:	4628      	mov	r0, r5
 800ec76:	f7ff fe5d 	bl	800e934 <uxr_serialize_ReadSpecification>
 800ec7a:	b2e4      	uxtb	r4, r4
 800ec7c:	4020      	ands	r0, r4
 800ec7e:	bd70      	pop	{r4, r5, r6, pc}

0800ec80 <uxr_serialize_WRITE_DATA_Payload_Data>:
 800ec80:	b570      	push	{r4, r5, r6, lr}
 800ec82:	2202      	movs	r2, #2
 800ec84:	4605      	mov	r5, r0
 800ec86:	460e      	mov	r6, r1
 800ec88:	f004 fd78 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ec8c:	2202      	movs	r2, #2
 800ec8e:	4604      	mov	r4, r0
 800ec90:	18b1      	adds	r1, r6, r2
 800ec92:	4628      	mov	r0, r5
 800ec94:	f004 fd72 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ec98:	4020      	ands	r0, r4
 800ec9a:	b2c0      	uxtb	r0, r0
 800ec9c:	bd70      	pop	{r4, r5, r6, pc}
 800ec9e:	bf00      	nop

0800eca0 <uxr_serialize_ACKNACK_Payload>:
 800eca0:	b570      	push	{r4, r5, r6, lr}
 800eca2:	460c      	mov	r4, r1
 800eca4:	460e      	mov	r6, r1
 800eca6:	f834 1b02 	ldrh.w	r1, [r4], #2
 800ecaa:	4605      	mov	r5, r0
 800ecac:	f7fa f9e2 	bl	8009074 <ucdr_serialize_uint16_t>
 800ecb0:	2202      	movs	r2, #2
 800ecb2:	4621      	mov	r1, r4
 800ecb4:	4604      	mov	r4, r0
 800ecb6:	4628      	mov	r0, r5
 800ecb8:	f004 fd60 	bl	801377c <ucdr_serialize_array_uint8_t>
 800ecbc:	7931      	ldrb	r1, [r6, #4]
 800ecbe:	4004      	ands	r4, r0
 800ecc0:	4628      	mov	r0, r5
 800ecc2:	f7fa f9ab 	bl	800901c <ucdr_serialize_uint8_t>
 800ecc6:	b2e4      	uxtb	r4, r4
 800ecc8:	4020      	ands	r0, r4
 800ecca:	bd70      	pop	{r4, r5, r6, pc}

0800eccc <uxr_deserialize_ACKNACK_Payload>:
 800eccc:	b570      	push	{r4, r5, r6, lr}
 800ecce:	4605      	mov	r5, r0
 800ecd0:	460e      	mov	r6, r1
 800ecd2:	f7fa facf 	bl	8009274 <ucdr_deserialize_uint16_t>
 800ecd6:	2202      	movs	r2, #2
 800ecd8:	18b1      	adds	r1, r6, r2
 800ecda:	4604      	mov	r4, r0
 800ecdc:	4628      	mov	r0, r5
 800ecde:	f004 fdb1 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800ece2:	1d31      	adds	r1, r6, #4
 800ece4:	4004      	ands	r4, r0
 800ece6:	4628      	mov	r0, r5
 800ece8:	f7fa f9ae 	bl	8009048 <ucdr_deserialize_uint8_t>
 800ecec:	b2e4      	uxtb	r4, r4
 800ecee:	4020      	ands	r0, r4
 800ecf0:	bd70      	pop	{r4, r5, r6, pc}
 800ecf2:	bf00      	nop

0800ecf4 <uxr_serialize_HEARTBEAT_Payload>:
 800ecf4:	b570      	push	{r4, r5, r6, lr}
 800ecf6:	460d      	mov	r5, r1
 800ecf8:	8809      	ldrh	r1, [r1, #0]
 800ecfa:	4606      	mov	r6, r0
 800ecfc:	f7fa f9ba 	bl	8009074 <ucdr_serialize_uint16_t>
 800ed00:	8869      	ldrh	r1, [r5, #2]
 800ed02:	4604      	mov	r4, r0
 800ed04:	4630      	mov	r0, r6
 800ed06:	f7fa f9b5 	bl	8009074 <ucdr_serialize_uint16_t>
 800ed0a:	7929      	ldrb	r1, [r5, #4]
 800ed0c:	4004      	ands	r4, r0
 800ed0e:	4630      	mov	r0, r6
 800ed10:	f7fa f984 	bl	800901c <ucdr_serialize_uint8_t>
 800ed14:	b2e4      	uxtb	r4, r4
 800ed16:	4020      	ands	r0, r4
 800ed18:	bd70      	pop	{r4, r5, r6, pc}
 800ed1a:	bf00      	nop

0800ed1c <uxr_deserialize_HEARTBEAT_Payload>:
 800ed1c:	b570      	push	{r4, r5, r6, lr}
 800ed1e:	4605      	mov	r5, r0
 800ed20:	460e      	mov	r6, r1
 800ed22:	f7fa faa7 	bl	8009274 <ucdr_deserialize_uint16_t>
 800ed26:	1cb1      	adds	r1, r6, #2
 800ed28:	4604      	mov	r4, r0
 800ed2a:	4628      	mov	r0, r5
 800ed2c:	f7fa faa2 	bl	8009274 <ucdr_deserialize_uint16_t>
 800ed30:	1d31      	adds	r1, r6, #4
 800ed32:	4004      	ands	r4, r0
 800ed34:	4628      	mov	r0, r5
 800ed36:	f7fa f987 	bl	8009048 <ucdr_deserialize_uint8_t>
 800ed3a:	b2e4      	uxtb	r4, r4
 800ed3c:	4020      	ands	r0, r4
 800ed3e:	bd70      	pop	{r4, r5, r6, pc}

0800ed40 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 800ed40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed44:	4605      	mov	r5, r0
 800ed46:	460e      	mov	r6, r1
 800ed48:	f7fb f830 	bl	8009dac <ucdr_deserialize_int32_t>
 800ed4c:	1d31      	adds	r1, r6, #4
 800ed4e:	4607      	mov	r7, r0
 800ed50:	4628      	mov	r0, r5
 800ed52:	f7fa fca9 	bl	80096a8 <ucdr_deserialize_uint32_t>
 800ed56:	f106 0108 	add.w	r1, r6, #8
 800ed5a:	4680      	mov	r8, r0
 800ed5c:	4628      	mov	r0, r5
 800ed5e:	f7fb f825 	bl	8009dac <ucdr_deserialize_int32_t>
 800ed62:	f106 010c 	add.w	r1, r6, #12
 800ed66:	4604      	mov	r4, r0
 800ed68:	4628      	mov	r0, r5
 800ed6a:	f7fa fc9d 	bl	80096a8 <ucdr_deserialize_uint32_t>
 800ed6e:	ea07 0708 	and.w	r7, r7, r8
 800ed72:	403c      	ands	r4, r7
 800ed74:	f106 0110 	add.w	r1, r6, #16
 800ed78:	4004      	ands	r4, r0
 800ed7a:	4628      	mov	r0, r5
 800ed7c:	f7fb f816 	bl	8009dac <ucdr_deserialize_int32_t>
 800ed80:	f106 0114 	add.w	r1, r6, #20
 800ed84:	4607      	mov	r7, r0
 800ed86:	4628      	mov	r0, r5
 800ed88:	f7fa fc8e 	bl	80096a8 <ucdr_deserialize_uint32_t>
 800ed8c:	b2e4      	uxtb	r4, r4
 800ed8e:	403c      	ands	r4, r7
 800ed90:	4020      	ands	r0, r4
 800ed92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed96:	bf00      	nop

0800ed98 <uxr_serialize_SampleIdentity>:
 800ed98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed9c:	220c      	movs	r2, #12
 800ed9e:	4604      	mov	r4, r0
 800eda0:	460d      	mov	r5, r1
 800eda2:	f004 fceb 	bl	801377c <ucdr_serialize_array_uint8_t>
 800eda6:	2203      	movs	r2, #3
 800eda8:	f105 010c 	add.w	r1, r5, #12
 800edac:	4607      	mov	r7, r0
 800edae:	4620      	mov	r0, r4
 800edb0:	f004 fce4 	bl	801377c <ucdr_serialize_array_uint8_t>
 800edb4:	7be9      	ldrb	r1, [r5, #15]
 800edb6:	4680      	mov	r8, r0
 800edb8:	4620      	mov	r0, r4
 800edba:	f7fa f92f 	bl	800901c <ucdr_serialize_uint8_t>
 800edbe:	6929      	ldr	r1, [r5, #16]
 800edc0:	4606      	mov	r6, r0
 800edc2:	4620      	mov	r0, r4
 800edc4:	f7fa ff5a 	bl	8009c7c <ucdr_serialize_int32_t>
 800edc8:	6969      	ldr	r1, [r5, #20]
 800edca:	4603      	mov	r3, r0
 800edcc:	4620      	mov	r0, r4
 800edce:	ea07 0708 	and.w	r7, r7, r8
 800edd2:	461c      	mov	r4, r3
 800edd4:	f7fa fb38 	bl	8009448 <ucdr_serialize_uint32_t>
 800edd8:	403e      	ands	r6, r7
 800edda:	4034      	ands	r4, r6
 800eddc:	4020      	ands	r0, r4
 800edde:	b2c0      	uxtb	r0, r0
 800ede0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ede4 <uxr_deserialize_SampleIdentity>:
 800ede4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ede8:	220c      	movs	r2, #12
 800edea:	4604      	mov	r4, r0
 800edec:	460d      	mov	r5, r1
 800edee:	f004 fd29 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800edf2:	2203      	movs	r2, #3
 800edf4:	f105 010c 	add.w	r1, r5, #12
 800edf8:	4607      	mov	r7, r0
 800edfa:	4620      	mov	r0, r4
 800edfc:	f004 fd22 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 800ee00:	f105 010f 	add.w	r1, r5, #15
 800ee04:	4680      	mov	r8, r0
 800ee06:	4620      	mov	r0, r4
 800ee08:	f7fa f91e 	bl	8009048 <ucdr_deserialize_uint8_t>
 800ee0c:	f105 0110 	add.w	r1, r5, #16
 800ee10:	4606      	mov	r6, r0
 800ee12:	4620      	mov	r0, r4
 800ee14:	f7fa ffca 	bl	8009dac <ucdr_deserialize_int32_t>
 800ee18:	f105 0114 	add.w	r1, r5, #20
 800ee1c:	4603      	mov	r3, r0
 800ee1e:	4620      	mov	r0, r4
 800ee20:	ea07 0708 	and.w	r7, r7, r8
 800ee24:	461c      	mov	r4, r3
 800ee26:	f7fa fc3f 	bl	80096a8 <ucdr_deserialize_uint32_t>
 800ee2a:	403e      	ands	r6, r7
 800ee2c:	4034      	ands	r4, r6
 800ee2e:	4020      	ands	r0, r4
 800ee30:	b2c0      	uxtb	r0, r0
 800ee32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee36:	bf00      	nop

0800ee38 <rcl_client_get_rmw_handle>:
 800ee38:	b118      	cbz	r0, 800ee42 <rcl_client_get_rmw_handle+0xa>
 800ee3a:	6800      	ldr	r0, [r0, #0]
 800ee3c:	b108      	cbz	r0, 800ee42 <rcl_client_get_rmw_handle+0xa>
 800ee3e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 800ee42:	4770      	bx	lr

0800ee44 <rcl_send_request>:
 800ee44:	b570      	push	{r4, r5, r6, lr}
 800ee46:	b082      	sub	sp, #8
 800ee48:	b1e8      	cbz	r0, 800ee86 <rcl_send_request+0x42>
 800ee4a:	4604      	mov	r4, r0
 800ee4c:	6800      	ldr	r0, [r0, #0]
 800ee4e:	b1d0      	cbz	r0, 800ee86 <rcl_send_request+0x42>
 800ee50:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 800ee54:	b1bb      	cbz	r3, 800ee86 <rcl_send_request+0x42>
 800ee56:	460e      	mov	r6, r1
 800ee58:	b1d1      	cbz	r1, 800ee90 <rcl_send_request+0x4c>
 800ee5a:	4615      	mov	r5, r2
 800ee5c:	b1c2      	cbz	r2, 800ee90 <rcl_send_request+0x4c>
 800ee5e:	2105      	movs	r1, #5
 800ee60:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 800ee64:	f002 fd74 	bl	8011950 <__atomic_load_8>
 800ee68:	6823      	ldr	r3, [r4, #0]
 800ee6a:	e9c5 0100 	strd	r0, r1, [r5]
 800ee6e:	462a      	mov	r2, r5
 800ee70:	4631      	mov	r1, r6
 800ee72:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 800ee76:	f003 ff1f 	bl	8012cb8 <rmw_send_request>
 800ee7a:	4606      	mov	r6, r0
 800ee7c:	b160      	cbz	r0, 800ee98 <rcl_send_request+0x54>
 800ee7e:	2601      	movs	r6, #1
 800ee80:	4630      	mov	r0, r6
 800ee82:	b002      	add	sp, #8
 800ee84:	bd70      	pop	{r4, r5, r6, pc}
 800ee86:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 800ee8a:	4630      	mov	r0, r6
 800ee8c:	b002      	add	sp, #8
 800ee8e:	bd70      	pop	{r4, r5, r6, pc}
 800ee90:	260b      	movs	r6, #11
 800ee92:	4630      	mov	r0, r6
 800ee94:	b002      	add	sp, #8
 800ee96:	bd70      	pop	{r4, r5, r6, pc}
 800ee98:	6820      	ldr	r0, [r4, #0]
 800ee9a:	2105      	movs	r1, #5
 800ee9c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eea0:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 800eea4:	9100      	str	r1, [sp, #0]
 800eea6:	f002 fdbf 	bl	8011a28 <__atomic_exchange_8>
 800eeaa:	4630      	mov	r0, r6
 800eeac:	b002      	add	sp, #8
 800eeae:	bd70      	pop	{r4, r5, r6, pc}

0800eeb0 <rcl_take_response>:
 800eeb0:	b570      	push	{r4, r5, r6, lr}
 800eeb2:	468e      	mov	lr, r1
 800eeb4:	460c      	mov	r4, r1
 800eeb6:	4616      	mov	r6, r2
 800eeb8:	4605      	mov	r5, r0
 800eeba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800eebe:	b08c      	sub	sp, #48	@ 0x30
 800eec0:	f10d 0c18 	add.w	ip, sp, #24
 800eec4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800eec8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800eecc:	e88c 0003 	stmia.w	ip, {r0, r1}
 800eed0:	b35d      	cbz	r5, 800ef2a <rcl_take_response+0x7a>
 800eed2:	682b      	ldr	r3, [r5, #0]
 800eed4:	b34b      	cbz	r3, 800ef2a <rcl_take_response+0x7a>
 800eed6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 800eeda:	b330      	cbz	r0, 800ef2a <rcl_take_response+0x7a>
 800eedc:	b346      	cbz	r6, 800ef30 <rcl_take_response+0x80>
 800eede:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800ef38 <rcl_take_response+0x88>
 800eee2:	2300      	movs	r3, #0
 800eee4:	f88d 3007 	strb.w	r3, [sp, #7]
 800eee8:	4632      	mov	r2, r6
 800eeea:	f10d 0307 	add.w	r3, sp, #7
 800eeee:	a902      	add	r1, sp, #8
 800eef0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eef4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800eef8:	f003 ffe6 	bl	8012ec8 <rmw_take_response>
 800eefc:	4605      	mov	r5, r0
 800eefe:	b9c8      	cbnz	r0, 800ef34 <rcl_take_response+0x84>
 800ef00:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ef04:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800ef08:	2a00      	cmp	r2, #0
 800ef0a:	bf08      	it	eq
 800ef0c:	461d      	moveq	r5, r3
 800ef0e:	f10d 0e18 	add.w	lr, sp, #24
 800ef12:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ef16:	46a4      	mov	ip, r4
 800ef18:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ef1c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ef20:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ef24:	4628      	mov	r0, r5
 800ef26:	b00c      	add	sp, #48	@ 0x30
 800ef28:	bd70      	pop	{r4, r5, r6, pc}
 800ef2a:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 800ef2e:	e7ee      	b.n	800ef0e <rcl_take_response+0x5e>
 800ef30:	250b      	movs	r5, #11
 800ef32:	e7ec      	b.n	800ef0e <rcl_take_response+0x5e>
 800ef34:	2501      	movs	r5, #1
 800ef36:	e7ea      	b.n	800ef0e <rcl_take_response+0x5e>
	...

0800ef40 <rcl_client_is_valid>:
 800ef40:	b130      	cbz	r0, 800ef50 <rcl_client_is_valid+0x10>
 800ef42:	6800      	ldr	r0, [r0, #0]
 800ef44:	b120      	cbz	r0, 800ef50 <rcl_client_is_valid+0x10>
 800ef46:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 800ef4a:	3800      	subs	r0, #0
 800ef4c:	bf18      	it	ne
 800ef4e:	2001      	movne	r0, #1
 800ef50:	4770      	bx	lr
 800ef52:	bf00      	nop

0800ef54 <rcl_convert_rmw_ret_to_rcl_ret>:
 800ef54:	280b      	cmp	r0, #11
 800ef56:	dc0d      	bgt.n	800ef74 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 800ef58:	2800      	cmp	r0, #0
 800ef5a:	db09      	blt.n	800ef70 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 800ef5c:	280b      	cmp	r0, #11
 800ef5e:	d807      	bhi.n	800ef70 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 800ef60:	e8df f000 	tbb	[pc, r0]
 800ef64:	07060607 	.word	0x07060607
 800ef68:	06060606 	.word	0x06060606
 800ef6c:	07070606 	.word	0x07070606
 800ef70:	2001      	movs	r0, #1
 800ef72:	4770      	bx	lr
 800ef74:	28cb      	cmp	r0, #203	@ 0xcb
 800ef76:	bf18      	it	ne
 800ef78:	2001      	movne	r0, #1
 800ef7a:	4770      	bx	lr

0800ef7c <rcl_get_zero_initialized_context>:
 800ef7c:	4a03      	ldr	r2, [pc, #12]	@ (800ef8c <rcl_get_zero_initialized_context+0x10>)
 800ef7e:	4603      	mov	r3, r0
 800ef80:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ef84:	e883 0003 	stmia.w	r3, {r0, r1}
 800ef88:	4618      	mov	r0, r3
 800ef8a:	4770      	bx	lr
 800ef8c:	0801774c 	.word	0x0801774c

0800ef90 <rcl_context_is_valid>:
 800ef90:	b118      	cbz	r0, 800ef9a <rcl_context_is_valid+0xa>
 800ef92:	6840      	ldr	r0, [r0, #4]
 800ef94:	3800      	subs	r0, #0
 800ef96:	bf18      	it	ne
 800ef98:	2001      	movne	r0, #1
 800ef9a:	4770      	bx	lr

0800ef9c <__cleanup_context>:
 800ef9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efa0:	4606      	mov	r6, r0
 800efa2:	6800      	ldr	r0, [r0, #0]
 800efa4:	2300      	movs	r3, #0
 800efa6:	6073      	str	r3, [r6, #4]
 800efa8:	2800      	cmp	r0, #0
 800efaa:	d049      	beq.n	800f040 <__cleanup_context+0xa4>
 800efac:	6947      	ldr	r7, [r0, #20]
 800efae:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800efb2:	f8d0 9010 	ldr.w	r9, [r0, #16]
 800efb6:	b137      	cbz	r7, 800efc6 <__cleanup_context+0x2a>
 800efb8:	3014      	adds	r0, #20
 800efba:	f000 f9bb 	bl	800f334 <rcl_init_options_fini>
 800efbe:	4607      	mov	r7, r0
 800efc0:	2800      	cmp	r0, #0
 800efc2:	d144      	bne.n	800f04e <__cleanup_context+0xb2>
 800efc4:	6830      	ldr	r0, [r6, #0]
 800efc6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800efc8:	b143      	cbz	r3, 800efdc <__cleanup_context+0x40>
 800efca:	3028      	adds	r0, #40	@ 0x28
 800efcc:	f003 fcbc 	bl	8012948 <rmw_context_fini>
 800efd0:	b118      	cbz	r0, 800efda <__cleanup_context+0x3e>
 800efd2:	2f00      	cmp	r7, #0
 800efd4:	d03e      	beq.n	800f054 <__cleanup_context+0xb8>
 800efd6:	f7fc fa53 	bl	800b480 <rcutils_reset_error>
 800efda:	6830      	ldr	r0, [r6, #0]
 800efdc:	6a03      	ldr	r3, [r0, #32]
 800efde:	b1db      	cbz	r3, 800f018 <__cleanup_context+0x7c>
 800efe0:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 800efe4:	2a01      	cmp	r2, #1
 800efe6:	f17c 0100 	sbcs.w	r1, ip, #0
 800efea:	db11      	blt.n	800f010 <__cleanup_context+0x74>
 800efec:	2400      	movs	r4, #0
 800efee:	4625      	mov	r5, r4
 800eff0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800eff4:	4649      	mov	r1, r9
 800eff6:	b1b8      	cbz	r0, 800f028 <__cleanup_context+0x8c>
 800eff8:	47c0      	blx	r8
 800effa:	6833      	ldr	r3, [r6, #0]
 800effc:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800f000:	3401      	adds	r4, #1
 800f002:	f145 0500 	adc.w	r5, r5, #0
 800f006:	4294      	cmp	r4, r2
 800f008:	eb75 010c 	sbcs.w	r1, r5, ip
 800f00c:	6a1b      	ldr	r3, [r3, #32]
 800f00e:	dbef      	blt.n	800eff0 <__cleanup_context+0x54>
 800f010:	4618      	mov	r0, r3
 800f012:	4649      	mov	r1, r9
 800f014:	47c0      	blx	r8
 800f016:	6830      	ldr	r0, [r6, #0]
 800f018:	4649      	mov	r1, r9
 800f01a:	47c0      	blx	r8
 800f01c:	2300      	movs	r3, #0
 800f01e:	e9c6 3300 	strd	r3, r3, [r6]
 800f022:	4638      	mov	r0, r7
 800f024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f028:	3401      	adds	r4, #1
 800f02a:	f145 0500 	adc.w	r5, r5, #0
 800f02e:	4294      	cmp	r4, r2
 800f030:	eb75 010c 	sbcs.w	r1, r5, ip
 800f034:	dbdc      	blt.n	800eff0 <__cleanup_context+0x54>
 800f036:	4618      	mov	r0, r3
 800f038:	4649      	mov	r1, r9
 800f03a:	47c0      	blx	r8
 800f03c:	6830      	ldr	r0, [r6, #0]
 800f03e:	e7eb      	b.n	800f018 <__cleanup_context+0x7c>
 800f040:	4607      	mov	r7, r0
 800f042:	2300      	movs	r3, #0
 800f044:	e9c6 3300 	strd	r3, r3, [r6]
 800f048:	4638      	mov	r0, r7
 800f04a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f04e:	f7fc fa17 	bl	800b480 <rcutils_reset_error>
 800f052:	e7b7      	b.n	800efc4 <__cleanup_context+0x28>
 800f054:	f7ff ff7e 	bl	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 800f058:	4607      	mov	r7, r0
 800f05a:	e7bc      	b.n	800efd6 <__cleanup_context+0x3a>

0800f05c <rcl_init>:
 800f05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f060:	1e05      	subs	r5, r0, #0
 800f062:	b09e      	sub	sp, #120	@ 0x78
 800f064:	460e      	mov	r6, r1
 800f066:	4690      	mov	r8, r2
 800f068:	461f      	mov	r7, r3
 800f06a:	f340 809c 	ble.w	800f1a6 <rcl_init+0x14a>
 800f06e:	2900      	cmp	r1, #0
 800f070:	f000 809c 	beq.w	800f1ac <rcl_init+0x150>
 800f074:	f1a1 0e04 	sub.w	lr, r1, #4
 800f078:	f04f 0c00 	mov.w	ip, #0
 800f07c:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 800f080:	f10c 0c01 	add.w	ip, ip, #1
 800f084:	2c00      	cmp	r4, #0
 800f086:	f000 8091 	beq.w	800f1ac <rcl_init+0x150>
 800f08a:	4565      	cmp	r5, ip
 800f08c:	d1f6      	bne.n	800f07c <rcl_init+0x20>
 800f08e:	f1b8 0f00 	cmp.w	r8, #0
 800f092:	f000 808b 	beq.w	800f1ac <rcl_init+0x150>
 800f096:	f8d8 4000 	ldr.w	r4, [r8]
 800f09a:	2c00      	cmp	r4, #0
 800f09c:	f000 8086 	beq.w	800f1ac <rcl_init+0x150>
 800f0a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f0a2:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 800f0a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f0aa:	6823      	ldr	r3, [r4, #0]
 800f0ac:	f8cc 3000 	str.w	r3, [ip]
 800f0b0:	a819      	add	r0, sp, #100	@ 0x64
 800f0b2:	f7fc f9c1 	bl	800b438 <rcutils_allocator_is_valid>
 800f0b6:	2800      	cmp	r0, #0
 800f0b8:	d078      	beq.n	800f1ac <rcl_init+0x150>
 800f0ba:	2f00      	cmp	r7, #0
 800f0bc:	d076      	beq.n	800f1ac <rcl_init+0x150>
 800f0be:	683b      	ldr	r3, [r7, #0]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d178      	bne.n	800f1b6 <rcl_init+0x15a>
 800f0c4:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 800f0c8:	2178      	movs	r1, #120	@ 0x78
 800f0ca:	2001      	movs	r0, #1
 800f0cc:	4798      	blx	r3
 800f0ce:	4604      	mov	r4, r0
 800f0d0:	6038      	str	r0, [r7, #0]
 800f0d2:	2800      	cmp	r0, #0
 800f0d4:	f000 80b6 	beq.w	800f244 <rcl_init+0x1e8>
 800f0d8:	a802      	add	r0, sp, #8
 800f0da:	f002 ff89 	bl	8011ff0 <rmw_get_zero_initialized_context>
 800f0de:	a902      	add	r1, sp, #8
 800f0e0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800f0e4:	2250      	movs	r2, #80	@ 0x50
 800f0e6:	ac19      	add	r4, sp, #100	@ 0x64
 800f0e8:	f007 f973 	bl	80163d2 <memcpy>
 800f0ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f0ee:	f8d7 e000 	ldr.w	lr, [r7]
 800f0f2:	46f4      	mov	ip, lr
 800f0f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f0f8:	6823      	ldr	r3, [r4, #0]
 800f0fa:	f8cc 3000 	str.w	r3, [ip]
 800f0fe:	f10e 0114 	add.w	r1, lr, #20
 800f102:	4640      	mov	r0, r8
 800f104:	f000 f940 	bl	800f388 <rcl_init_options_copy>
 800f108:	4604      	mov	r4, r0
 800f10a:	2800      	cmp	r0, #0
 800f10c:	d144      	bne.n	800f198 <rcl_init+0x13c>
 800f10e:	f8d7 9000 	ldr.w	r9, [r7]
 800f112:	ea4f 78e5 	mov.w	r8, r5, asr #31
 800f116:	f8c9 0020 	str.w	r0, [r9, #32]
 800f11a:	f8c9 5018 	str.w	r5, [r9, #24]
 800f11e:	f8c9 801c 	str.w	r8, [r9, #28]
 800f122:	2d00      	cmp	r5, #0
 800f124:	d04e      	beq.n	800f1c4 <rcl_init+0x168>
 800f126:	2e00      	cmp	r6, #0
 800f128:	d04c      	beq.n	800f1c4 <rcl_init+0x168>
 800f12a:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 800f12e:	2104      	movs	r1, #4
 800f130:	4628      	mov	r0, r5
 800f132:	4798      	blx	r3
 800f134:	f8c9 0020 	str.w	r0, [r9, #32]
 800f138:	f8d7 9000 	ldr.w	r9, [r7]
 800f13c:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800f140:	46ca      	mov	sl, r9
 800f142:	b343      	cbz	r3, 800f196 <rcl_init+0x13a>
 800f144:	2d01      	cmp	r5, #1
 800f146:	f178 0300 	sbcs.w	r3, r8, #0
 800f14a:	db3b      	blt.n	800f1c4 <rcl_init+0x168>
 800f14c:	2400      	movs	r4, #0
 800f14e:	3e04      	subs	r6, #4
 800f150:	46a1      	mov	r9, r4
 800f152:	e00b      	b.n	800f16c <rcl_init+0x110>
 800f154:	6831      	ldr	r1, [r6, #0]
 800f156:	f007 f93c 	bl	80163d2 <memcpy>
 800f15a:	3401      	adds	r4, #1
 800f15c:	f149 0900 	adc.w	r9, r9, #0
 800f160:	45c8      	cmp	r8, r9
 800f162:	bf08      	it	eq
 800f164:	42a5      	cmpeq	r5, r4
 800f166:	d02b      	beq.n	800f1c0 <rcl_init+0x164>
 800f168:	f8d7 a000 	ldr.w	sl, [r7]
 800f16c:	f856 0f04 	ldr.w	r0, [r6, #4]!
 800f170:	f7f1 f840 	bl	80001f4 <strlen>
 800f174:	1c42      	adds	r2, r0, #1
 800f176:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f178:	991d      	ldr	r1, [sp, #116]	@ 0x74
 800f17a:	f8da a020 	ldr.w	sl, [sl, #32]
 800f17e:	9201      	str	r2, [sp, #4]
 800f180:	4610      	mov	r0, r2
 800f182:	4798      	blx	r3
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 800f18a:	6a1b      	ldr	r3, [r3, #32]
 800f18c:	9a01      	ldr	r2, [sp, #4]
 800f18e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f192:	2800      	cmp	r0, #0
 800f194:	d1de      	bne.n	800f154 <rcl_init+0xf8>
 800f196:	240a      	movs	r4, #10
 800f198:	4638      	mov	r0, r7
 800f19a:	f7ff feff 	bl	800ef9c <__cleanup_context>
 800f19e:	4620      	mov	r0, r4
 800f1a0:	b01e      	add	sp, #120	@ 0x78
 800f1a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1a6:	2900      	cmp	r1, #0
 800f1a8:	f43f af71 	beq.w	800f08e <rcl_init+0x32>
 800f1ac:	240b      	movs	r4, #11
 800f1ae:	4620      	mov	r0, r4
 800f1b0:	b01e      	add	sp, #120	@ 0x78
 800f1b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1b6:	2464      	movs	r4, #100	@ 0x64
 800f1b8:	4620      	mov	r0, r4
 800f1ba:	b01e      	add	sp, #120	@ 0x78
 800f1bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1c0:	f8d7 9000 	ldr.w	r9, [r7]
 800f1c4:	4926      	ldr	r1, [pc, #152]	@ (800f260 <rcl_init+0x204>)
 800f1c6:	680b      	ldr	r3, [r1, #0]
 800f1c8:	3301      	adds	r3, #1
 800f1ca:	d036      	beq.n	800f23a <rcl_init+0x1de>
 800f1cc:	600b      	str	r3, [r1, #0]
 800f1ce:	461a      	mov	r2, r3
 800f1d0:	2400      	movs	r4, #0
 800f1d2:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800f1d6:	607b      	str	r3, [r7, #4]
 800f1d8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800f1da:	3301      	adds	r3, #1
 800f1dc:	e9c0 2406 	strd	r2, r4, [r0, #24]
 800f1e0:	d034      	beq.n	800f24c <rcl_init+0x1f0>
 800f1e2:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800f1e6:	b93b      	cbnz	r3, 800f1f8 <rcl_init+0x19c>
 800f1e8:	3030      	adds	r0, #48	@ 0x30
 800f1ea:	f000 f939 	bl	800f460 <rcl_get_localhost_only>
 800f1ee:	4604      	mov	r4, r0
 800f1f0:	2800      	cmp	r0, #0
 800f1f2:	d1d1      	bne.n	800f198 <rcl_init+0x13c>
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	6958      	ldr	r0, [r3, #20]
 800f1f8:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800f1fa:	aa18      	add	r2, sp, #96	@ 0x60
 800f1fc:	a917      	add	r1, sp, #92	@ 0x5c
 800f1fe:	f001 f841 	bl	8010284 <rcl_validate_enclave_name>
 800f202:	4604      	mov	r4, r0
 800f204:	2800      	cmp	r0, #0
 800f206:	d1c7      	bne.n	800f198 <rcl_init+0x13c>
 800f208:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f20a:	b9eb      	cbnz	r3, 800f248 <rcl_init+0x1ec>
 800f20c:	6839      	ldr	r1, [r7, #0]
 800f20e:	694b      	ldr	r3, [r1, #20]
 800f210:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800f212:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800f216:	f000 fc3d 	bl	800fa94 <rcl_get_security_options_from_environment>
 800f21a:	4604      	mov	r4, r0
 800f21c:	2800      	cmp	r0, #0
 800f21e:	d1bb      	bne.n	800f198 <rcl_init+0x13c>
 800f220:	6839      	ldr	r1, [r7, #0]
 800f222:	6948      	ldr	r0, [r1, #20]
 800f224:	3128      	adds	r1, #40	@ 0x28
 800f226:	3018      	adds	r0, #24
 800f228:	f003 fa58 	bl	80126dc <rmw_init>
 800f22c:	4604      	mov	r4, r0
 800f22e:	2800      	cmp	r0, #0
 800f230:	d0bd      	beq.n	800f1ae <rcl_init+0x152>
 800f232:	f7ff fe8f 	bl	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 800f236:	4604      	mov	r4, r0
 800f238:	e7ae      	b.n	800f198 <rcl_init+0x13c>
 800f23a:	2201      	movs	r2, #1
 800f23c:	461c      	mov	r4, r3
 800f23e:	600a      	str	r2, [r1, #0]
 800f240:	4613      	mov	r3, r2
 800f242:	e7c6      	b.n	800f1d2 <rcl_init+0x176>
 800f244:	240a      	movs	r4, #10
 800f246:	e7b2      	b.n	800f1ae <rcl_init+0x152>
 800f248:	2401      	movs	r4, #1
 800f24a:	e7a5      	b.n	800f198 <rcl_init+0x13c>
 800f24c:	3024      	adds	r0, #36	@ 0x24
 800f24e:	f005 ffb9 	bl	80151c4 <rcl_get_default_domain_id>
 800f252:	4604      	mov	r4, r0
 800f254:	2800      	cmp	r0, #0
 800f256:	d19f      	bne.n	800f198 <rcl_init+0x13c>
 800f258:	683b      	ldr	r3, [r7, #0]
 800f25a:	6958      	ldr	r0, [r3, #20]
 800f25c:	e7c1      	b.n	800f1e2 <rcl_init+0x186>
 800f25e:	bf00      	nop
 800f260:	2000dbcc 	.word	0x2000dbcc

0800f264 <rcl_get_zero_initialized_init_options>:
 800f264:	2000      	movs	r0, #0
 800f266:	4770      	bx	lr

0800f268 <rcl_init_options_init>:
 800f268:	b084      	sub	sp, #16
 800f26a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f26c:	b097      	sub	sp, #92	@ 0x5c
 800f26e:	ae1d      	add	r6, sp, #116	@ 0x74
 800f270:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800f274:	2800      	cmp	r0, #0
 800f276:	d058      	beq.n	800f32a <rcl_init_options_init+0xc2>
 800f278:	6803      	ldr	r3, [r0, #0]
 800f27a:	4605      	mov	r5, r0
 800f27c:	b133      	cbz	r3, 800f28c <rcl_init_options_init+0x24>
 800f27e:	2464      	movs	r4, #100	@ 0x64
 800f280:	4620      	mov	r0, r4
 800f282:	b017      	add	sp, #92	@ 0x5c
 800f284:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800f288:	b004      	add	sp, #16
 800f28a:	4770      	bx	lr
 800f28c:	4630      	mov	r0, r6
 800f28e:	f7fc f8d3 	bl	800b438 <rcutils_allocator_is_valid>
 800f292:	2800      	cmp	r0, #0
 800f294:	d049      	beq.n	800f32a <rcl_init_options_init+0xc2>
 800f296:	46b4      	mov	ip, r6
 800f298:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f29c:	ac11      	add	r4, sp, #68	@ 0x44
 800f29e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f2a0:	f8dc 3000 	ldr.w	r3, [ip]
 800f2a4:	6023      	str	r3, [r4, #0]
 800f2a6:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800f2a8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f2aa:	2050      	movs	r0, #80	@ 0x50
 800f2ac:	4798      	blx	r3
 800f2ae:	4604      	mov	r4, r0
 800f2b0:	6028      	str	r0, [r5, #0]
 800f2b2:	2800      	cmp	r0, #0
 800f2b4:	d03b      	beq.n	800f32e <rcl_init_options_init+0xc6>
 800f2b6:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800f2ba:	4686      	mov	lr, r0
 800f2bc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f2c0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f2c4:	f8dc 3000 	ldr.w	r3, [ip]
 800f2c8:	f8ce 3000 	str.w	r3, [lr]
 800f2cc:	a802      	add	r0, sp, #8
 800f2ce:	f002 fe9f 	bl	8012010 <rmw_get_zero_initialized_init_options>
 800f2d2:	f10d 0e08 	add.w	lr, sp, #8
 800f2d6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f2da:	f104 0c18 	add.w	ip, r4, #24
 800f2de:	682f      	ldr	r7, [r5, #0]
 800f2e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f2e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f2e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f2ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f2f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f2f4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800f2f8:	ac20      	add	r4, sp, #128	@ 0x80
 800f2fa:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f2fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 800f302:	e88d 0003 	stmia.w	sp, {r0, r1}
 800f306:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800f30a:	f107 0018 	add.w	r0, r7, #24
 800f30e:	f003 f8ed 	bl	80124ec <rmw_init_options_init>
 800f312:	4604      	mov	r4, r0
 800f314:	2800      	cmp	r0, #0
 800f316:	d0b3      	beq.n	800f280 <rcl_init_options_init+0x18>
 800f318:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800f31a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800f31c:	6828      	ldr	r0, [r5, #0]
 800f31e:	4798      	blx	r3
 800f320:	4620      	mov	r0, r4
 800f322:	f7ff fe17 	bl	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 800f326:	4604      	mov	r4, r0
 800f328:	e7aa      	b.n	800f280 <rcl_init_options_init+0x18>
 800f32a:	240b      	movs	r4, #11
 800f32c:	e7a8      	b.n	800f280 <rcl_init_options_init+0x18>
 800f32e:	240a      	movs	r4, #10
 800f330:	e7a6      	b.n	800f280 <rcl_init_options_init+0x18>
 800f332:	bf00      	nop

0800f334 <rcl_init_options_fini>:
 800f334:	b530      	push	{r4, r5, lr}
 800f336:	b087      	sub	sp, #28
 800f338:	b1f0      	cbz	r0, 800f378 <rcl_init_options_fini+0x44>
 800f33a:	6803      	ldr	r3, [r0, #0]
 800f33c:	4604      	mov	r4, r0
 800f33e:	b1db      	cbz	r3, 800f378 <rcl_init_options_fini+0x44>
 800f340:	469c      	mov	ip, r3
 800f342:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f346:	f10d 0e04 	add.w	lr, sp, #4
 800f34a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f34e:	f8dc 3000 	ldr.w	r3, [ip]
 800f352:	f8ce 3000 	str.w	r3, [lr]
 800f356:	a801      	add	r0, sp, #4
 800f358:	f7fc f86e 	bl	800b438 <rcutils_allocator_is_valid>
 800f35c:	b160      	cbz	r0, 800f378 <rcl_init_options_fini+0x44>
 800f35e:	6820      	ldr	r0, [r4, #0]
 800f360:	3018      	adds	r0, #24
 800f362:	f003 f973 	bl	801264c <rmw_init_options_fini>
 800f366:	4605      	mov	r5, r0
 800f368:	b950      	cbnz	r0, 800f380 <rcl_init_options_fini+0x4c>
 800f36a:	6820      	ldr	r0, [r4, #0]
 800f36c:	9b02      	ldr	r3, [sp, #8]
 800f36e:	9905      	ldr	r1, [sp, #20]
 800f370:	4798      	blx	r3
 800f372:	4628      	mov	r0, r5
 800f374:	b007      	add	sp, #28
 800f376:	bd30      	pop	{r4, r5, pc}
 800f378:	250b      	movs	r5, #11
 800f37a:	4628      	mov	r0, r5
 800f37c:	b007      	add	sp, #28
 800f37e:	bd30      	pop	{r4, r5, pc}
 800f380:	f7ff fde8 	bl	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 800f384:	4605      	mov	r5, r0
 800f386:	e7f8      	b.n	800f37a <rcl_init_options_fini+0x46>

0800f388 <rcl_init_options_copy>:
 800f388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f38c:	b094      	sub	sp, #80	@ 0x50
 800f38e:	2800      	cmp	r0, #0
 800f390:	d058      	beq.n	800f444 <rcl_init_options_copy+0xbc>
 800f392:	4604      	mov	r4, r0
 800f394:	6800      	ldr	r0, [r0, #0]
 800f396:	2800      	cmp	r0, #0
 800f398:	d054      	beq.n	800f444 <rcl_init_options_copy+0xbc>
 800f39a:	460e      	mov	r6, r1
 800f39c:	f7fc f84c 	bl	800b438 <rcutils_allocator_is_valid>
 800f3a0:	2800      	cmp	r0, #0
 800f3a2:	d04f      	beq.n	800f444 <rcl_init_options_copy+0xbc>
 800f3a4:	2e00      	cmp	r6, #0
 800f3a6:	d04d      	beq.n	800f444 <rcl_init_options_copy+0xbc>
 800f3a8:	6833      	ldr	r3, [r6, #0]
 800f3aa:	b123      	cbz	r3, 800f3b6 <rcl_init_options_copy+0x2e>
 800f3ac:	2464      	movs	r4, #100	@ 0x64
 800f3ae:	4620      	mov	r0, r4
 800f3b0:	b014      	add	sp, #80	@ 0x50
 800f3b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3b6:	6827      	ldr	r7, [r4, #0]
 800f3b8:	46bc      	mov	ip, r7
 800f3ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f3be:	ad0f      	add	r5, sp, #60	@ 0x3c
 800f3c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f3c2:	f8dc 3000 	ldr.w	r3, [ip]
 800f3c6:	f8d7 8000 	ldr.w	r8, [r7]
 800f3ca:	602b      	str	r3, [r5, #0]
 800f3cc:	4619      	mov	r1, r3
 800f3ce:	2050      	movs	r0, #80	@ 0x50
 800f3d0:	47c0      	blx	r8
 800f3d2:	4605      	mov	r5, r0
 800f3d4:	6030      	str	r0, [r6, #0]
 800f3d6:	b3d0      	cbz	r0, 800f44e <rcl_init_options_copy+0xc6>
 800f3d8:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800f3dc:	4686      	mov	lr, r0
 800f3de:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f3e2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f3e6:	f8dc 3000 	ldr.w	r3, [ip]
 800f3ea:	f8ce 3000 	str.w	r3, [lr]
 800f3ee:	4668      	mov	r0, sp
 800f3f0:	f002 fe0e 	bl	8012010 <rmw_get_zero_initialized_init_options>
 800f3f4:	46ee      	mov	lr, sp
 800f3f6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f3fa:	f105 0c18 	add.w	ip, r5, #24
 800f3fe:	6824      	ldr	r4, [r4, #0]
 800f400:	6835      	ldr	r5, [r6, #0]
 800f402:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f406:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f40a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f40e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f412:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f416:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800f41a:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f41e:	f104 0018 	add.w	r0, r4, #24
 800f422:	f105 0118 	add.w	r1, r5, #24
 800f426:	f003 f8c9 	bl	80125bc <rmw_init_options_copy>
 800f42a:	4604      	mov	r4, r0
 800f42c:	2800      	cmp	r0, #0
 800f42e:	d0be      	beq.n	800f3ae <rcl_init_options_copy+0x26>
 800f430:	f7fc f810 	bl	800b454 <rcutils_get_error_string>
 800f434:	f7fc f824 	bl	800b480 <rcutils_reset_error>
 800f438:	4630      	mov	r0, r6
 800f43a:	f7ff ff7b 	bl	800f334 <rcl_init_options_fini>
 800f43e:	b140      	cbz	r0, 800f452 <rcl_init_options_copy+0xca>
 800f440:	4604      	mov	r4, r0
 800f442:	e7b4      	b.n	800f3ae <rcl_init_options_copy+0x26>
 800f444:	240b      	movs	r4, #11
 800f446:	4620      	mov	r0, r4
 800f448:	b014      	add	sp, #80	@ 0x50
 800f44a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f44e:	240a      	movs	r4, #10
 800f450:	e7ad      	b.n	800f3ae <rcl_init_options_copy+0x26>
 800f452:	4620      	mov	r0, r4
 800f454:	b014      	add	sp, #80	@ 0x50
 800f456:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f45a:	f7ff bd7b 	b.w	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 800f45e:	bf00      	nop

0800f460 <rcl_get_localhost_only>:
 800f460:	b510      	push	{r4, lr}
 800f462:	b082      	sub	sp, #8
 800f464:	2300      	movs	r3, #0
 800f466:	9301      	str	r3, [sp, #4]
 800f468:	b1b8      	cbz	r0, 800f49a <rcl_get_localhost_only+0x3a>
 800f46a:	4604      	mov	r4, r0
 800f46c:	a901      	add	r1, sp, #4
 800f46e:	480c      	ldr	r0, [pc, #48]	@ (800f4a0 <rcl_get_localhost_only+0x40>)
 800f470:	f002 fb12 	bl	8011a98 <rcutils_get_env>
 800f474:	b110      	cbz	r0, 800f47c <rcl_get_localhost_only+0x1c>
 800f476:	2001      	movs	r0, #1
 800f478:	b002      	add	sp, #8
 800f47a:	bd10      	pop	{r4, pc}
 800f47c:	9b01      	ldr	r3, [sp, #4]
 800f47e:	b113      	cbz	r3, 800f486 <rcl_get_localhost_only+0x26>
 800f480:	781a      	ldrb	r2, [r3, #0]
 800f482:	2a31      	cmp	r2, #49	@ 0x31
 800f484:	d004      	beq.n	800f490 <rcl_get_localhost_only+0x30>
 800f486:	2302      	movs	r3, #2
 800f488:	2000      	movs	r0, #0
 800f48a:	7023      	strb	r3, [r4, #0]
 800f48c:	b002      	add	sp, #8
 800f48e:	bd10      	pop	{r4, pc}
 800f490:	785b      	ldrb	r3, [r3, #1]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d1f7      	bne.n	800f486 <rcl_get_localhost_only+0x26>
 800f496:	2301      	movs	r3, #1
 800f498:	e7f6      	b.n	800f488 <rcl_get_localhost_only+0x28>
 800f49a:	200b      	movs	r0, #11
 800f49c:	b002      	add	sp, #8
 800f49e:	bd10      	pop	{r4, pc}
 800f4a0:	08017754 	.word	0x08017754

0800f4a4 <rcl_get_zero_initialized_node>:
 800f4a4:	4a03      	ldr	r2, [pc, #12]	@ (800f4b4 <rcl_get_zero_initialized_node+0x10>)
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f4ac:	e883 0003 	stmia.w	r3, {r0, r1}
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	4770      	bx	lr
 800f4b4:	0801777c 	.word	0x0801777c

0800f4b8 <rcl_node_init>:
 800f4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4bc:	b0a9      	sub	sp, #164	@ 0xa4
 800f4be:	4604      	mov	r4, r0
 800f4c0:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 800f4c4:	a823      	add	r0, sp, #140	@ 0x8c
 800f4c6:	460e      	mov	r6, r1
 800f4c8:	4615      	mov	r5, r2
 800f4ca:	461f      	mov	r7, r3
 800f4cc:	f006 f8a2 	bl	8015614 <rcl_guard_condition_get_default_options>
 800f4d0:	f1b8 0f00 	cmp.w	r8, #0
 800f4d4:	f000 80e6 	beq.w	800f6a4 <rcl_node_init+0x1ec>
 800f4d8:	4640      	mov	r0, r8
 800f4da:	f7fb ffad 	bl	800b438 <rcutils_allocator_is_valid>
 800f4de:	2800      	cmp	r0, #0
 800f4e0:	f000 80e0 	beq.w	800f6a4 <rcl_node_init+0x1ec>
 800f4e4:	2e00      	cmp	r6, #0
 800f4e6:	f000 80dd 	beq.w	800f6a4 <rcl_node_init+0x1ec>
 800f4ea:	2d00      	cmp	r5, #0
 800f4ec:	f000 80da 	beq.w	800f6a4 <rcl_node_init+0x1ec>
 800f4f0:	2c00      	cmp	r4, #0
 800f4f2:	f000 80d7 	beq.w	800f6a4 <rcl_node_init+0x1ec>
 800f4f6:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800f4fa:	f1b9 0f00 	cmp.w	r9, #0
 800f4fe:	f040 80fd 	bne.w	800f6fc <rcl_node_init+0x244>
 800f502:	2f00      	cmp	r7, #0
 800f504:	f000 80ce 	beq.w	800f6a4 <rcl_node_init+0x1ec>
 800f508:	4638      	mov	r0, r7
 800f50a:	f7ff fd41 	bl	800ef90 <rcl_context_is_valid>
 800f50e:	4682      	mov	sl, r0
 800f510:	2800      	cmp	r0, #0
 800f512:	f000 80cd 	beq.w	800f6b0 <rcl_node_init+0x1f8>
 800f516:	464a      	mov	r2, r9
 800f518:	a922      	add	r1, sp, #136	@ 0x88
 800f51a:	4630      	mov	r0, r6
 800f51c:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 800f520:	f002 ff18 	bl	8012354 <rmw_validate_node_name>
 800f524:	4681      	mov	r9, r0
 800f526:	2800      	cmp	r0, #0
 800f528:	f040 80be 	bne.w	800f6a8 <rcl_node_init+0x1f0>
 800f52c:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800f52e:	2800      	cmp	r0, #0
 800f530:	f040 80f0 	bne.w	800f714 <rcl_node_init+0x25c>
 800f534:	4628      	mov	r0, r5
 800f536:	f7f0 fe5d 	bl	80001f4 <strlen>
 800f53a:	2800      	cmp	r0, #0
 800f53c:	f040 80bb 	bne.w	800f6b6 <rcl_node_init+0x1fe>
 800f540:	4d7c      	ldr	r5, [pc, #496]	@ (800f734 <rcl_node_init+0x27c>)
 800f542:	a922      	add	r1, sp, #136	@ 0x88
 800f544:	2200      	movs	r2, #0
 800f546:	4628      	mov	r0, r5
 800f548:	f002 fee6 	bl	8012318 <rmw_validate_namespace>
 800f54c:	4681      	mov	r9, r0
 800f54e:	2800      	cmp	r0, #0
 800f550:	f040 80aa 	bne.w	800f6a8 <rcl_node_init+0x1f0>
 800f554:	4682      	mov	sl, r0
 800f556:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800f558:	2800      	cmp	r0, #0
 800f55a:	f040 80e0 	bne.w	800f71e <rcl_node_init+0x266>
 800f55e:	f8d8 3000 	ldr.w	r3, [r8]
 800f562:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f566:	2078      	movs	r0, #120	@ 0x78
 800f568:	4798      	blx	r3
 800f56a:	4681      	mov	r9, r0
 800f56c:	6060      	str	r0, [r4, #4]
 800f56e:	2800      	cmp	r0, #0
 800f570:	f000 80ca 	beq.w	800f708 <rcl_node_init+0x250>
 800f574:	2200      	movs	r2, #0
 800f576:	2300      	movs	r3, #0
 800f578:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 800f57c:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 800f580:	a808      	add	r0, sp, #32
 800f582:	f000 f907 	bl	800f794 <rcl_node_get_default_options>
 800f586:	a908      	add	r1, sp, #32
 800f588:	4648      	mov	r0, r9
 800f58a:	2268      	movs	r2, #104	@ 0x68
 800f58c:	f006 ff21 	bl	80163d2 <memcpy>
 800f590:	6861      	ldr	r1, [r4, #4]
 800f592:	6027      	str	r7, [r4, #0]
 800f594:	4640      	mov	r0, r8
 800f596:	f000 f90b 	bl	800f7b0 <rcl_node_options_copy>
 800f59a:	2800      	cmp	r0, #0
 800f59c:	d158      	bne.n	800f650 <rcl_node_init+0x198>
 800f59e:	4628      	mov	r0, r5
 800f5a0:	f7f0 fe28 	bl	80001f4 <strlen>
 800f5a4:	4428      	add	r0, r5
 800f5a6:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800f5aa:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800f5ae:	2b2f      	cmp	r3, #47	@ 0x2f
 800f5b0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f5b4:	9300      	str	r3, [sp, #0]
 800f5b6:	bf0c      	ite	eq
 800f5b8:	4b5f      	ldreq	r3, [pc, #380]	@ (800f738 <rcl_node_init+0x280>)
 800f5ba:	4b60      	ldrne	r3, [pc, #384]	@ (800f73c <rcl_node_init+0x284>)
 800f5bc:	9302      	str	r3, [sp, #8]
 800f5be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f5c2:	9301      	str	r3, [sp, #4]
 800f5c4:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800f5c8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800f5cc:	f002 fa8c 	bl	8011ae8 <rcutils_format_string_limit>
 800f5d0:	6823      	ldr	r3, [r4, #0]
 800f5d2:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800f5d6:	6818      	ldr	r0, [r3, #0]
 800f5d8:	4631      	mov	r1, r6
 800f5da:	3028      	adds	r0, #40	@ 0x28
 800f5dc:	462a      	mov	r2, r5
 800f5de:	6866      	ldr	r6, [r4, #4]
 800f5e0:	f003 fad0 	bl	8012b84 <rmw_create_node>
 800f5e4:	6863      	ldr	r3, [r4, #4]
 800f5e6:	66b0      	str	r0, [r6, #104]	@ 0x68
 800f5e8:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800f5ea:	2800      	cmp	r0, #0
 800f5ec:	d032      	beq.n	800f654 <rcl_node_init+0x19c>
 800f5ee:	f003 fb5d 	bl	8012cac <rmw_node_get_graph_guard_condition>
 800f5f2:	4681      	mov	r9, r0
 800f5f4:	b360      	cbz	r0, 800f650 <rcl_node_init+0x198>
 800f5f6:	f8d8 3000 	ldr.w	r3, [r8]
 800f5fa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f5fe:	6866      	ldr	r6, [r4, #4]
 800f600:	2008      	movs	r0, #8
 800f602:	4798      	blx	r3
 800f604:	6863      	ldr	r3, [r4, #4]
 800f606:	66f0      	str	r0, [r6, #108]	@ 0x6c
 800f608:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 800f60c:	f1bb 0f00 	cmp.w	fp, #0
 800f610:	d020      	beq.n	800f654 <rcl_node_init+0x19c>
 800f612:	a806      	add	r0, sp, #24
 800f614:	f005 ff6e 	bl	80154f4 <rcl_get_zero_initialized_guard_condition>
 800f618:	a806      	add	r0, sp, #24
 800f61a:	c803      	ldmia	r0, {r0, r1}
 800f61c:	6863      	ldr	r3, [r4, #4]
 800f61e:	46c4      	mov	ip, r8
 800f620:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 800f624:	e88b 0003 	stmia.w	fp, {r0, r1}
 800f628:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f62c:	ae23      	add	r6, sp, #140	@ 0x8c
 800f62e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800f630:	f8dc 3000 	ldr.w	r3, [ip]
 800f634:	6033      	str	r3, [r6, #0]
 800f636:	ab28      	add	r3, sp, #160	@ 0xa0
 800f638:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800f63c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f640:	4649      	mov	r1, r9
 800f642:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f644:	463a      	mov	r2, r7
 800f646:	4670      	mov	r0, lr
 800f648:	f005 ff5e 	bl	8015508 <rcl_guard_condition_init_from_rmw>
 800f64c:	4681      	mov	r9, r0
 800f64e:	b328      	cbz	r0, 800f69c <rcl_node_init+0x1e4>
 800f650:	6863      	ldr	r3, [r4, #4]
 800f652:	b1f3      	cbz	r3, 800f692 <rcl_node_init+0x1da>
 800f654:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800f656:	b128      	cbz	r0, 800f664 <rcl_node_init+0x1ac>
 800f658:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f65c:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f660:	4798      	blx	r3
 800f662:	6863      	ldr	r3, [r4, #4]
 800f664:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800f666:	b110      	cbz	r0, 800f66e <rcl_node_init+0x1b6>
 800f668:	f003 faa4 	bl	8012bb4 <rmw_destroy_node>
 800f66c:	6863      	ldr	r3, [r4, #4]
 800f66e:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800f670:	b148      	cbz	r0, 800f686 <rcl_node_init+0x1ce>
 800f672:	f005 ffa9 	bl	80155c8 <rcl_guard_condition_fini>
 800f676:	6863      	ldr	r3, [r4, #4]
 800f678:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f67c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800f67e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f682:	4798      	blx	r3
 800f684:	6863      	ldr	r3, [r4, #4]
 800f686:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f68a:	4618      	mov	r0, r3
 800f68c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f690:	4798      	blx	r3
 800f692:	2300      	movs	r3, #0
 800f694:	e9c4 3300 	strd	r3, r3, [r4]
 800f698:	f04f 0901 	mov.w	r9, #1
 800f69c:	f1ba 0f00 	cmp.w	sl, #0
 800f6a0:	d125      	bne.n	800f6ee <rcl_node_init+0x236>
 800f6a2:	e001      	b.n	800f6a8 <rcl_node_init+0x1f0>
 800f6a4:	f04f 090b 	mov.w	r9, #11
 800f6a8:	4648      	mov	r0, r9
 800f6aa:	b029      	add	sp, #164	@ 0xa4
 800f6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6b0:	f04f 0965 	mov.w	r9, #101	@ 0x65
 800f6b4:	e7f8      	b.n	800f6a8 <rcl_node_init+0x1f0>
 800f6b6:	782b      	ldrb	r3, [r5, #0]
 800f6b8:	2b2f      	cmp	r3, #47	@ 0x2f
 800f6ba:	f43f af42 	beq.w	800f542 <rcl_node_init+0x8a>
 800f6be:	9503      	str	r5, [sp, #12]
 800f6c0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f6c4:	9300      	str	r3, [sp, #0]
 800f6c6:	4b1e      	ldr	r3, [pc, #120]	@ (800f740 <rcl_node_init+0x288>)
 800f6c8:	9302      	str	r3, [sp, #8]
 800f6ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f6ce:	9301      	str	r3, [sp, #4]
 800f6d0:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800f6d4:	f002 fa08 	bl	8011ae8 <rcutils_format_string_limit>
 800f6d8:	4605      	mov	r5, r0
 800f6da:	b340      	cbz	r0, 800f72e <rcl_node_init+0x276>
 800f6dc:	2200      	movs	r2, #0
 800f6de:	a922      	add	r1, sp, #136	@ 0x88
 800f6e0:	9222      	str	r2, [sp, #136]	@ 0x88
 800f6e2:	f002 fe19 	bl	8012318 <rmw_validate_namespace>
 800f6e6:	4681      	mov	r9, r0
 800f6e8:	2800      	cmp	r0, #0
 800f6ea:	f43f af34 	beq.w	800f556 <rcl_node_init+0x9e>
 800f6ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f6f2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f6f6:	4628      	mov	r0, r5
 800f6f8:	4798      	blx	r3
 800f6fa:	e7d5      	b.n	800f6a8 <rcl_node_init+0x1f0>
 800f6fc:	f04f 0964 	mov.w	r9, #100	@ 0x64
 800f700:	4648      	mov	r0, r9
 800f702:	b029      	add	sp, #164	@ 0xa4
 800f704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f708:	f04f 090a 	mov.w	r9, #10
 800f70c:	f1ba 0f00 	cmp.w	sl, #0
 800f710:	d1ed      	bne.n	800f6ee <rcl_node_init+0x236>
 800f712:	e7c9      	b.n	800f6a8 <rcl_node_init+0x1f0>
 800f714:	f002 fe70 	bl	80123f8 <rmw_node_name_validation_result_string>
 800f718:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 800f71c:	e7c4      	b.n	800f6a8 <rcl_node_init+0x1f0>
 800f71e:	f002 fe0d 	bl	801233c <rmw_namespace_validation_result_string>
 800f722:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 800f726:	f1ba 0f00 	cmp.w	sl, #0
 800f72a:	d1e0      	bne.n	800f6ee <rcl_node_init+0x236>
 800f72c:	e7bc      	b.n	800f6a8 <rcl_node_init+0x1f0>
 800f72e:	f04f 090a 	mov.w	r9, #10
 800f732:	e7b9      	b.n	800f6a8 <rcl_node_init+0x1f0>
 800f734:	0801776c 	.word	0x0801776c
 800f738:	080175fc 	.word	0x080175fc
 800f73c:	08017774 	.word	0x08017774
 800f740:	08017770 	.word	0x08017770

0800f744 <rcl_node_is_valid>:
 800f744:	b130      	cbz	r0, 800f754 <rcl_node_is_valid+0x10>
 800f746:	6843      	ldr	r3, [r0, #4]
 800f748:	b123      	cbz	r3, 800f754 <rcl_node_is_valid+0x10>
 800f74a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f74c:	b113      	cbz	r3, 800f754 <rcl_node_is_valid+0x10>
 800f74e:	6800      	ldr	r0, [r0, #0]
 800f750:	f7ff bc1e 	b.w	800ef90 <rcl_context_is_valid>
 800f754:	2000      	movs	r0, #0
 800f756:	4770      	bx	lr

0800f758 <rcl_node_get_name>:
 800f758:	b120      	cbz	r0, 800f764 <rcl_node_get_name+0xc>
 800f75a:	6840      	ldr	r0, [r0, #4]
 800f75c:	b110      	cbz	r0, 800f764 <rcl_node_get_name+0xc>
 800f75e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800f760:	b100      	cbz	r0, 800f764 <rcl_node_get_name+0xc>
 800f762:	6880      	ldr	r0, [r0, #8]
 800f764:	4770      	bx	lr
 800f766:	bf00      	nop

0800f768 <rcl_node_get_namespace>:
 800f768:	b120      	cbz	r0, 800f774 <rcl_node_get_namespace+0xc>
 800f76a:	6840      	ldr	r0, [r0, #4]
 800f76c:	b110      	cbz	r0, 800f774 <rcl_node_get_namespace+0xc>
 800f76e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800f770:	b100      	cbz	r0, 800f774 <rcl_node_get_namespace+0xc>
 800f772:	68c0      	ldr	r0, [r0, #12]
 800f774:	4770      	bx	lr
 800f776:	bf00      	nop

0800f778 <rcl_node_get_options>:
 800f778:	b128      	cbz	r0, 800f786 <rcl_node_get_options+0xe>
 800f77a:	6840      	ldr	r0, [r0, #4]
 800f77c:	b118      	cbz	r0, 800f786 <rcl_node_get_options+0xe>
 800f77e:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800f780:	2b00      	cmp	r3, #0
 800f782:	bf08      	it	eq
 800f784:	2000      	moveq	r0, #0
 800f786:	4770      	bx	lr

0800f788 <rcl_node_get_rmw_handle>:
 800f788:	b110      	cbz	r0, 800f790 <rcl_node_get_rmw_handle+0x8>
 800f78a:	6840      	ldr	r0, [r0, #4]
 800f78c:	b100      	cbz	r0, 800f790 <rcl_node_get_rmw_handle+0x8>
 800f78e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800f790:	4770      	bx	lr
 800f792:	bf00      	nop

0800f794 <rcl_node_get_default_options>:
 800f794:	b510      	push	{r4, lr}
 800f796:	2268      	movs	r2, #104	@ 0x68
 800f798:	4604      	mov	r4, r0
 800f79a:	2100      	movs	r1, #0
 800f79c:	f006 fd50 	bl	8016240 <memset>
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	f7fb fe3b 	bl	800b41c <rcutils_get_default_allocator>
 800f7a6:	2301      	movs	r3, #1
 800f7a8:	7523      	strb	r3, [r4, #20]
 800f7aa:	4620      	mov	r0, r4
 800f7ac:	bd10      	pop	{r4, pc}
 800f7ae:	bf00      	nop

0800f7b0 <rcl_node_options_copy>:
 800f7b0:	b1d0      	cbz	r0, 800f7e8 <rcl_node_options_copy+0x38>
 800f7b2:	b570      	push	{r4, r5, r6, lr}
 800f7b4:	460c      	mov	r4, r1
 800f7b6:	b1a9      	cbz	r1, 800f7e4 <rcl_node_options_copy+0x34>
 800f7b8:	4288      	cmp	r0, r1
 800f7ba:	4684      	mov	ip, r0
 800f7bc:	d012      	beq.n	800f7e4 <rcl_node_options_copy+0x34>
 800f7be:	4605      	mov	r5, r0
 800f7c0:	8a86      	ldrh	r6, [r0, #20]
 800f7c2:	468e      	mov	lr, r1
 800f7c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f7c6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f7ca:	682b      	ldr	r3, [r5, #0]
 800f7cc:	f8ce 3000 	str.w	r3, [lr]
 800f7d0:	f10c 0118 	add.w	r1, ip, #24
 800f7d4:	2250      	movs	r2, #80	@ 0x50
 800f7d6:	82a6      	strh	r6, [r4, #20]
 800f7d8:	f104 0018 	add.w	r0, r4, #24
 800f7dc:	f006 fdf9 	bl	80163d2 <memcpy>
 800f7e0:	2000      	movs	r0, #0
 800f7e2:	bd70      	pop	{r4, r5, r6, pc}
 800f7e4:	200b      	movs	r0, #11
 800f7e6:	bd70      	pop	{r4, r5, r6, pc}
 800f7e8:	200b      	movs	r0, #11
 800f7ea:	4770      	bx	lr

0800f7ec <rcl_node_resolve_name>:
 800f7ec:	b082      	sub	sp, #8
 800f7ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7f2:	b091      	sub	sp, #68	@ 0x44
 800f7f4:	ac1a      	add	r4, sp, #104	@ 0x68
 800f7f6:	e884 000c 	stmia.w	r4, {r2, r3}
 800f7fa:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 800f7fe:	2800      	cmp	r0, #0
 800f800:	d03b      	beq.n	800f87a <rcl_node_resolve_name+0x8e>
 800f802:	460c      	mov	r4, r1
 800f804:	4605      	mov	r5, r0
 800f806:	f7ff ffb7 	bl	800f778 <rcl_node_get_options>
 800f80a:	2800      	cmp	r0, #0
 800f80c:	d037      	beq.n	800f87e <rcl_node_resolve_name+0x92>
 800f80e:	4628      	mov	r0, r5
 800f810:	f7ff ffa2 	bl	800f758 <rcl_node_get_name>
 800f814:	4606      	mov	r6, r0
 800f816:	4628      	mov	r0, r5
 800f818:	f7ff ffa6 	bl	800f768 <rcl_node_get_namespace>
 800f81c:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 800f820:	4681      	mov	r9, r0
 800f822:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f826:	ad0b      	add	r5, sp, #44	@ 0x2c
 800f828:	46ac      	mov	ip, r5
 800f82a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f82e:	f8de 3000 	ldr.w	r3, [lr]
 800f832:	f8cc 3000 	str.w	r3, [ip]
 800f836:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f838:	b1fb      	cbz	r3, 800f87a <rcl_node_resolve_name+0x8e>
 800f83a:	468a      	mov	sl, r1
 800f83c:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 800f840:	f002 faaa 	bl	8011d98 <rcutils_get_zero_initialized_string_map>
 800f844:	ab10      	add	r3, sp, #64	@ 0x40
 800f846:	9008      	str	r0, [sp, #32]
 800f848:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800f84c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f850:	2100      	movs	r1, #0
 800f852:	e895 000c 	ldmia.w	r5, {r2, r3}
 800f856:	a808      	add	r0, sp, #32
 800f858:	f002 fb16 	bl	8011e88 <rcutils_string_map_init>
 800f85c:	4607      	mov	r7, r0
 800f85e:	b180      	cbz	r0, 800f882 <rcl_node_resolve_name+0x96>
 800f860:	f7fb fdf8 	bl	800b454 <rcutils_get_error_string>
 800f864:	f7fb fe0c 	bl	800b480 <rcutils_reset_error>
 800f868:	2f0a      	cmp	r7, #10
 800f86a:	bf18      	it	ne
 800f86c:	2701      	movne	r7, #1
 800f86e:	4638      	mov	r0, r7
 800f870:	b011      	add	sp, #68	@ 0x44
 800f872:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f876:	b002      	add	sp, #8
 800f878:	4770      	bx	lr
 800f87a:	270b      	movs	r7, #11
 800f87c:	e7f7      	b.n	800f86e <rcl_node_resolve_name+0x82>
 800f87e:	2701      	movs	r7, #1
 800f880:	e7f5      	b.n	800f86e <rcl_node_resolve_name+0x82>
 800f882:	9009      	str	r0, [sp, #36]	@ 0x24
 800f884:	9007      	str	r0, [sp, #28]
 800f886:	a808      	add	r0, sp, #32
 800f888:	f005 fe2e 	bl	80154e8 <rcl_get_default_topic_name_substitutions>
 800f88c:	4607      	mov	r7, r0
 800f88e:	b1a8      	cbz	r0, 800f8bc <rcl_node_resolve_name+0xd0>
 800f890:	280a      	cmp	r0, #10
 800f892:	9c07      	ldr	r4, [sp, #28]
 800f894:	d000      	beq.n	800f898 <rcl_node_resolve_name+0xac>
 800f896:	2701      	movs	r7, #1
 800f898:	a808      	add	r0, sp, #32
 800f89a:	f002 fb35 	bl	8011f08 <rcutils_string_map_fini>
 800f89e:	2800      	cmp	r0, #0
 800f8a0:	d13d      	bne.n	800f91e <rcl_node_resolve_name+0x132>
 800f8a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f8a4:	4659      	mov	r1, fp
 800f8a6:	47d0      	blx	sl
 800f8a8:	4659      	mov	r1, fp
 800f8aa:	4620      	mov	r0, r4
 800f8ac:	47d0      	blx	sl
 800f8ae:	f1b8 0f00 	cmp.w	r8, #0
 800f8b2:	d0dc      	beq.n	800f86e <rcl_node_resolve_name+0x82>
 800f8b4:	2f67      	cmp	r7, #103	@ 0x67
 800f8b6:	bf08      	it	eq
 800f8b8:	2768      	moveq	r7, #104	@ 0x68
 800f8ba:	e7d8      	b.n	800f86e <rcl_node_resolve_name+0x82>
 800f8bc:	ab09      	add	r3, sp, #36	@ 0x24
 800f8be:	9305      	str	r3, [sp, #20]
 800f8c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f8c2:	46ec      	mov	ip, sp
 800f8c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f8c8:	682b      	ldr	r3, [r5, #0]
 800f8ca:	f8cc 3000 	str.w	r3, [ip]
 800f8ce:	464a      	mov	r2, r9
 800f8d0:	4631      	mov	r1, r6
 800f8d2:	4620      	mov	r0, r4
 800f8d4:	ab08      	add	r3, sp, #32
 800f8d6:	f005 fca9 	bl	801522c <rcl_expand_topic_name>
 800f8da:	4607      	mov	r7, r0
 800f8dc:	b9b8      	cbnz	r0, 800f90e <rcl_node_resolve_name+0x122>
 800f8de:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800f8e0:	9009      	str	r0, [sp, #36]	@ 0x24
 800f8e2:	4602      	mov	r2, r0
 800f8e4:	a90a      	add	r1, sp, #40	@ 0x28
 800f8e6:	4620      	mov	r0, r4
 800f8e8:	f002 fc52 	bl	8012190 <rmw_validate_full_topic_name>
 800f8ec:	b988      	cbnz	r0, 800f912 <rcl_node_resolve_name+0x126>
 800f8ee:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800f8f0:	b9d5      	cbnz	r5, 800f928 <rcl_node_resolve_name+0x13c>
 800f8f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f8f4:	a808      	add	r0, sp, #32
 800f8f6:	601c      	str	r4, [r3, #0]
 800f8f8:	f002 fb06 	bl	8011f08 <rcutils_string_map_fini>
 800f8fc:	4607      	mov	r7, r0
 800f8fe:	b1a8      	cbz	r0, 800f92c <rcl_node_resolve_name+0x140>
 800f900:	f7fb fda8 	bl	800b454 <rcutils_get_error_string>
 800f904:	462c      	mov	r4, r5
 800f906:	f7fb fdbb 	bl	800b480 <rcutils_reset_error>
 800f90a:	2701      	movs	r7, #1
 800f90c:	e7c9      	b.n	800f8a2 <rcl_node_resolve_name+0xb6>
 800f90e:	9c07      	ldr	r4, [sp, #28]
 800f910:	e7c2      	b.n	800f898 <rcl_node_resolve_name+0xac>
 800f912:	f7fb fd9f 	bl	800b454 <rcutils_get_error_string>
 800f916:	2701      	movs	r7, #1
 800f918:	f7fb fdb2 	bl	800b480 <rcutils_reset_error>
 800f91c:	e7bc      	b.n	800f898 <rcl_node_resolve_name+0xac>
 800f91e:	f7fb fd99 	bl	800b454 <rcutils_get_error_string>
 800f922:	f7fb fdad 	bl	800b480 <rcutils_reset_error>
 800f926:	e7bc      	b.n	800f8a2 <rcl_node_resolve_name+0xb6>
 800f928:	2767      	movs	r7, #103	@ 0x67
 800f92a:	e7b5      	b.n	800f898 <rcl_node_resolve_name+0xac>
 800f92c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f92e:	4659      	mov	r1, fp
 800f930:	47d0      	blx	sl
 800f932:	4659      	mov	r1, fp
 800f934:	4638      	mov	r0, r7
 800f936:	47d0      	blx	sl
 800f938:	e799      	b.n	800f86e <rcl_node_resolve_name+0x82>
 800f93a:	bf00      	nop

0800f93c <exact_match_lookup>:
 800f93c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f93e:	f102 0708 	add.w	r7, r2, #8
 800f942:	460b      	mov	r3, r1
 800f944:	4614      	mov	r4, r2
 800f946:	4606      	mov	r6, r0
 800f948:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800f94c:	b085      	sub	sp, #20
 800f94e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f952:	4618      	mov	r0, r3
 800f954:	4919      	ldr	r1, [pc, #100]	@ (800f9bc <exact_match_lookup+0x80>)
 800f956:	e894 000c 	ldmia.w	r4, {r2, r3}
 800f95a:	f002 f8b7 	bl	8011acc <rcutils_join_path>
 800f95e:	7833      	ldrb	r3, [r6, #0]
 800f960:	2b2f      	cmp	r3, #47	@ 0x2f
 800f962:	4605      	mov	r5, r0
 800f964:	d023      	beq.n	800f9ae <exact_match_lookup+0x72>
 800f966:	f104 030c 	add.w	r3, r4, #12
 800f96a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f96e:	e88d 0003 	stmia.w	sp, {r0, r1}
 800f972:	1c70      	adds	r0, r6, #1
 800f974:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800f978:	f002 f8ae 	bl	8011ad8 <rcutils_to_native_path>
 800f97c:	4606      	mov	r6, r0
 800f97e:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800f982:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800f986:	4631      	mov	r1, r6
 800f988:	e894 000c 	ldmia.w	r4, {r2, r3}
 800f98c:	4628      	mov	r0, r5
 800f98e:	f002 f89d 	bl	8011acc <rcutils_join_path>
 800f992:	6862      	ldr	r2, [r4, #4]
 800f994:	6921      	ldr	r1, [r4, #16]
 800f996:	4603      	mov	r3, r0
 800f998:	4630      	mov	r0, r6
 800f99a:	461e      	mov	r6, r3
 800f99c:	4790      	blx	r2
 800f99e:	4628      	mov	r0, r5
 800f9a0:	6863      	ldr	r3, [r4, #4]
 800f9a2:	6921      	ldr	r1, [r4, #16]
 800f9a4:	4798      	blx	r3
 800f9a6:	4635      	mov	r5, r6
 800f9a8:	4628      	mov	r0, r5
 800f9aa:	b005      	add	sp, #20
 800f9ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9ae:	7873      	ldrb	r3, [r6, #1]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d1d8      	bne.n	800f966 <exact_match_lookup+0x2a>
 800f9b4:	4628      	mov	r0, r5
 800f9b6:	b005      	add	sp, #20
 800f9b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9ba:	bf00      	nop
 800f9bc:	080177c0 	.word	0x080177c0

0800f9c0 <rcl_get_secure_root>:
 800f9c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f9c4:	b085      	sub	sp, #20
 800f9c6:	b168      	cbz	r0, 800f9e4 <rcl_get_secure_root+0x24>
 800f9c8:	4607      	mov	r7, r0
 800f9ca:	4608      	mov	r0, r1
 800f9cc:	460c      	mov	r4, r1
 800f9ce:	f7fb fd33 	bl	800b438 <rcutils_allocator_is_valid>
 800f9d2:	b138      	cbz	r0, 800f9e4 <rcl_get_secure_root+0x24>
 800f9d4:	2300      	movs	r3, #0
 800f9d6:	482d      	ldr	r0, [pc, #180]	@ (800fa8c <rcl_get_secure_root+0xcc>)
 800f9d8:	9303      	str	r3, [sp, #12]
 800f9da:	a903      	add	r1, sp, #12
 800f9dc:	f002 f85c 	bl	8011a98 <rcutils_get_env>
 800f9e0:	4605      	mov	r5, r0
 800f9e2:	b120      	cbz	r0, 800f9ee <rcl_get_secure_root+0x2e>
 800f9e4:	2500      	movs	r5, #0
 800f9e6:	4628      	mov	r0, r5
 800f9e8:	b005      	add	sp, #20
 800f9ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f9ee:	9b03      	ldr	r3, [sp, #12]
 800f9f0:	781a      	ldrb	r2, [r3, #0]
 800f9f2:	2a00      	cmp	r2, #0
 800f9f4:	d0f6      	beq.n	800f9e4 <rcl_get_secure_root+0x24>
 800f9f6:	f104 090c 	add.w	r9, r4, #12
 800f9fa:	e899 0003 	ldmia.w	r9, {r0, r1}
 800f9fe:	e88d 0003 	stmia.w	sp, {r0, r1}
 800fa02:	4618      	mov	r0, r3
 800fa04:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800fa08:	f002 f988 	bl	8011d1c <rcutils_strdup>
 800fa0c:	4680      	mov	r8, r0
 800fa0e:	2800      	cmp	r0, #0
 800fa10:	d0e8      	beq.n	800f9e4 <rcl_get_secure_root+0x24>
 800fa12:	481f      	ldr	r0, [pc, #124]	@ (800fa90 <rcl_get_secure_root+0xd0>)
 800fa14:	9503      	str	r5, [sp, #12]
 800fa16:	a903      	add	r1, sp, #12
 800fa18:	f002 f83e 	bl	8011a98 <rcutils_get_env>
 800fa1c:	b160      	cbz	r0, 800fa38 <rcl_get_secure_root+0x78>
 800fa1e:	2600      	movs	r6, #0
 800fa20:	6863      	ldr	r3, [r4, #4]
 800fa22:	6921      	ldr	r1, [r4, #16]
 800fa24:	4630      	mov	r0, r6
 800fa26:	4798      	blx	r3
 800fa28:	4640      	mov	r0, r8
 800fa2a:	6863      	ldr	r3, [r4, #4]
 800fa2c:	6921      	ldr	r1, [r4, #16]
 800fa2e:	4798      	blx	r3
 800fa30:	4628      	mov	r0, r5
 800fa32:	b005      	add	sp, #20
 800fa34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa38:	9b03      	ldr	r3, [sp, #12]
 800fa3a:	781e      	ldrb	r6, [r3, #0]
 800fa3c:	b1f6      	cbz	r6, 800fa7c <rcl_get_secure_root+0xbc>
 800fa3e:	e899 0003 	ldmia.w	r9, {r0, r1}
 800fa42:	e88d 0003 	stmia.w	sp, {r0, r1}
 800fa46:	4618      	mov	r0, r3
 800fa48:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800fa4c:	f002 f966 	bl	8011d1c <rcutils_strdup>
 800fa50:	4606      	mov	r6, r0
 800fa52:	2800      	cmp	r0, #0
 800fa54:	d0e3      	beq.n	800fa1e <rcl_get_secure_root+0x5e>
 800fa56:	4622      	mov	r2, r4
 800fa58:	4641      	mov	r1, r8
 800fa5a:	f7ff ff6f 	bl	800f93c <exact_match_lookup>
 800fa5e:	4605      	mov	r5, r0
 800fa60:	2d00      	cmp	r5, #0
 800fa62:	d0dd      	beq.n	800fa20 <rcl_get_secure_root+0x60>
 800fa64:	4628      	mov	r0, r5
 800fa66:	f002 f82f 	bl	8011ac8 <rcutils_is_directory>
 800fa6a:	4603      	mov	r3, r0
 800fa6c:	2800      	cmp	r0, #0
 800fa6e:	d1d7      	bne.n	800fa20 <rcl_get_secure_root+0x60>
 800fa70:	4628      	mov	r0, r5
 800fa72:	6921      	ldr	r1, [r4, #16]
 800fa74:	461d      	mov	r5, r3
 800fa76:	6863      	ldr	r3, [r4, #4]
 800fa78:	4798      	blx	r3
 800fa7a:	e7d1      	b.n	800fa20 <rcl_get_secure_root+0x60>
 800fa7c:	4622      	mov	r2, r4
 800fa7e:	4638      	mov	r0, r7
 800fa80:	4641      	mov	r1, r8
 800fa82:	f7ff ff5b 	bl	800f93c <exact_match_lookup>
 800fa86:	4605      	mov	r5, r0
 800fa88:	e7ea      	b.n	800fa60 <rcl_get_secure_root+0xa0>
 800fa8a:	bf00      	nop
 800fa8c:	080177cc 	.word	0x080177cc
 800fa90:	080177e4 	.word	0x080177e4

0800fa94 <rcl_get_security_options_from_environment>:
 800fa94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa98:	b082      	sub	sp, #8
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	4606      	mov	r6, r0
 800fa9e:	460f      	mov	r7, r1
 800faa0:	4820      	ldr	r0, [pc, #128]	@ (800fb24 <rcl_get_security_options_from_environment+0x90>)
 800faa2:	9301      	str	r3, [sp, #4]
 800faa4:	a901      	add	r1, sp, #4
 800faa6:	4690      	mov	r8, r2
 800faa8:	f001 fff6 	bl	8011a98 <rcutils_get_env>
 800faac:	b120      	cbz	r0, 800fab8 <rcl_get_security_options_from_environment+0x24>
 800faae:	2501      	movs	r5, #1
 800fab0:	4628      	mov	r0, r5
 800fab2:	b002      	add	sp, #8
 800fab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fab8:	491b      	ldr	r1, [pc, #108]	@ (800fb28 <rcl_get_security_options_from_environment+0x94>)
 800faba:	4604      	mov	r4, r0
 800fabc:	9801      	ldr	r0, [sp, #4]
 800fabe:	f7f0 fb8f 	bl	80001e0 <strcmp>
 800fac2:	4605      	mov	r5, r0
 800fac4:	b9e8      	cbnz	r0, 800fb02 <rcl_get_security_options_from_environment+0x6e>
 800fac6:	9001      	str	r0, [sp, #4]
 800fac8:	f1b8 0f00 	cmp.w	r8, #0
 800facc:	d020      	beq.n	800fb10 <rcl_get_security_options_from_environment+0x7c>
 800face:	4817      	ldr	r0, [pc, #92]	@ (800fb2c <rcl_get_security_options_from_environment+0x98>)
 800fad0:	a901      	add	r1, sp, #4
 800fad2:	f001 ffe1 	bl	8011a98 <rcutils_get_env>
 800fad6:	2800      	cmp	r0, #0
 800fad8:	d1e9      	bne.n	800faae <rcl_get_security_options_from_environment+0x1a>
 800fada:	4915      	ldr	r1, [pc, #84]	@ (800fb30 <rcl_get_security_options_from_environment+0x9c>)
 800fadc:	9801      	ldr	r0, [sp, #4]
 800fade:	f7f0 fb7f 	bl	80001e0 <strcmp>
 800fae2:	fab0 f080 	clz	r0, r0
 800fae6:	0940      	lsrs	r0, r0, #5
 800fae8:	f888 0000 	strb.w	r0, [r8]
 800faec:	4639      	mov	r1, r7
 800faee:	4630      	mov	r0, r6
 800faf0:	f7ff ff66 	bl	800f9c0 <rcl_get_secure_root>
 800faf4:	b170      	cbz	r0, 800fb14 <rcl_get_security_options_from_environment+0x80>
 800faf6:	f8c8 0004 	str.w	r0, [r8, #4]
 800fafa:	4628      	mov	r0, r5
 800fafc:	b002      	add	sp, #8
 800fafe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb02:	4625      	mov	r5, r4
 800fb04:	4628      	mov	r0, r5
 800fb06:	f888 4000 	strb.w	r4, [r8]
 800fb0a:	b002      	add	sp, #8
 800fb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb10:	250b      	movs	r5, #11
 800fb12:	e7cd      	b.n	800fab0 <rcl_get_security_options_from_environment+0x1c>
 800fb14:	f898 5000 	ldrb.w	r5, [r8]
 800fb18:	f1a5 0501 	sub.w	r5, r5, #1
 800fb1c:	fab5 f585 	clz	r5, r5
 800fb20:	096d      	lsrs	r5, r5, #5
 800fb22:	e7c5      	b.n	800fab0 <rcl_get_security_options_from_environment+0x1c>
 800fb24:	08017784 	.word	0x08017784
 800fb28:	08017798 	.word	0x08017798
 800fb2c:	080177a0 	.word	0x080177a0
 800fb30:	080177b8 	.word	0x080177b8

0800fb34 <rcl_service_get_rmw_handle>:
 800fb34:	b118      	cbz	r0, 800fb3e <rcl_service_get_rmw_handle+0xa>
 800fb36:	6800      	ldr	r0, [r0, #0]
 800fb38:	b108      	cbz	r0, 800fb3e <rcl_service_get_rmw_handle+0xa>
 800fb3a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 800fb3e:	4770      	bx	lr

0800fb40 <rcl_take_request>:
 800fb40:	b570      	push	{r4, r5, r6, lr}
 800fb42:	468e      	mov	lr, r1
 800fb44:	460c      	mov	r4, r1
 800fb46:	4616      	mov	r6, r2
 800fb48:	4605      	mov	r5, r0
 800fb4a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800fb4e:	b08c      	sub	sp, #48	@ 0x30
 800fb50:	f10d 0c18 	add.w	ip, sp, #24
 800fb54:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fb58:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800fb5c:	e88c 0003 	stmia.w	ip, {r0, r1}
 800fb60:	b30d      	cbz	r5, 800fba6 <rcl_take_request+0x66>
 800fb62:	682b      	ldr	r3, [r5, #0]
 800fb64:	b1fb      	cbz	r3, 800fba6 <rcl_take_request+0x66>
 800fb66:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 800fb6a:	b1e0      	cbz	r0, 800fba6 <rcl_take_request+0x66>
 800fb6c:	b336      	cbz	r6, 800fbbc <rcl_take_request+0x7c>
 800fb6e:	2300      	movs	r3, #0
 800fb70:	f88d 3007 	strb.w	r3, [sp, #7]
 800fb74:	4632      	mov	r2, r6
 800fb76:	f10d 0307 	add.w	r3, sp, #7
 800fb7a:	a902      	add	r1, sp, #8
 800fb7c:	f003 f8ea 	bl	8012d54 <rmw_take_request>
 800fb80:	4605      	mov	r5, r0
 800fb82:	b198      	cbz	r0, 800fbac <rcl_take_request+0x6c>
 800fb84:	280a      	cmp	r0, #10
 800fb86:	bf18      	it	ne
 800fb88:	2501      	movne	r5, #1
 800fb8a:	f10d 0e18 	add.w	lr, sp, #24
 800fb8e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800fb92:	46a4      	mov	ip, r4
 800fb94:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fb98:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800fb9c:	e88c 0003 	stmia.w	ip, {r0, r1}
 800fba0:	4628      	mov	r0, r5
 800fba2:	b00c      	add	sp, #48	@ 0x30
 800fba4:	bd70      	pop	{r4, r5, r6, pc}
 800fba6:	f44f 7516 	mov.w	r5, #600	@ 0x258
 800fbaa:	e7ee      	b.n	800fb8a <rcl_take_request+0x4a>
 800fbac:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fbb0:	f240 2359 	movw	r3, #601	@ 0x259
 800fbb4:	2a00      	cmp	r2, #0
 800fbb6:	bf08      	it	eq
 800fbb8:	461d      	moveq	r5, r3
 800fbba:	e7e6      	b.n	800fb8a <rcl_take_request+0x4a>
 800fbbc:	250b      	movs	r5, #11
 800fbbe:	e7e4      	b.n	800fb8a <rcl_take_request+0x4a>

0800fbc0 <rcl_send_response>:
 800fbc0:	b170      	cbz	r0, 800fbe0 <rcl_send_response+0x20>
 800fbc2:	6800      	ldr	r0, [r0, #0]
 800fbc4:	b160      	cbz	r0, 800fbe0 <rcl_send_response+0x20>
 800fbc6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 800fbca:	b148      	cbz	r0, 800fbe0 <rcl_send_response+0x20>
 800fbcc:	b159      	cbz	r1, 800fbe6 <rcl_send_response+0x26>
 800fbce:	b510      	push	{r4, lr}
 800fbd0:	b15a      	cbz	r2, 800fbea <rcl_send_response+0x2a>
 800fbd2:	f003 f91d 	bl	8012e10 <rmw_send_response>
 800fbd6:	b110      	cbz	r0, 800fbde <rcl_send_response+0x1e>
 800fbd8:	2802      	cmp	r0, #2
 800fbda:	bf18      	it	ne
 800fbdc:	2001      	movne	r0, #1
 800fbde:	bd10      	pop	{r4, pc}
 800fbe0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800fbe4:	4770      	bx	lr
 800fbe6:	200b      	movs	r0, #11
 800fbe8:	4770      	bx	lr
 800fbea:	200b      	movs	r0, #11
 800fbec:	bd10      	pop	{r4, pc}
 800fbee:	bf00      	nop

0800fbf0 <rcl_service_is_valid>:
 800fbf0:	b130      	cbz	r0, 800fc00 <rcl_service_is_valid+0x10>
 800fbf2:	6800      	ldr	r0, [r0, #0]
 800fbf4:	b120      	cbz	r0, 800fc00 <rcl_service_is_valid+0x10>
 800fbf6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 800fbfa:	3800      	subs	r0, #0
 800fbfc:	bf18      	it	ne
 800fbfe:	2001      	movne	r0, #1
 800fc00:	4770      	bx	lr
 800fc02:	bf00      	nop

0800fc04 <rcl_get_zero_initialized_subscription>:
 800fc04:	4b01      	ldr	r3, [pc, #4]	@ (800fc0c <rcl_get_zero_initialized_subscription+0x8>)
 800fc06:	6818      	ldr	r0, [r3, #0]
 800fc08:	4770      	bx	lr
 800fc0a:	bf00      	nop
 800fc0c:	08017804 	.word	0x08017804

0800fc10 <rcl_subscription_init>:
 800fc10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fc14:	b089      	sub	sp, #36	@ 0x24
 800fc16:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800fc18:	b1d6      	cbz	r6, 800fc50 <rcl_subscription_init+0x40>
 800fc1a:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800fc1e:	4604      	mov	r4, r0
 800fc20:	4648      	mov	r0, r9
 800fc22:	460d      	mov	r5, r1
 800fc24:	4690      	mov	r8, r2
 800fc26:	461f      	mov	r7, r3
 800fc28:	f7fb fc06 	bl	800b438 <rcutils_allocator_is_valid>
 800fc2c:	b180      	cbz	r0, 800fc50 <rcl_subscription_init+0x40>
 800fc2e:	b17c      	cbz	r4, 800fc50 <rcl_subscription_init+0x40>
 800fc30:	4628      	mov	r0, r5
 800fc32:	f7ff fd87 	bl	800f744 <rcl_node_is_valid>
 800fc36:	2800      	cmp	r0, #0
 800fc38:	d054      	beq.n	800fce4 <rcl_subscription_init+0xd4>
 800fc3a:	f1b8 0f00 	cmp.w	r8, #0
 800fc3e:	d007      	beq.n	800fc50 <rcl_subscription_init+0x40>
 800fc40:	b137      	cbz	r7, 800fc50 <rcl_subscription_init+0x40>
 800fc42:	6823      	ldr	r3, [r4, #0]
 800fc44:	b14b      	cbz	r3, 800fc5a <rcl_subscription_init+0x4a>
 800fc46:	2764      	movs	r7, #100	@ 0x64
 800fc48:	4638      	mov	r0, r7
 800fc4a:	b009      	add	sp, #36	@ 0x24
 800fc4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc50:	270b      	movs	r7, #11
 800fc52:	4638      	mov	r0, r7
 800fc54:	b009      	add	sp, #36	@ 0x24
 800fc56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc5a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800fc5e:	aa07      	add	r2, sp, #28
 800fc60:	9205      	str	r2, [sp, #20]
 800fc62:	9307      	str	r3, [sp, #28]
 800fc64:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 800fc68:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fc6c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800fc70:	4639      	mov	r1, r7
 800fc72:	e899 000c 	ldmia.w	r9, {r2, r3}
 800fc76:	4628      	mov	r0, r5
 800fc78:	f7ff fdb8 	bl	800f7ec <rcl_node_resolve_name>
 800fc7c:	4607      	mov	r7, r0
 800fc7e:	2800      	cmp	r0, #0
 800fc80:	d15f      	bne.n	800fd42 <rcl_subscription_init+0x132>
 800fc82:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 800fc86:	21c8      	movs	r1, #200	@ 0xc8
 800fc88:	2001      	movs	r0, #1
 800fc8a:	4798      	blx	r3
 800fc8c:	6020      	str	r0, [r4, #0]
 800fc8e:	2800      	cmp	r0, #0
 800fc90:	d05d      	beq.n	800fd4e <rcl_subscription_init+0x13e>
 800fc92:	4628      	mov	r0, r5
 800fc94:	f7ff fd78 	bl	800f788 <rcl_node_get_rmw_handle>
 800fc98:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 800fc9c:	9300      	str	r3, [sp, #0]
 800fc9e:	9a07      	ldr	r2, [sp, #28]
 800fca0:	6827      	ldr	r7, [r4, #0]
 800fca2:	4641      	mov	r1, r8
 800fca4:	4633      	mov	r3, r6
 800fca6:	f003 f99d 	bl	8012fe4 <rmw_create_subscription>
 800fcaa:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800fcae:	6827      	ldr	r7, [r4, #0]
 800fcb0:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 800fcb4:	b348      	cbz	r0, 800fd0a <rcl_subscription_init+0xfa>
 800fcb6:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800fcba:	f003 fa75 	bl	80131a8 <rmw_subscription_get_actual_qos>
 800fcbe:	4607      	mov	r7, r0
 800fcc0:	b9a8      	cbnz	r0, 800fcee <rcl_subscription_init+0xde>
 800fcc2:	6820      	ldr	r0, [r4, #0]
 800fcc4:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800fcc8:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 800fccc:	2270      	movs	r2, #112	@ 0x70
 800fcce:	4631      	mov	r1, r6
 800fcd0:	f006 fb7f 	bl	80163d2 <memcpy>
 800fcd4:	9807      	ldr	r0, [sp, #28]
 800fcd6:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800fcd8:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800fcda:	4798      	blx	r3
 800fcdc:	4638      	mov	r0, r7
 800fcde:	b009      	add	sp, #36	@ 0x24
 800fce0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fce4:	27c8      	movs	r7, #200	@ 0xc8
 800fce6:	4638      	mov	r0, r7
 800fce8:	b009      	add	sp, #36	@ 0x24
 800fcea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fcee:	6827      	ldr	r7, [r4, #0]
 800fcf0:	b32f      	cbz	r7, 800fd3e <rcl_subscription_init+0x12e>
 800fcf2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fcf6:	b14b      	cbz	r3, 800fd0c <rcl_subscription_init+0xfc>
 800fcf8:	4628      	mov	r0, r5
 800fcfa:	f7ff fd45 	bl	800f788 <rcl_node_get_rmw_handle>
 800fcfe:	6823      	ldr	r3, [r4, #0]
 800fd00:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800fd04:	f003 fa60 	bl	80131c8 <rmw_destroy_subscription>
 800fd08:	6827      	ldr	r7, [r4, #0]
 800fd0a:	b197      	cbz	r7, 800fd32 <rcl_subscription_init+0x122>
 800fd0c:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 800fd10:	4628      	mov	r0, r5
 800fd12:	f7fb fb91 	bl	800b438 <rcutils_allocator_is_valid>
 800fd16:	b158      	cbz	r0, 800fd30 <rcl_subscription_init+0x120>
 800fd18:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fd1a:	b148      	cbz	r0, 800fd30 <rcl_subscription_init+0x120>
 800fd1c:	4629      	mov	r1, r5
 800fd1e:	f002 f98b 	bl	8012038 <rmw_subscription_content_filter_options_fini>
 800fd22:	4605      	mov	r5, r0
 800fd24:	b9b8      	cbnz	r0, 800fd56 <rcl_subscription_init+0x146>
 800fd26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fd28:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800fd2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fd2c:	4798      	blx	r3
 800fd2e:	66fd      	str	r5, [r7, #108]	@ 0x6c
 800fd30:	6827      	ldr	r7, [r4, #0]
 800fd32:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800fd34:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800fd36:	4638      	mov	r0, r7
 800fd38:	4798      	blx	r3
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	6023      	str	r3, [r4, #0]
 800fd3e:	2701      	movs	r7, #1
 800fd40:	e7c8      	b.n	800fcd4 <rcl_subscription_init+0xc4>
 800fd42:	2867      	cmp	r0, #103	@ 0x67
 800fd44:	d0c6      	beq.n	800fcd4 <rcl_subscription_init+0xc4>
 800fd46:	2869      	cmp	r0, #105	@ 0x69
 800fd48:	d003      	beq.n	800fd52 <rcl_subscription_init+0x142>
 800fd4a:	280a      	cmp	r0, #10
 800fd4c:	d1f7      	bne.n	800fd3e <rcl_subscription_init+0x12e>
 800fd4e:	270a      	movs	r7, #10
 800fd50:	e7c0      	b.n	800fcd4 <rcl_subscription_init+0xc4>
 800fd52:	2767      	movs	r7, #103	@ 0x67
 800fd54:	e7be      	b.n	800fcd4 <rcl_subscription_init+0xc4>
 800fd56:	f7ff f8fd 	bl	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 800fd5a:	6827      	ldr	r7, [r4, #0]
 800fd5c:	e7e9      	b.n	800fd32 <rcl_subscription_init+0x122>
 800fd5e:	bf00      	nop

0800fd60 <rcl_subscription_get_default_options>:
 800fd60:	b570      	push	{r4, r5, r6, lr}
 800fd62:	4d14      	ldr	r5, [pc, #80]	@ (800fdb4 <rcl_subscription_get_default_options+0x54>)
 800fd64:	4914      	ldr	r1, [pc, #80]	@ (800fdb8 <rcl_subscription_get_default_options+0x58>)
 800fd66:	b08a      	sub	sp, #40	@ 0x28
 800fd68:	4604      	mov	r4, r0
 800fd6a:	2250      	movs	r2, #80	@ 0x50
 800fd6c:	4628      	mov	r0, r5
 800fd6e:	f006 fb30 	bl	80163d2 <memcpy>
 800fd72:	a804      	add	r0, sp, #16
 800fd74:	f7fb fb52 	bl	800b41c <rcutils_get_default_allocator>
 800fd78:	f10d 0c10 	add.w	ip, sp, #16
 800fd7c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fd80:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800fd84:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fd88:	466e      	mov	r6, sp
 800fd8a:	f8dc 3000 	ldr.w	r3, [ip]
 800fd8e:	f8ce 3000 	str.w	r3, [lr]
 800fd92:	4630      	mov	r0, r6
 800fd94:	f002 f96a 	bl	801206c <rmw_get_default_subscription_options>
 800fd98:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800fd9c:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800fda0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800fda4:	2270      	movs	r2, #112	@ 0x70
 800fda6:	4629      	mov	r1, r5
 800fda8:	4620      	mov	r0, r4
 800fdaa:	f006 fb12 	bl	80163d2 <memcpy>
 800fdae:	4620      	mov	r0, r4
 800fdb0:	b00a      	add	sp, #40	@ 0x28
 800fdb2:	bd70      	pop	{r4, r5, r6, pc}
 800fdb4:	2000dbd0 	.word	0x2000dbd0
 800fdb8:	08017808 	.word	0x08017808

0800fdbc <rcl_take>:
 800fdbc:	2800      	cmp	r0, #0
 800fdbe:	d04a      	beq.n	800fe56 <rcl_take+0x9a>
 800fdc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdc4:	4604      	mov	r4, r0
 800fdc6:	6800      	ldr	r0, [r0, #0]
 800fdc8:	b0a4      	sub	sp, #144	@ 0x90
 800fdca:	2800      	cmp	r0, #0
 800fdcc:	d03b      	beq.n	800fe46 <rcl_take+0x8a>
 800fdce:	461f      	mov	r7, r3
 800fdd0:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d036      	beq.n	800fe46 <rcl_take+0x8a>
 800fdd8:	460e      	mov	r6, r1
 800fdda:	2900      	cmp	r1, #0
 800fddc:	d039      	beq.n	800fe52 <rcl_take+0x96>
 800fdde:	4615      	mov	r5, r2
 800fde0:	2a00      	cmp	r2, #0
 800fde2:	d03c      	beq.n	800fe5e <rcl_take+0xa2>
 800fde4:	a802      	add	r0, sp, #8
 800fde6:	f002 f9cb 	bl	8012180 <rmw_get_zero_initialized_message_info>
 800fdea:	f10d 0c08 	add.w	ip, sp, #8
 800fdee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fdf2:	46ae      	mov	lr, r5
 800fdf4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fdf8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fdfc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fe00:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fe04:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fe08:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800fe0c:	f04f 0800 	mov.w	r8, #0
 800fe10:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800fe14:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 800fe18:	6822      	ldr	r2, [r4, #0]
 800fe1a:	462b      	mov	r3, r5
 800fe1c:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 800fe20:	9700      	str	r7, [sp, #0]
 800fe22:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 800fe26:	4631      	mov	r1, r6
 800fe28:	f003 fa2e 	bl	8013288 <rmw_take_with_info>
 800fe2c:	4603      	mov	r3, r0
 800fe2e:	b9c0      	cbnz	r0, 800fe62 <rcl_take+0xa6>
 800fe30:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 800fe34:	f240 1291 	movw	r2, #401	@ 0x191
 800fe38:	2900      	cmp	r1, #0
 800fe3a:	bf08      	it	eq
 800fe3c:	4613      	moveq	r3, r2
 800fe3e:	4618      	mov	r0, r3
 800fe40:	b024      	add	sp, #144	@ 0x90
 800fe42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe46:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800fe4a:	4618      	mov	r0, r3
 800fe4c:	b024      	add	sp, #144	@ 0x90
 800fe4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe52:	230b      	movs	r3, #11
 800fe54:	e7f3      	b.n	800fe3e <rcl_take+0x82>
 800fe56:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800fe5a:	4618      	mov	r0, r3
 800fe5c:	4770      	bx	lr
 800fe5e:	ad14      	add	r5, sp, #80	@ 0x50
 800fe60:	e7c0      	b.n	800fde4 <rcl_take+0x28>
 800fe62:	f7ff f877 	bl	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 800fe66:	4603      	mov	r3, r0
 800fe68:	e7e9      	b.n	800fe3e <rcl_take+0x82>
 800fe6a:	bf00      	nop

0800fe6c <rcl_subscription_get_rmw_handle>:
 800fe6c:	b118      	cbz	r0, 800fe76 <rcl_subscription_get_rmw_handle+0xa>
 800fe6e:	6800      	ldr	r0, [r0, #0]
 800fe70:	b108      	cbz	r0, 800fe76 <rcl_subscription_get_rmw_handle+0xa>
 800fe72:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800fe76:	4770      	bx	lr

0800fe78 <rcl_subscription_is_valid>:
 800fe78:	b130      	cbz	r0, 800fe88 <rcl_subscription_is_valid+0x10>
 800fe7a:	6800      	ldr	r0, [r0, #0]
 800fe7c:	b120      	cbz	r0, 800fe88 <rcl_subscription_is_valid+0x10>
 800fe7e:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800fe82:	3800      	subs	r0, #0
 800fe84:	bf18      	it	ne
 800fe86:	2001      	movne	r0, #1
 800fe88:	4770      	bx	lr
 800fe8a:	bf00      	nop

0800fe8c <rcl_get_system_time>:
 800fe8c:	4608      	mov	r0, r1
 800fe8e:	f7fb bb13 	b.w	800b4b8 <rcutils_system_time_now>
 800fe92:	bf00      	nop

0800fe94 <rcl_get_steady_time>:
 800fe94:	4608      	mov	r0, r1
 800fe96:	f7fb bb37 	b.w	800b508 <rcutils_steady_time_now>
 800fe9a:	bf00      	nop

0800fe9c <rcl_get_ros_time>:
 800fe9c:	7a03      	ldrb	r3, [r0, #8]
 800fe9e:	b510      	push	{r4, lr}
 800fea0:	460c      	mov	r4, r1
 800fea2:	b133      	cbz	r3, 800feb2 <rcl_get_ros_time+0x16>
 800fea4:	2105      	movs	r1, #5
 800fea6:	f001 fd53 	bl	8011950 <__atomic_load_8>
 800feaa:	e9c4 0100 	strd	r0, r1, [r4]
 800feae:	2000      	movs	r0, #0
 800feb0:	bd10      	pop	{r4, pc}
 800feb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800feb6:	4608      	mov	r0, r1
 800feb8:	f7fb bafe 	b.w	800b4b8 <rcutils_system_time_now>

0800febc <rcl_clock_init>:
 800febc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800febe:	4605      	mov	r5, r0
 800fec0:	4610      	mov	r0, r2
 800fec2:	4614      	mov	r4, r2
 800fec4:	460e      	mov	r6, r1
 800fec6:	f7fb fab7 	bl	800b438 <rcutils_allocator_is_valid>
 800feca:	b128      	cbz	r0, 800fed8 <rcl_clock_init+0x1c>
 800fecc:	2d03      	cmp	r5, #3
 800fece:	d803      	bhi.n	800fed8 <rcl_clock_init+0x1c>
 800fed0:	e8df f005 	tbb	[pc, r5]
 800fed4:	06532e1d 	.word	0x06532e1d
 800fed8:	f04f 0c0b 	mov.w	ip, #11
 800fedc:	4660      	mov	r0, ip
 800fede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fee0:	2e00      	cmp	r6, #0
 800fee2:	d0f9      	beq.n	800fed8 <rcl_clock_init+0x1c>
 800fee4:	2c00      	cmp	r4, #0
 800fee6:	d0f7      	beq.n	800fed8 <rcl_clock_init+0x1c>
 800fee8:	2300      	movs	r3, #0
 800feea:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800feee:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 800ffa4 <rcl_clock_init+0xe8>
 800fef2:	6133      	str	r3, [r6, #16]
 800fef4:	f106 0514 	add.w	r5, r6, #20
 800fef8:	469c      	mov	ip, r3
 800fefa:	2703      	movs	r7, #3
 800fefc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800fefe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ff00:	6823      	ldr	r3, [r4, #0]
 800ff02:	602b      	str	r3, [r5, #0]
 800ff04:	7037      	strb	r7, [r6, #0]
 800ff06:	f8c6 e00c 	str.w	lr, [r6, #12]
 800ff0a:	4660      	mov	r0, ip
 800ff0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff0e:	2e00      	cmp	r6, #0
 800ff10:	d0e2      	beq.n	800fed8 <rcl_clock_init+0x1c>
 800ff12:	2300      	movs	r3, #0
 800ff14:	7033      	strb	r3, [r6, #0]
 800ff16:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800ff1a:	e9c6 3303 	strd	r3, r3, [r6, #12]
 800ff1e:	469c      	mov	ip, r3
 800ff20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ff22:	f106 0514 	add.w	r5, r6, #20
 800ff26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ff28:	6823      	ldr	r3, [r4, #0]
 800ff2a:	602b      	str	r3, [r5, #0]
 800ff2c:	4660      	mov	r0, ip
 800ff2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff30:	2e00      	cmp	r6, #0
 800ff32:	d0d1      	beq.n	800fed8 <rcl_clock_init+0x1c>
 800ff34:	2c00      	cmp	r4, #0
 800ff36:	d0cf      	beq.n	800fed8 <rcl_clock_init+0x1c>
 800ff38:	2700      	movs	r7, #0
 800ff3a:	7037      	strb	r7, [r6, #0]
 800ff3c:	46a4      	mov	ip, r4
 800ff3e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ff42:	f106 0514 	add.w	r5, r6, #20
 800ff46:	e9c6 7701 	strd	r7, r7, [r6, #4]
 800ff4a:	e9c6 7703 	strd	r7, r7, [r6, #12]
 800ff4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ff50:	f8dc 3000 	ldr.w	r3, [ip]
 800ff54:	602b      	str	r3, [r5, #0]
 800ff56:	6921      	ldr	r1, [r4, #16]
 800ff58:	6823      	ldr	r3, [r4, #0]
 800ff5a:	2010      	movs	r0, #16
 800ff5c:	4798      	blx	r3
 800ff5e:	6130      	str	r0, [r6, #16]
 800ff60:	b1d0      	cbz	r0, 800ff98 <rcl_clock_init+0xdc>
 800ff62:	2200      	movs	r2, #0
 800ff64:	2300      	movs	r3, #0
 800ff66:	e9c0 2300 	strd	r2, r3, [r0]
 800ff6a:	2301      	movs	r3, #1
 800ff6c:	7207      	strb	r7, [r0, #8]
 800ff6e:	4a0c      	ldr	r2, [pc, #48]	@ (800ffa0 <rcl_clock_init+0xe4>)
 800ff70:	7033      	strb	r3, [r6, #0]
 800ff72:	46bc      	mov	ip, r7
 800ff74:	60f2      	str	r2, [r6, #12]
 800ff76:	4660      	mov	r0, ip
 800ff78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff7a:	2e00      	cmp	r6, #0
 800ff7c:	d0ac      	beq.n	800fed8 <rcl_clock_init+0x1c>
 800ff7e:	2c00      	cmp	r4, #0
 800ff80:	d0aa      	beq.n	800fed8 <rcl_clock_init+0x1c>
 800ff82:	2300      	movs	r3, #0
 800ff84:	e9c6 3301 	strd	r3, r3, [r6, #4]
 800ff88:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 800ffa8 <rcl_clock_init+0xec>
 800ff8c:	6133      	str	r3, [r6, #16]
 800ff8e:	f106 0514 	add.w	r5, r6, #20
 800ff92:	469c      	mov	ip, r3
 800ff94:	2702      	movs	r7, #2
 800ff96:	e7b1      	b.n	800fefc <rcl_clock_init+0x40>
 800ff98:	f04f 0c0a 	mov.w	ip, #10
 800ff9c:	e79e      	b.n	800fedc <rcl_clock_init+0x20>
 800ff9e:	bf00      	nop
 800ffa0:	0800fe9d 	.word	0x0800fe9d
 800ffa4:	0800fe95 	.word	0x0800fe95
 800ffa8:	0800fe8d 	.word	0x0800fe8d

0800ffac <rcl_clock_get_now>:
 800ffac:	b140      	cbz	r0, 800ffc0 <rcl_clock_get_now+0x14>
 800ffae:	b139      	cbz	r1, 800ffc0 <rcl_clock_get_now+0x14>
 800ffb0:	7803      	ldrb	r3, [r0, #0]
 800ffb2:	b11b      	cbz	r3, 800ffbc <rcl_clock_get_now+0x10>
 800ffb4:	68c3      	ldr	r3, [r0, #12]
 800ffb6:	b10b      	cbz	r3, 800ffbc <rcl_clock_get_now+0x10>
 800ffb8:	6900      	ldr	r0, [r0, #16]
 800ffba:	4718      	bx	r3
 800ffbc:	2001      	movs	r0, #1
 800ffbe:	4770      	bx	lr
 800ffc0:	200b      	movs	r0, #11
 800ffc2:	4770      	bx	lr

0800ffc4 <rcl_timer_call>:
 800ffc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffc8:	b087      	sub	sp, #28
 800ffca:	2800      	cmp	r0, #0
 800ffcc:	d06d      	beq.n	80100aa <rcl_timer_call+0xe6>
 800ffce:	6803      	ldr	r3, [r0, #0]
 800ffd0:	4604      	mov	r4, r0
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d063      	beq.n	801009e <rcl_timer_call+0xda>
 800ffd6:	f3bf 8f5b 	dmb	ish
 800ffda:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ffde:	f3bf 8f5b 	dmb	ish
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d150      	bne.n	8010088 <rcl_timer_call+0xc4>
 800ffe6:	6803      	ldr	r3, [r0, #0]
 800ffe8:	a904      	add	r1, sp, #16
 800ffea:	6818      	ldr	r0, [r3, #0]
 800ffec:	f7ff ffde 	bl	800ffac <rcl_clock_get_now>
 800fff0:	4605      	mov	r5, r0
 800fff2:	2800      	cmp	r0, #0
 800fff4:	d14a      	bne.n	801008c <rcl_timer_call+0xc8>
 800fff6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	db4a      	blt.n	8010094 <rcl_timer_call+0xd0>
 800fffe:	6820      	ldr	r0, [r4, #0]
 8010000:	f04f 0a05 	mov.w	sl, #5
 8010004:	f8cd a000 	str.w	sl, [sp]
 8010008:	3020      	adds	r0, #32
 801000a:	f001 fd0d 	bl	8011a28 <__atomic_exchange_8>
 801000e:	6823      	ldr	r3, [r4, #0]
 8010010:	f3bf 8f5b 	dmb	ish
 8010014:	4680      	mov	r8, r0
 8010016:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801001a:	f3bf 8f5b 	dmb	ish
 801001e:	6820      	ldr	r0, [r4, #0]
 8010020:	4689      	mov	r9, r1
 8010022:	3028      	adds	r0, #40	@ 0x28
 8010024:	4651      	mov	r1, sl
 8010026:	f001 fc93 	bl	8011950 <__atomic_load_8>
 801002a:	4606      	mov	r6, r0
 801002c:	6820      	ldr	r0, [r4, #0]
 801002e:	460f      	mov	r7, r1
 8010030:	3018      	adds	r0, #24
 8010032:	4651      	mov	r1, sl
 8010034:	f001 fc8c 	bl	8011950 <__atomic_load_8>
 8010038:	1836      	adds	r6, r6, r0
 801003a:	4602      	mov	r2, r0
 801003c:	4682      	mov	sl, r0
 801003e:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 8010042:	eb47 0701 	adc.w	r7, r7, r1
 8010046:	4286      	cmp	r6, r0
 8010048:	460b      	mov	r3, r1
 801004a:	eb77 010c 	sbcs.w	r1, r7, ip
 801004e:	da04      	bge.n	801005a <rcl_timer_call+0x96>
 8010050:	ea53 0102 	orrs.w	r1, r3, r2
 8010054:	d12e      	bne.n	80100b4 <rcl_timer_call+0xf0>
 8010056:	4606      	mov	r6, r0
 8010058:	4667      	mov	r7, ip
 801005a:	6820      	ldr	r0, [r4, #0]
 801005c:	2105      	movs	r1, #5
 801005e:	4632      	mov	r2, r6
 8010060:	463b      	mov	r3, r7
 8010062:	3028      	adds	r0, #40	@ 0x28
 8010064:	9100      	str	r1, [sp, #0]
 8010066:	f001 fca9 	bl	80119bc <__atomic_store_8>
 801006a:	f1bb 0f00 	cmp.w	fp, #0
 801006e:	d00d      	beq.n	801008c <rcl_timer_call+0xc8>
 8010070:	9a04      	ldr	r2, [sp, #16]
 8010072:	9b05      	ldr	r3, [sp, #20]
 8010074:	ebb2 0208 	subs.w	r2, r2, r8
 8010078:	4620      	mov	r0, r4
 801007a:	eb63 0309 	sbc.w	r3, r3, r9
 801007e:	47d8      	blx	fp
 8010080:	4628      	mov	r0, r5
 8010082:	b007      	add	sp, #28
 8010084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010088:	f240 3521 	movw	r5, #801	@ 0x321
 801008c:	4628      	mov	r0, r5
 801008e:	b007      	add	sp, #28
 8010090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010094:	2501      	movs	r5, #1
 8010096:	4628      	mov	r0, r5
 8010098:	b007      	add	sp, #28
 801009a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801009e:	f44f 7548 	mov.w	r5, #800	@ 0x320
 80100a2:	4628      	mov	r0, r5
 80100a4:	b007      	add	sp, #28
 80100a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100aa:	250b      	movs	r5, #11
 80100ac:	4628      	mov	r0, r5
 80100ae:	b007      	add	sp, #28
 80100b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100b4:	1b80      	subs	r0, r0, r6
 80100b6:	eb6c 0107 	sbc.w	r1, ip, r7
 80100ba:	3801      	subs	r0, #1
 80100bc:	f161 0100 	sbc.w	r1, r1, #0
 80100c0:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80100c4:	f7f0 fd92 	bl	8000bec <__aeabi_ldivmod>
 80100c8:	9b02      	ldr	r3, [sp, #8]
 80100ca:	3001      	adds	r0, #1
 80100cc:	f141 0100 	adc.w	r1, r1, #0
 80100d0:	fb00 f303 	mul.w	r3, r0, r3
 80100d4:	fb01 330a 	mla	r3, r1, sl, r3
 80100d8:	fba0 0a0a 	umull	r0, sl, r0, sl
 80100dc:	1986      	adds	r6, r0, r6
 80100de:	4453      	add	r3, sl
 80100e0:	eb43 0707 	adc.w	r7, r3, r7
 80100e4:	e7b9      	b.n	801005a <rcl_timer_call+0x96>
 80100e6:	bf00      	nop

080100e8 <rcl_timer_is_ready>:
 80100e8:	b570      	push	{r4, r5, r6, lr}
 80100ea:	b082      	sub	sp, #8
 80100ec:	b378      	cbz	r0, 801014e <rcl_timer_is_ready+0x66>
 80100ee:	6803      	ldr	r3, [r0, #0]
 80100f0:	4604      	mov	r4, r0
 80100f2:	b383      	cbz	r3, 8010156 <rcl_timer_is_ready+0x6e>
 80100f4:	460d      	mov	r5, r1
 80100f6:	b351      	cbz	r1, 801014e <rcl_timer_is_ready+0x66>
 80100f8:	f3bf 8f5b 	dmb	ish
 80100fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8010100:	f3bf 8f5b 	dmb	ish
 8010104:	b953      	cbnz	r3, 801011c <rcl_timer_is_ready+0x34>
 8010106:	6803      	ldr	r3, [r0, #0]
 8010108:	4669      	mov	r1, sp
 801010a:	6818      	ldr	r0, [r3, #0]
 801010c:	f7ff ff4e 	bl	800ffac <rcl_clock_get_now>
 8010110:	4606      	mov	r6, r0
 8010112:	b140      	cbz	r0, 8010126 <rcl_timer_is_ready+0x3e>
 8010114:	f240 3321 	movw	r3, #801	@ 0x321
 8010118:	4298      	cmp	r0, r3
 801011a:	d101      	bne.n	8010120 <rcl_timer_is_ready+0x38>
 801011c:	2600      	movs	r6, #0
 801011e:	702e      	strb	r6, [r5, #0]
 8010120:	4630      	mov	r0, r6
 8010122:	b002      	add	sp, #8
 8010124:	bd70      	pop	{r4, r5, r6, pc}
 8010126:	6820      	ldr	r0, [r4, #0]
 8010128:	2105      	movs	r1, #5
 801012a:	3028      	adds	r0, #40	@ 0x28
 801012c:	f001 fc10 	bl	8011950 <__atomic_load_8>
 8010130:	9b00      	ldr	r3, [sp, #0]
 8010132:	1ac0      	subs	r0, r0, r3
 8010134:	9b01      	ldr	r3, [sp, #4]
 8010136:	eb61 0103 	sbc.w	r1, r1, r3
 801013a:	2801      	cmp	r0, #1
 801013c:	f171 0300 	sbcs.w	r3, r1, #0
 8010140:	bfb4      	ite	lt
 8010142:	2301      	movlt	r3, #1
 8010144:	2300      	movge	r3, #0
 8010146:	4630      	mov	r0, r6
 8010148:	702b      	strb	r3, [r5, #0]
 801014a:	b002      	add	sp, #8
 801014c:	bd70      	pop	{r4, r5, r6, pc}
 801014e:	260b      	movs	r6, #11
 8010150:	4630      	mov	r0, r6
 8010152:	b002      	add	sp, #8
 8010154:	bd70      	pop	{r4, r5, r6, pc}
 8010156:	f44f 7648 	mov.w	r6, #800	@ 0x320
 801015a:	e7e1      	b.n	8010120 <rcl_timer_is_ready+0x38>

0801015c <rcl_timer_get_time_until_next_call>:
 801015c:	b570      	push	{r4, r5, r6, lr}
 801015e:	b082      	sub	sp, #8
 8010160:	b330      	cbz	r0, 80101b0 <rcl_timer_get_time_until_next_call+0x54>
 8010162:	6803      	ldr	r3, [r0, #0]
 8010164:	4604      	mov	r4, r0
 8010166:	b33b      	cbz	r3, 80101b8 <rcl_timer_get_time_until_next_call+0x5c>
 8010168:	460d      	mov	r5, r1
 801016a:	b309      	cbz	r1, 80101b0 <rcl_timer_get_time_until_next_call+0x54>
 801016c:	f3bf 8f5b 	dmb	ish
 8010170:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8010174:	f3bf 8f5b 	dmb	ish
 8010178:	b9ab      	cbnz	r3, 80101a6 <rcl_timer_get_time_until_next_call+0x4a>
 801017a:	6803      	ldr	r3, [r0, #0]
 801017c:	4669      	mov	r1, sp
 801017e:	6818      	ldr	r0, [r3, #0]
 8010180:	f7ff ff14 	bl	800ffac <rcl_clock_get_now>
 8010184:	4606      	mov	r6, r0
 8010186:	b958      	cbnz	r0, 80101a0 <rcl_timer_get_time_until_next_call+0x44>
 8010188:	6820      	ldr	r0, [r4, #0]
 801018a:	2105      	movs	r1, #5
 801018c:	3028      	adds	r0, #40	@ 0x28
 801018e:	f001 fbdf 	bl	8011950 <__atomic_load_8>
 8010192:	9b00      	ldr	r3, [sp, #0]
 8010194:	1ac0      	subs	r0, r0, r3
 8010196:	9b01      	ldr	r3, [sp, #4]
 8010198:	6028      	str	r0, [r5, #0]
 801019a:	eb61 0103 	sbc.w	r1, r1, r3
 801019e:	6069      	str	r1, [r5, #4]
 80101a0:	4630      	mov	r0, r6
 80101a2:	b002      	add	sp, #8
 80101a4:	bd70      	pop	{r4, r5, r6, pc}
 80101a6:	f240 3621 	movw	r6, #801	@ 0x321
 80101aa:	4630      	mov	r0, r6
 80101ac:	b002      	add	sp, #8
 80101ae:	bd70      	pop	{r4, r5, r6, pc}
 80101b0:	260b      	movs	r6, #11
 80101b2:	4630      	mov	r0, r6
 80101b4:	b002      	add	sp, #8
 80101b6:	bd70      	pop	{r4, r5, r6, pc}
 80101b8:	f44f 7648 	mov.w	r6, #800	@ 0x320
 80101bc:	e7f0      	b.n	80101a0 <rcl_timer_get_time_until_next_call+0x44>
 80101be:	bf00      	nop

080101c0 <rcl_timer_get_guard_condition>:
 80101c0:	b130      	cbz	r0, 80101d0 <rcl_timer_get_guard_condition+0x10>
 80101c2:	6800      	ldr	r0, [r0, #0]
 80101c4:	b120      	cbz	r0, 80101d0 <rcl_timer_get_guard_condition+0x10>
 80101c6:	68c3      	ldr	r3, [r0, #12]
 80101c8:	b10b      	cbz	r3, 80101ce <rcl_timer_get_guard_condition+0xe>
 80101ca:	3008      	adds	r0, #8
 80101cc:	4770      	bx	lr
 80101ce:	4618      	mov	r0, r3
 80101d0:	4770      	bx	lr
 80101d2:	bf00      	nop

080101d4 <rcl_validate_enclave_name_with_size>:
 80101d4:	b378      	cbz	r0, 8010236 <rcl_validate_enclave_name_with_size+0x62>
 80101d6:	b570      	push	{r4, r5, r6, lr}
 80101d8:	4615      	mov	r5, r2
 80101da:	b0c2      	sub	sp, #264	@ 0x108
 80101dc:	b302      	cbz	r2, 8010220 <rcl_validate_enclave_name_with_size+0x4c>
 80101de:	461e      	mov	r6, r3
 80101e0:	466a      	mov	r2, sp
 80101e2:	ab01      	add	r3, sp, #4
 80101e4:	460c      	mov	r4, r1
 80101e6:	f002 f849 	bl	801227c <rmw_validate_namespace_with_size>
 80101ea:	4684      	mov	ip, r0
 80101ec:	b9e8      	cbnz	r0, 801022a <rcl_validate_enclave_name_with_size+0x56>
 80101ee:	9b00      	ldr	r3, [sp, #0]
 80101f0:	b923      	cbnz	r3, 80101fc <rcl_validate_enclave_name_with_size+0x28>
 80101f2:	2300      	movs	r3, #0
 80101f4:	602b      	str	r3, [r5, #0]
 80101f6:	4660      	mov	r0, ip
 80101f8:	b042      	add	sp, #264	@ 0x108
 80101fa:	bd70      	pop	{r4, r5, r6, pc}
 80101fc:	2b07      	cmp	r3, #7
 80101fe:	d007      	beq.n	8010210 <rcl_validate_enclave_name_with_size+0x3c>
 8010200:	1e5a      	subs	r2, r3, #1
 8010202:	2a05      	cmp	r2, #5
 8010204:	d833      	bhi.n	801026e <rcl_validate_enclave_name_with_size+0x9a>
 8010206:	e8df f002 	tbb	[pc, r2]
 801020a:	2c2f      	.short	0x2c2f
 801020c:	1a232629 	.word	0x1a232629
 8010210:	2cff      	cmp	r4, #255	@ 0xff
 8010212:	d9ee      	bls.n	80101f2 <rcl_validate_enclave_name_with_size+0x1e>
 8010214:	602b      	str	r3, [r5, #0]
 8010216:	2e00      	cmp	r6, #0
 8010218:	d0ed      	beq.n	80101f6 <rcl_validate_enclave_name_with_size+0x22>
 801021a:	23fe      	movs	r3, #254	@ 0xfe
 801021c:	6033      	str	r3, [r6, #0]
 801021e:	e7ea      	b.n	80101f6 <rcl_validate_enclave_name_with_size+0x22>
 8010220:	f04f 0c0b 	mov.w	ip, #11
 8010224:	4660      	mov	r0, ip
 8010226:	b042      	add	sp, #264	@ 0x108
 8010228:	bd70      	pop	{r4, r5, r6, pc}
 801022a:	f7fe fe93 	bl	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 801022e:	4684      	mov	ip, r0
 8010230:	4660      	mov	r0, ip
 8010232:	b042      	add	sp, #264	@ 0x108
 8010234:	bd70      	pop	{r4, r5, r6, pc}
 8010236:	f04f 0c0b 	mov.w	ip, #11
 801023a:	4660      	mov	r0, ip
 801023c:	4770      	bx	lr
 801023e:	2306      	movs	r3, #6
 8010240:	602b      	str	r3, [r5, #0]
 8010242:	2e00      	cmp	r6, #0
 8010244:	d0d7      	beq.n	80101f6 <rcl_validate_enclave_name_with_size+0x22>
 8010246:	9b01      	ldr	r3, [sp, #4]
 8010248:	6033      	str	r3, [r6, #0]
 801024a:	4660      	mov	r0, ip
 801024c:	b042      	add	sp, #264	@ 0x108
 801024e:	bd70      	pop	{r4, r5, r6, pc}
 8010250:	2305      	movs	r3, #5
 8010252:	602b      	str	r3, [r5, #0]
 8010254:	e7f5      	b.n	8010242 <rcl_validate_enclave_name_with_size+0x6e>
 8010256:	2304      	movs	r3, #4
 8010258:	602b      	str	r3, [r5, #0]
 801025a:	e7f2      	b.n	8010242 <rcl_validate_enclave_name_with_size+0x6e>
 801025c:	2303      	movs	r3, #3
 801025e:	602b      	str	r3, [r5, #0]
 8010260:	e7ef      	b.n	8010242 <rcl_validate_enclave_name_with_size+0x6e>
 8010262:	2302      	movs	r3, #2
 8010264:	602b      	str	r3, [r5, #0]
 8010266:	e7ec      	b.n	8010242 <rcl_validate_enclave_name_with_size+0x6e>
 8010268:	2301      	movs	r3, #1
 801026a:	602b      	str	r3, [r5, #0]
 801026c:	e7e9      	b.n	8010242 <rcl_validate_enclave_name_with_size+0x6e>
 801026e:	4a04      	ldr	r2, [pc, #16]	@ (8010280 <rcl_validate_enclave_name_with_size+0xac>)
 8010270:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010274:	a802      	add	r0, sp, #8
 8010276:	f001 fd25 	bl	8011cc4 <rcutils_snprintf>
 801027a:	f04f 0c01 	mov.w	ip, #1
 801027e:	e7ba      	b.n	80101f6 <rcl_validate_enclave_name_with_size+0x22>
 8010280:	08017858 	.word	0x08017858

08010284 <rcl_validate_enclave_name>:
 8010284:	b168      	cbz	r0, 80102a2 <rcl_validate_enclave_name+0x1e>
 8010286:	b570      	push	{r4, r5, r6, lr}
 8010288:	460d      	mov	r5, r1
 801028a:	4616      	mov	r6, r2
 801028c:	4604      	mov	r4, r0
 801028e:	f7ef ffb1 	bl	80001f4 <strlen>
 8010292:	4633      	mov	r3, r6
 8010294:	4601      	mov	r1, r0
 8010296:	462a      	mov	r2, r5
 8010298:	4620      	mov	r0, r4
 801029a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801029e:	f7ff bf99 	b.w	80101d4 <rcl_validate_enclave_name_with_size>
 80102a2:	200b      	movs	r0, #11
 80102a4:	4770      	bx	lr
 80102a6:	bf00      	nop

080102a8 <rcl_get_zero_initialized_wait_set>:
 80102a8:	b510      	push	{r4, lr}
 80102aa:	4c08      	ldr	r4, [pc, #32]	@ (80102cc <rcl_get_zero_initialized_wait_set+0x24>)
 80102ac:	4686      	mov	lr, r0
 80102ae:	4684      	mov	ip, r0
 80102b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80102b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80102b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80102b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80102bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80102be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80102c2:	6823      	ldr	r3, [r4, #0]
 80102c4:	f8cc 3000 	str.w	r3, [ip]
 80102c8:	4670      	mov	r0, lr
 80102ca:	bd10      	pop	{r4, pc}
 80102cc:	080178b8 	.word	0x080178b8

080102d0 <rcl_wait_set_is_valid>:
 80102d0:	b118      	cbz	r0, 80102da <rcl_wait_set_is_valid+0xa>
 80102d2:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80102d4:	3800      	subs	r0, #0
 80102d6:	bf18      	it	ne
 80102d8:	2001      	movne	r0, #1
 80102da:	4770      	bx	lr

080102dc <rcl_wait_set_fini>:
 80102dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102e0:	b082      	sub	sp, #8
 80102e2:	2800      	cmp	r0, #0
 80102e4:	f000 8095 	beq.w	8010412 <rcl_wait_set_fini+0x136>
 80102e8:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 80102ea:	4604      	mov	r4, r0
 80102ec:	2e00      	cmp	r6, #0
 80102ee:	f000 808c 	beq.w	801040a <rcl_wait_set_fini+0x12e>
 80102f2:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 80102f4:	f003 f9b6 	bl	8013664 <rmw_destroy_wait_set>
 80102f8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80102fa:	1e06      	subs	r6, r0, #0
 80102fc:	bf18      	it	ne
 80102fe:	f44f 7661 	movne.w	r6, #900	@ 0x384
 8010302:	2d00      	cmp	r5, #0
 8010304:	f000 8081 	beq.w	801040a <rcl_wait_set_fini+0x12e>
 8010308:	6820      	ldr	r0, [r4, #0]
 801030a:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801030e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8010310:	2700      	movs	r7, #0
 8010312:	6067      	str	r7, [r4, #4]
 8010314:	602f      	str	r7, [r5, #0]
 8010316:	b120      	cbz	r0, 8010322 <rcl_wait_set_fini+0x46>
 8010318:	9101      	str	r1, [sp, #4]
 801031a:	47c0      	blx	r8
 801031c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801031e:	9901      	ldr	r1, [sp, #4]
 8010320:	6027      	str	r7, [r4, #0]
 8010322:	68a8      	ldr	r0, [r5, #8]
 8010324:	b120      	cbz	r0, 8010330 <rcl_wait_set_fini+0x54>
 8010326:	47c0      	blx	r8
 8010328:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801032a:	2300      	movs	r3, #0
 801032c:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8010330:	68a0      	ldr	r0, [r4, #8]
 8010332:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8010334:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8010336:	f04f 0800 	mov.w	r8, #0
 801033a:	f8c4 800c 	str.w	r8, [r4, #12]
 801033e:	f8c5 800c 	str.w	r8, [r5, #12]
 8010342:	b128      	cbz	r0, 8010350 <rcl_wait_set_fini+0x74>
 8010344:	47b8      	blx	r7
 8010346:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8010348:	f8c4 8008 	str.w	r8, [r4, #8]
 801034c:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801034e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8010350:	6968      	ldr	r0, [r5, #20]
 8010352:	f04f 0800 	mov.w	r8, #0
 8010356:	f8c5 8010 	str.w	r8, [r5, #16]
 801035a:	b128      	cbz	r0, 8010368 <rcl_wait_set_fini+0x8c>
 801035c:	47b8      	blx	r7
 801035e:	f8c5 8014 	str.w	r8, [r5, #20]
 8010362:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8010364:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8010366:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8010368:	6920      	ldr	r0, [r4, #16]
 801036a:	f04f 0800 	mov.w	r8, #0
 801036e:	f8c4 8014 	str.w	r8, [r4, #20]
 8010372:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 8010376:	b128      	cbz	r0, 8010384 <rcl_wait_set_fini+0xa8>
 8010378:	47b8      	blx	r7
 801037a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801037c:	f8c4 8010 	str.w	r8, [r4, #16]
 8010380:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8010382:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8010384:	69a0      	ldr	r0, [r4, #24]
 8010386:	f04f 0800 	mov.w	r8, #0
 801038a:	f8c4 801c 	str.w	r8, [r4, #28]
 801038e:	f8c5 8018 	str.w	r8, [r5, #24]
 8010392:	b128      	cbz	r0, 80103a0 <rcl_wait_set_fini+0xc4>
 8010394:	9101      	str	r1, [sp, #4]
 8010396:	47b8      	blx	r7
 8010398:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801039a:	9901      	ldr	r1, [sp, #4]
 801039c:	f8c4 8018 	str.w	r8, [r4, #24]
 80103a0:	6a28      	ldr	r0, [r5, #32]
 80103a2:	b120      	cbz	r0, 80103ae <rcl_wait_set_fini+0xd2>
 80103a4:	47b8      	blx	r7
 80103a6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80103a8:	2300      	movs	r3, #0
 80103aa:	e9c5 3307 	strd	r3, r3, [r5, #28]
 80103ae:	6a20      	ldr	r0, [r4, #32]
 80103b0:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 80103b4:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80103b6:	2700      	movs	r7, #0
 80103b8:	6267      	str	r7, [r4, #36]	@ 0x24
 80103ba:	626f      	str	r7, [r5, #36]	@ 0x24
 80103bc:	b120      	cbz	r0, 80103c8 <rcl_wait_set_fini+0xec>
 80103be:	9101      	str	r1, [sp, #4]
 80103c0:	47c0      	blx	r8
 80103c2:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80103c4:	9901      	ldr	r1, [sp, #4]
 80103c6:	6227      	str	r7, [r4, #32]
 80103c8:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80103ca:	b120      	cbz	r0, 80103d6 <rcl_wait_set_fini+0xfa>
 80103cc:	47c0      	blx	r8
 80103ce:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80103d0:	2300      	movs	r3, #0
 80103d2:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 80103d6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80103d8:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 80103dc:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80103de:	2700      	movs	r7, #0
 80103e0:	62e7      	str	r7, [r4, #44]	@ 0x2c
 80103e2:	632f      	str	r7, [r5, #48]	@ 0x30
 80103e4:	b120      	cbz	r0, 80103f0 <rcl_wait_set_fini+0x114>
 80103e6:	9101      	str	r1, [sp, #4]
 80103e8:	47c0      	blx	r8
 80103ea:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80103ec:	9901      	ldr	r1, [sp, #4]
 80103ee:	62a7      	str	r7, [r4, #40]	@ 0x28
 80103f0:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80103f2:	b120      	cbz	r0, 80103fe <rcl_wait_set_fini+0x122>
 80103f4:	47c0      	blx	r8
 80103f6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80103f8:	2300      	movs	r3, #0
 80103fa:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 80103fe:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8010400:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8010402:	4628      	mov	r0, r5
 8010404:	4798      	blx	r3
 8010406:	2300      	movs	r3, #0
 8010408:	6323      	str	r3, [r4, #48]	@ 0x30
 801040a:	4630      	mov	r0, r6
 801040c:	b002      	add	sp, #8
 801040e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010412:	260b      	movs	r6, #11
 8010414:	4630      	mov	r0, r6
 8010416:	b002      	add	sp, #8
 8010418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801041c <rcl_wait_set_add_subscription>:
 801041c:	b318      	cbz	r0, 8010466 <rcl_wait_set_add_subscription+0x4a>
 801041e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8010420:	b570      	push	{r4, r5, r6, lr}
 8010422:	4604      	mov	r4, r0
 8010424:	b30b      	cbz	r3, 801046a <rcl_wait_set_add_subscription+0x4e>
 8010426:	b319      	cbz	r1, 8010470 <rcl_wait_set_add_subscription+0x54>
 8010428:	681d      	ldr	r5, [r3, #0]
 801042a:	6840      	ldr	r0, [r0, #4]
 801042c:	4285      	cmp	r5, r0
 801042e:	d217      	bcs.n	8010460 <rcl_wait_set_add_subscription+0x44>
 8010430:	6820      	ldr	r0, [r4, #0]
 8010432:	1c6e      	adds	r6, r5, #1
 8010434:	601e      	str	r6, [r3, #0]
 8010436:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801043a:	b102      	cbz	r2, 801043e <rcl_wait_set_add_subscription+0x22>
 801043c:	6015      	str	r5, [r2, #0]
 801043e:	4608      	mov	r0, r1
 8010440:	f7ff fd14 	bl	800fe6c <rcl_subscription_get_rmw_handle>
 8010444:	b150      	cbz	r0, 801045c <rcl_wait_set_add_subscription+0x40>
 8010446:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010448:	6842      	ldr	r2, [r0, #4]
 801044a:	689b      	ldr	r3, [r3, #8]
 801044c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010450:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8010452:	6853      	ldr	r3, [r2, #4]
 8010454:	3301      	adds	r3, #1
 8010456:	2000      	movs	r0, #0
 8010458:	6053      	str	r3, [r2, #4]
 801045a:	bd70      	pop	{r4, r5, r6, pc}
 801045c:	2001      	movs	r0, #1
 801045e:	bd70      	pop	{r4, r5, r6, pc}
 8010460:	f240 3086 	movw	r0, #902	@ 0x386
 8010464:	bd70      	pop	{r4, r5, r6, pc}
 8010466:	200b      	movs	r0, #11
 8010468:	4770      	bx	lr
 801046a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801046e:	bd70      	pop	{r4, r5, r6, pc}
 8010470:	200b      	movs	r0, #11
 8010472:	bd70      	pop	{r4, r5, r6, pc}

08010474 <rcl_wait_set_clear>:
 8010474:	2800      	cmp	r0, #0
 8010476:	d073      	beq.n	8010560 <rcl_wait_set_clear+0xec>
 8010478:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801047a:	b510      	push	{r4, lr}
 801047c:	4604      	mov	r4, r0
 801047e:	2b00      	cmp	r3, #0
 8010480:	d070      	beq.n	8010564 <rcl_wait_set_clear+0xf0>
 8010482:	6800      	ldr	r0, [r0, #0]
 8010484:	b138      	cbz	r0, 8010496 <rcl_wait_set_clear+0x22>
 8010486:	6862      	ldr	r2, [r4, #4]
 8010488:	2100      	movs	r1, #0
 801048a:	0092      	lsls	r2, r2, #2
 801048c:	f005 fed8 	bl	8016240 <memset>
 8010490:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010492:	2200      	movs	r2, #0
 8010494:	601a      	str	r2, [r3, #0]
 8010496:	68a0      	ldr	r0, [r4, #8]
 8010498:	b138      	cbz	r0, 80104aa <rcl_wait_set_clear+0x36>
 801049a:	68e2      	ldr	r2, [r4, #12]
 801049c:	2100      	movs	r1, #0
 801049e:	0092      	lsls	r2, r2, #2
 80104a0:	f005 fece 	bl	8016240 <memset>
 80104a4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80104a6:	2200      	movs	r2, #0
 80104a8:	60da      	str	r2, [r3, #12]
 80104aa:	69a0      	ldr	r0, [r4, #24]
 80104ac:	b138      	cbz	r0, 80104be <rcl_wait_set_clear+0x4a>
 80104ae:	69e2      	ldr	r2, [r4, #28]
 80104b0:	2100      	movs	r1, #0
 80104b2:	0092      	lsls	r2, r2, #2
 80104b4:	f005 fec4 	bl	8016240 <memset>
 80104b8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80104ba:	2200      	movs	r2, #0
 80104bc:	619a      	str	r2, [r3, #24]
 80104be:	6a20      	ldr	r0, [r4, #32]
 80104c0:	b138      	cbz	r0, 80104d2 <rcl_wait_set_clear+0x5e>
 80104c2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80104c4:	2100      	movs	r1, #0
 80104c6:	0092      	lsls	r2, r2, #2
 80104c8:	f005 feba 	bl	8016240 <memset>
 80104cc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80104ce:	2200      	movs	r2, #0
 80104d0:	625a      	str	r2, [r3, #36]	@ 0x24
 80104d2:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80104d4:	b138      	cbz	r0, 80104e6 <rcl_wait_set_clear+0x72>
 80104d6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80104d8:	2100      	movs	r1, #0
 80104da:	0092      	lsls	r2, r2, #2
 80104dc:	f005 feb0 	bl	8016240 <memset>
 80104e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80104e2:	2200      	movs	r2, #0
 80104e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80104e6:	6920      	ldr	r0, [r4, #16]
 80104e8:	b138      	cbz	r0, 80104fa <rcl_wait_set_clear+0x86>
 80104ea:	6962      	ldr	r2, [r4, #20]
 80104ec:	2100      	movs	r1, #0
 80104ee:	0092      	lsls	r2, r2, #2
 80104f0:	f005 fea6 	bl	8016240 <memset>
 80104f4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80104f6:	2200      	movs	r2, #0
 80104f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80104fa:	6898      	ldr	r0, [r3, #8]
 80104fc:	b138      	cbz	r0, 801050e <rcl_wait_set_clear+0x9a>
 80104fe:	685a      	ldr	r2, [r3, #4]
 8010500:	2100      	movs	r1, #0
 8010502:	0092      	lsls	r2, r2, #2
 8010504:	f005 fe9c 	bl	8016240 <memset>
 8010508:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801050a:	2200      	movs	r2, #0
 801050c:	605a      	str	r2, [r3, #4]
 801050e:	6958      	ldr	r0, [r3, #20]
 8010510:	b138      	cbz	r0, 8010522 <rcl_wait_set_clear+0xae>
 8010512:	691a      	ldr	r2, [r3, #16]
 8010514:	2100      	movs	r1, #0
 8010516:	0092      	lsls	r2, r2, #2
 8010518:	f005 fe92 	bl	8016240 <memset>
 801051c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801051e:	2200      	movs	r2, #0
 8010520:	611a      	str	r2, [r3, #16]
 8010522:	6a18      	ldr	r0, [r3, #32]
 8010524:	b138      	cbz	r0, 8010536 <rcl_wait_set_clear+0xc2>
 8010526:	69da      	ldr	r2, [r3, #28]
 8010528:	2100      	movs	r1, #0
 801052a:	0092      	lsls	r2, r2, #2
 801052c:	f005 fe88 	bl	8016240 <memset>
 8010530:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010532:	2200      	movs	r2, #0
 8010534:	61da      	str	r2, [r3, #28]
 8010536:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8010538:	b138      	cbz	r0, 801054a <rcl_wait_set_clear+0xd6>
 801053a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801053c:	2100      	movs	r1, #0
 801053e:	0092      	lsls	r2, r2, #2
 8010540:	f005 fe7e 	bl	8016240 <memset>
 8010544:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010546:	2200      	movs	r2, #0
 8010548:	629a      	str	r2, [r3, #40]	@ 0x28
 801054a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 801054c:	b138      	cbz	r0, 801055e <rcl_wait_set_clear+0xea>
 801054e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010550:	2100      	movs	r1, #0
 8010552:	0092      	lsls	r2, r2, #2
 8010554:	f005 fe74 	bl	8016240 <memset>
 8010558:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801055a:	2000      	movs	r0, #0
 801055c:	6358      	str	r0, [r3, #52]	@ 0x34
 801055e:	bd10      	pop	{r4, pc}
 8010560:	200b      	movs	r0, #11
 8010562:	4770      	bx	lr
 8010564:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8010568:	bd10      	pop	{r4, pc}
 801056a:	bf00      	nop

0801056c <rcl_wait_set_resize>:
 801056c:	2800      	cmp	r0, #0
 801056e:	f000 8185 	beq.w	801087c <rcl_wait_set_resize+0x310>
 8010572:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010576:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8010578:	b083      	sub	sp, #12
 801057a:	4605      	mov	r5, r0
 801057c:	2c00      	cmp	r4, #0
 801057e:	f000 817f 	beq.w	8010880 <rcl_wait_set_resize+0x314>
 8010582:	f04f 0900 	mov.w	r9, #0
 8010586:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 801058a:	461f      	mov	r7, r3
 801058c:	4688      	mov	r8, r1
 801058e:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 8010592:	4616      	mov	r6, r2
 8010594:	f8c0 9004 	str.w	r9, [r0, #4]
 8010598:	f8c4 9000 	str.w	r9, [r4]
 801059c:	2900      	cmp	r1, #0
 801059e:	f000 80bd 	beq.w	801071c <rcl_wait_set_resize+0x1b0>
 80105a2:	008c      	lsls	r4, r1, #2
 80105a4:	6800      	ldr	r0, [r0, #0]
 80105a6:	9301      	str	r3, [sp, #4]
 80105a8:	4652      	mov	r2, sl
 80105aa:	4621      	mov	r1, r4
 80105ac:	4798      	blx	r3
 80105ae:	9b01      	ldr	r3, [sp, #4]
 80105b0:	6028      	str	r0, [r5, #0]
 80105b2:	2800      	cmp	r0, #0
 80105b4:	f000 80cb 	beq.w	801074e <rcl_wait_set_resize+0x1e2>
 80105b8:	4622      	mov	r2, r4
 80105ba:	4649      	mov	r1, r9
 80105bc:	9301      	str	r3, [sp, #4]
 80105be:	f005 fe3f 	bl	8016240 <memset>
 80105c2:	f8c5 8004 	str.w	r8, [r5, #4]
 80105c6:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 80105ca:	9b01      	ldr	r3, [sp, #4]
 80105cc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80105d0:	f8c8 9004 	str.w	r9, [r8, #4]
 80105d4:	4652      	mov	r2, sl
 80105d6:	4621      	mov	r1, r4
 80105d8:	4798      	blx	r3
 80105da:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80105dc:	f8c8 0008 	str.w	r0, [r8, #8]
 80105e0:	689b      	ldr	r3, [r3, #8]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	f000 80ac 	beq.w	8010740 <rcl_wait_set_resize+0x1d4>
 80105e8:	4622      	mov	r2, r4
 80105ea:	4649      	mov	r1, r9
 80105ec:	4618      	mov	r0, r3
 80105ee:	f005 fe27 	bl	8016240 <memset>
 80105f2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80105f4:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80105f8:	f04f 0800 	mov.w	r8, #0
 80105fc:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8010600:	f8c5 800c 	str.w	r8, [r5, #12]
 8010604:	f8c4 800c 	str.w	r8, [r4, #12]
 8010608:	2e00      	cmp	r6, #0
 801060a:	f040 80a4 	bne.w	8010756 <rcl_wait_set_resize+0x1ea>
 801060e:	68a8      	ldr	r0, [r5, #8]
 8010610:	b128      	cbz	r0, 801061e <rcl_wait_set_resize+0xb2>
 8010612:	4649      	mov	r1, r9
 8010614:	4790      	blx	r2
 8010616:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8010618:	60ae      	str	r6, [r5, #8]
 801061a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801061e:	f04f 0800 	mov.w	r8, #0
 8010622:	19f6      	adds	r6, r6, r7
 8010624:	f8c4 8010 	str.w	r8, [r4, #16]
 8010628:	f040 80ac 	bne.w	8010784 <rcl_wait_set_resize+0x218>
 801062c:	6960      	ldr	r0, [r4, #20]
 801062e:	b130      	cbz	r0, 801063e <rcl_wait_set_resize+0xd2>
 8010630:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8010632:	4649      	mov	r1, r9
 8010634:	4798      	blx	r3
 8010636:	6166      	str	r6, [r4, #20]
 8010638:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801063a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801063e:	2600      	movs	r6, #0
 8010640:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8010644:	616e      	str	r6, [r5, #20]
 8010646:	6426      	str	r6, [r4, #64]	@ 0x40
 8010648:	2f00      	cmp	r7, #0
 801064a:	f040 80ad 	bne.w	80107a8 <rcl_wait_set_resize+0x23c>
 801064e:	6928      	ldr	r0, [r5, #16]
 8010650:	b138      	cbz	r0, 8010662 <rcl_wait_set_resize+0xf6>
 8010652:	4649      	mov	r1, r9
 8010654:	47d0      	blx	sl
 8010656:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8010658:	612f      	str	r7, [r5, #16]
 801065a:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 801065e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8010662:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010664:	2600      	movs	r6, #0
 8010666:	61ee      	str	r6, [r5, #28]
 8010668:	61a6      	str	r6, [r4, #24]
 801066a:	2b00      	cmp	r3, #0
 801066c:	f040 80af 	bne.w	80107ce <rcl_wait_set_resize+0x262>
 8010670:	69a8      	ldr	r0, [r5, #24]
 8010672:	b120      	cbz	r0, 801067e <rcl_wait_set_resize+0x112>
 8010674:	4649      	mov	r1, r9
 8010676:	47d0      	blx	sl
 8010678:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801067a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801067c:	61ab      	str	r3, [r5, #24]
 801067e:	6a20      	ldr	r0, [r4, #32]
 8010680:	b128      	cbz	r0, 801068e <rcl_wait_set_resize+0x122>
 8010682:	4649      	mov	r1, r9
 8010684:	47d0      	blx	sl
 8010686:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8010688:	2300      	movs	r3, #0
 801068a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801068e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010690:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8010692:	2600      	movs	r6, #0
 8010694:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8010698:	626e      	str	r6, [r5, #36]	@ 0x24
 801069a:	6266      	str	r6, [r4, #36]	@ 0x24
 801069c:	2b00      	cmp	r3, #0
 801069e:	f000 80b6 	beq.w	801080e <rcl_wait_set_resize+0x2a2>
 80106a2:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 80106a6:	6a28      	ldr	r0, [r5, #32]
 80106a8:	463a      	mov	r2, r7
 80106aa:	4651      	mov	r1, sl
 80106ac:	47c8      	blx	r9
 80106ae:	6228      	str	r0, [r5, #32]
 80106b0:	2800      	cmp	r0, #0
 80106b2:	d04c      	beq.n	801074e <rcl_wait_set_resize+0x1e2>
 80106b4:	4652      	mov	r2, sl
 80106b6:	4631      	mov	r1, r6
 80106b8:	f005 fdc2 	bl	8016240 <memset>
 80106bc:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80106be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80106c0:	626b      	str	r3, [r5, #36]	@ 0x24
 80106c2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80106c4:	62a6      	str	r6, [r4, #40]	@ 0x28
 80106c6:	463a      	mov	r2, r7
 80106c8:	4651      	mov	r1, sl
 80106ca:	47c8      	blx	r9
 80106cc:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80106ce:	62e0      	str	r0, [r4, #44]	@ 0x2c
 80106d0:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 80106d2:	2c00      	cmp	r4, #0
 80106d4:	f000 80f0 	beq.w	80108b8 <rcl_wait_set_resize+0x34c>
 80106d8:	4620      	mov	r0, r4
 80106da:	4652      	mov	r2, sl
 80106dc:	4631      	mov	r1, r6
 80106de:	f005 fdaf 	bl	8016240 <memset>
 80106e2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80106e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80106e6:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80106e8:	2600      	movs	r6, #0
 80106ea:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 80106ee:	62ee      	str	r6, [r5, #44]	@ 0x2c
 80106f0:	6326      	str	r6, [r4, #48]	@ 0x30
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	f040 809d 	bne.w	8010832 <rcl_wait_set_resize+0x2c6>
 80106f8:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80106fa:	b120      	cbz	r0, 8010706 <rcl_wait_set_resize+0x19a>
 80106fc:	4639      	mov	r1, r7
 80106fe:	47c0      	blx	r8
 8010700:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010702:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8010704:	62ab      	str	r3, [r5, #40]	@ 0x28
 8010706:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8010708:	b310      	cbz	r0, 8010750 <rcl_wait_set_resize+0x1e4>
 801070a:	4639      	mov	r1, r7
 801070c:	47c0      	blx	r8
 801070e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010710:	2000      	movs	r0, #0
 8010712:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 8010716:	b003      	add	sp, #12
 8010718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801071c:	6800      	ldr	r0, [r0, #0]
 801071e:	b120      	cbz	r0, 801072a <rcl_wait_set_resize+0x1be>
 8010720:	4651      	mov	r1, sl
 8010722:	47d8      	blx	fp
 8010724:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8010726:	f8c5 8000 	str.w	r8, [r5]
 801072a:	68a0      	ldr	r0, [r4, #8]
 801072c:	2800      	cmp	r0, #0
 801072e:	f43f af61 	beq.w	80105f4 <rcl_wait_set_resize+0x88>
 8010732:	4651      	mov	r1, sl
 8010734:	47d8      	blx	fp
 8010736:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8010738:	2300      	movs	r3, #0
 801073a:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801073e:	e759      	b.n	80105f4 <rcl_wait_set_resize+0x88>
 8010740:	6828      	ldr	r0, [r5, #0]
 8010742:	9301      	str	r3, [sp, #4]
 8010744:	4651      	mov	r1, sl
 8010746:	47d8      	blx	fp
 8010748:	9b01      	ldr	r3, [sp, #4]
 801074a:	e9c5 3300 	strd	r3, r3, [r5]
 801074e:	200a      	movs	r0, #10
 8010750:	b003      	add	sp, #12
 8010752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010756:	00b4      	lsls	r4, r6, #2
 8010758:	68a8      	ldr	r0, [r5, #8]
 801075a:	464a      	mov	r2, r9
 801075c:	4621      	mov	r1, r4
 801075e:	4798      	blx	r3
 8010760:	60a8      	str	r0, [r5, #8]
 8010762:	2800      	cmp	r0, #0
 8010764:	d0f3      	beq.n	801074e <rcl_wait_set_resize+0x1e2>
 8010766:	4622      	mov	r2, r4
 8010768:	4641      	mov	r1, r8
 801076a:	f005 fd69 	bl	8016240 <memset>
 801076e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8010770:	60ee      	str	r6, [r5, #12]
 8010772:	f04f 0800 	mov.w	r8, #0
 8010776:	19f6      	adds	r6, r6, r7
 8010778:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801077c:	f8c4 8010 	str.w	r8, [r4, #16]
 8010780:	f43f af54 	beq.w	801062c <rcl_wait_set_resize+0xc0>
 8010784:	00b6      	lsls	r6, r6, #2
 8010786:	464a      	mov	r2, r9
 8010788:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 801078a:	6960      	ldr	r0, [r4, #20]
 801078c:	4631      	mov	r1, r6
 801078e:	4798      	blx	r3
 8010790:	4681      	mov	r9, r0
 8010792:	6160      	str	r0, [r4, #20]
 8010794:	2800      	cmp	r0, #0
 8010796:	d076      	beq.n	8010886 <rcl_wait_set_resize+0x31a>
 8010798:	4632      	mov	r2, r6
 801079a:	4641      	mov	r1, r8
 801079c:	f005 fd50 	bl	8016240 <memset>
 80107a0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80107a2:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80107a6:	e74a      	b.n	801063e <rcl_wait_set_resize+0xd2>
 80107a8:	00bc      	lsls	r4, r7, #2
 80107aa:	6928      	ldr	r0, [r5, #16]
 80107ac:	464a      	mov	r2, r9
 80107ae:	4621      	mov	r1, r4
 80107b0:	47c0      	blx	r8
 80107b2:	6128      	str	r0, [r5, #16]
 80107b4:	2800      	cmp	r0, #0
 80107b6:	d0ca      	beq.n	801074e <rcl_wait_set_resize+0x1e2>
 80107b8:	4622      	mov	r2, r4
 80107ba:	4631      	mov	r1, r6
 80107bc:	f005 fd40 	bl	8016240 <memset>
 80107c0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80107c2:	616f      	str	r7, [r5, #20]
 80107c4:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 80107c8:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80107cc:	e749      	b.n	8010662 <rcl_wait_set_resize+0xf6>
 80107ce:	009c      	lsls	r4, r3, #2
 80107d0:	69a8      	ldr	r0, [r5, #24]
 80107d2:	464a      	mov	r2, r9
 80107d4:	4621      	mov	r1, r4
 80107d6:	47c0      	blx	r8
 80107d8:	61a8      	str	r0, [r5, #24]
 80107da:	2800      	cmp	r0, #0
 80107dc:	d0b7      	beq.n	801074e <rcl_wait_set_resize+0x1e2>
 80107de:	4622      	mov	r2, r4
 80107e0:	4631      	mov	r1, r6
 80107e2:	f005 fd2d 	bl	8016240 <memset>
 80107e6:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 80107e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80107ea:	61eb      	str	r3, [r5, #28]
 80107ec:	6a38      	ldr	r0, [r7, #32]
 80107ee:	61fe      	str	r6, [r7, #28]
 80107f0:	464a      	mov	r2, r9
 80107f2:	4621      	mov	r1, r4
 80107f4:	47c0      	blx	r8
 80107f6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80107f8:	6238      	str	r0, [r7, #32]
 80107fa:	6a1f      	ldr	r7, [r3, #32]
 80107fc:	2f00      	cmp	r7, #0
 80107fe:	d054      	beq.n	80108aa <rcl_wait_set_resize+0x33e>
 8010800:	4622      	mov	r2, r4
 8010802:	4631      	mov	r1, r6
 8010804:	4638      	mov	r0, r7
 8010806:	f005 fd1b 	bl	8016240 <memset>
 801080a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801080c:	e73f      	b.n	801068e <rcl_wait_set_resize+0x122>
 801080e:	6a28      	ldr	r0, [r5, #32]
 8010810:	b120      	cbz	r0, 801081c <rcl_wait_set_resize+0x2b0>
 8010812:	4639      	mov	r1, r7
 8010814:	47c0      	blx	r8
 8010816:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010818:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801081a:	622b      	str	r3, [r5, #32]
 801081c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 801081e:	2800      	cmp	r0, #0
 8010820:	f43f af60 	beq.w	80106e4 <rcl_wait_set_resize+0x178>
 8010824:	4639      	mov	r1, r7
 8010826:	47c0      	blx	r8
 8010828:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801082a:	2300      	movs	r3, #0
 801082c:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8010830:	e758      	b.n	80106e4 <rcl_wait_set_resize+0x178>
 8010832:	009c      	lsls	r4, r3, #2
 8010834:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8010836:	463a      	mov	r2, r7
 8010838:	4621      	mov	r1, r4
 801083a:	47c8      	blx	r9
 801083c:	62a8      	str	r0, [r5, #40]	@ 0x28
 801083e:	2800      	cmp	r0, #0
 8010840:	d085      	beq.n	801074e <rcl_wait_set_resize+0x1e2>
 8010842:	4622      	mov	r2, r4
 8010844:	4631      	mov	r1, r6
 8010846:	f005 fcfb 	bl	8016240 <memset>
 801084a:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 801084e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010850:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8010852:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8010856:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 801085a:	463a      	mov	r2, r7
 801085c:	4621      	mov	r1, r4
 801085e:	47c8      	blx	r9
 8010860:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010862:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8010866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010868:	b36b      	cbz	r3, 80108c6 <rcl_wait_set_resize+0x35a>
 801086a:	4622      	mov	r2, r4
 801086c:	4631      	mov	r1, r6
 801086e:	4618      	mov	r0, r3
 8010870:	f005 fce6 	bl	8016240 <memset>
 8010874:	4630      	mov	r0, r6
 8010876:	b003      	add	sp, #12
 8010878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801087c:	200b      	movs	r0, #11
 801087e:	4770      	bx	lr
 8010880:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8010884:	e764      	b.n	8010750 <rcl_wait_set_resize+0x1e4>
 8010886:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010888:	68a8      	ldr	r0, [r5, #8]
 801088a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 801088c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801088e:	4798      	blx	r3
 8010890:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010892:	6928      	ldr	r0, [r5, #16]
 8010894:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010896:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8010898:	f8c5 900c 	str.w	r9, [r5, #12]
 801089c:	f8c5 9008 	str.w	r9, [r5, #8]
 80108a0:	4790      	blx	r2
 80108a2:	e9c5 9904 	strd	r9, r9, [r5, #16]
 80108a6:	200a      	movs	r0, #10
 80108a8:	e752      	b.n	8010750 <rcl_wait_set_resize+0x1e4>
 80108aa:	69a8      	ldr	r0, [r5, #24]
 80108ac:	4649      	mov	r1, r9
 80108ae:	47d0      	blx	sl
 80108b0:	e9c5 7706 	strd	r7, r7, [r5, #24]
 80108b4:	200a      	movs	r0, #10
 80108b6:	e74b      	b.n	8010750 <rcl_wait_set_resize+0x1e4>
 80108b8:	6a28      	ldr	r0, [r5, #32]
 80108ba:	4639      	mov	r1, r7
 80108bc:	47c0      	blx	r8
 80108be:	e9c5 4408 	strd	r4, r4, [r5, #32]
 80108c2:	200a      	movs	r0, #10
 80108c4:	e744      	b.n	8010750 <rcl_wait_set_resize+0x1e4>
 80108c6:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80108c8:	9301      	str	r3, [sp, #4]
 80108ca:	4639      	mov	r1, r7
 80108cc:	47c0      	blx	r8
 80108ce:	9b01      	ldr	r3, [sp, #4]
 80108d0:	200a      	movs	r0, #10
 80108d2:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 80108d6:	e73b      	b.n	8010750 <rcl_wait_set_resize+0x1e4>

080108d8 <rcl_wait_set_init>:
 80108d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80108dc:	b084      	sub	sp, #16
 80108de:	4604      	mov	r4, r0
 80108e0:	a810      	add	r0, sp, #64	@ 0x40
 80108e2:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 80108e6:	460f      	mov	r7, r1
 80108e8:	4690      	mov	r8, r2
 80108ea:	4699      	mov	r9, r3
 80108ec:	f7fa fda4 	bl	800b438 <rcutils_allocator_is_valid>
 80108f0:	2800      	cmp	r0, #0
 80108f2:	d06b      	beq.n	80109cc <rcl_wait_set_init+0xf4>
 80108f4:	2c00      	cmp	r4, #0
 80108f6:	d069      	beq.n	80109cc <rcl_wait_set_init+0xf4>
 80108f8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80108fa:	b125      	cbz	r5, 8010906 <rcl_wait_set_init+0x2e>
 80108fc:	2564      	movs	r5, #100	@ 0x64
 80108fe:	4628      	mov	r0, r5
 8010900:	b004      	add	sp, #16
 8010902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010906:	f1ba 0f00 	cmp.w	sl, #0
 801090a:	d05f      	beq.n	80109cc <rcl_wait_set_init+0xf4>
 801090c:	4650      	mov	r0, sl
 801090e:	f7fe fb3f 	bl	800ef90 <rcl_context_is_valid>
 8010912:	2800      	cmp	r0, #0
 8010914:	d067      	beq.n	80109e6 <rcl_wait_set_init+0x10e>
 8010916:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010918:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801091a:	205c      	movs	r0, #92	@ 0x5c
 801091c:	4798      	blx	r3
 801091e:	6320      	str	r0, [r4, #48]	@ 0x30
 8010920:	2800      	cmp	r0, #0
 8010922:	d062      	beq.n	80109ea <rcl_wait_set_init+0x112>
 8010924:	4629      	mov	r1, r5
 8010926:	225c      	movs	r2, #92	@ 0x5c
 8010928:	f005 fc8a 	bl	8016240 <memset>
 801092c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8010930:	eb03 0e02 	add.w	lr, r3, r2
 8010934:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010936:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8010938:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 801093c:	449e      	add	lr, r3
 801093e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010942:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8010946:	e9c6 5504 	strd	r5, r5, [r6, #16]
 801094a:	e9c6 5507 	strd	r5, r5, [r6, #28]
 801094e:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 8010952:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 8010956:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 801095a:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 801095e:	f8da a000 	ldr.w	sl, [sl]
 8010962:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8010964:	44c6      	add	lr, r8
 8010966:	f8dc 3000 	ldr.w	r3, [ip]
 801096a:	602b      	str	r3, [r5, #0]
 801096c:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 8010970:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8010974:	f002 fe6c 	bl	8013650 <rmw_create_wait_set>
 8010978:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801097a:	63f0      	str	r0, [r6, #60]	@ 0x3c
 801097c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 801097e:	b350      	cbz	r0, 80109d6 <rcl_wait_set_init+0xfe>
 8010980:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010982:	9302      	str	r3, [sp, #8]
 8010984:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010986:	9301      	str	r3, [sp, #4]
 8010988:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801098a:	9300      	str	r3, [sp, #0]
 801098c:	4642      	mov	r2, r8
 801098e:	464b      	mov	r3, r9
 8010990:	4639      	mov	r1, r7
 8010992:	4620      	mov	r0, r4
 8010994:	f7ff fdea 	bl	801056c <rcl_wait_set_resize>
 8010998:	4605      	mov	r5, r0
 801099a:	2800      	cmp	r0, #0
 801099c:	d0af      	beq.n	80108fe <rcl_wait_set_init+0x26>
 801099e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80109a0:	bb2b      	cbnz	r3, 80109ee <rcl_wait_set_init+0x116>
 80109a2:	2600      	movs	r6, #0
 80109a4:	e9cd 6601 	strd	r6, r6, [sp, #4]
 80109a8:	9600      	str	r6, [sp, #0]
 80109aa:	4633      	mov	r3, r6
 80109ac:	4632      	mov	r2, r6
 80109ae:	4631      	mov	r1, r6
 80109b0:	4620      	mov	r0, r4
 80109b2:	f7ff fddb 	bl	801056c <rcl_wait_set_resize>
 80109b6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80109b8:	2800      	cmp	r0, #0
 80109ba:	d0a0      	beq.n	80108fe <rcl_wait_set_init+0x26>
 80109bc:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80109be:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 80109c0:	4798      	blx	r3
 80109c2:	4628      	mov	r0, r5
 80109c4:	6326      	str	r6, [r4, #48]	@ 0x30
 80109c6:	b004      	add	sp, #16
 80109c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109cc:	250b      	movs	r5, #11
 80109ce:	4628      	mov	r0, r5
 80109d0:	b004      	add	sp, #16
 80109d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109d6:	2501      	movs	r5, #1
 80109d8:	f002 fe44 	bl	8013664 <rmw_destroy_wait_set>
 80109dc:	2800      	cmp	r0, #0
 80109de:	bf18      	it	ne
 80109e0:	f44f 7561 	movne.w	r5, #900	@ 0x384
 80109e4:	e7dd      	b.n	80109a2 <rcl_wait_set_init+0xca>
 80109e6:	2565      	movs	r5, #101	@ 0x65
 80109e8:	e789      	b.n	80108fe <rcl_wait_set_init+0x26>
 80109ea:	250a      	movs	r5, #10
 80109ec:	e787      	b.n	80108fe <rcl_wait_set_init+0x26>
 80109ee:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80109f0:	e7f2      	b.n	80109d8 <rcl_wait_set_init+0x100>
 80109f2:	bf00      	nop

080109f4 <rcl_wait_set_add_guard_condition>:
 80109f4:	b318      	cbz	r0, 8010a3e <rcl_wait_set_add_guard_condition+0x4a>
 80109f6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80109f8:	b570      	push	{r4, r5, r6, lr}
 80109fa:	4604      	mov	r4, r0
 80109fc:	b30b      	cbz	r3, 8010a42 <rcl_wait_set_add_guard_condition+0x4e>
 80109fe:	b319      	cbz	r1, 8010a48 <rcl_wait_set_add_guard_condition+0x54>
 8010a00:	68dd      	ldr	r5, [r3, #12]
 8010a02:	68c0      	ldr	r0, [r0, #12]
 8010a04:	4285      	cmp	r5, r0
 8010a06:	d217      	bcs.n	8010a38 <rcl_wait_set_add_guard_condition+0x44>
 8010a08:	68a0      	ldr	r0, [r4, #8]
 8010a0a:	1c6e      	adds	r6, r5, #1
 8010a0c:	60de      	str	r6, [r3, #12]
 8010a0e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8010a12:	b102      	cbz	r2, 8010a16 <rcl_wait_set_add_guard_condition+0x22>
 8010a14:	6015      	str	r5, [r2, #0]
 8010a16:	4608      	mov	r0, r1
 8010a18:	f004 fe18 	bl	801564c <rcl_guard_condition_get_rmw_handle>
 8010a1c:	b150      	cbz	r0, 8010a34 <rcl_wait_set_add_guard_condition+0x40>
 8010a1e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010a20:	6842      	ldr	r2, [r0, #4]
 8010a22:	695b      	ldr	r3, [r3, #20]
 8010a24:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010a28:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8010a2a:	6913      	ldr	r3, [r2, #16]
 8010a2c:	3301      	adds	r3, #1
 8010a2e:	2000      	movs	r0, #0
 8010a30:	6113      	str	r3, [r2, #16]
 8010a32:	bd70      	pop	{r4, r5, r6, pc}
 8010a34:	2001      	movs	r0, #1
 8010a36:	bd70      	pop	{r4, r5, r6, pc}
 8010a38:	f240 3086 	movw	r0, #902	@ 0x386
 8010a3c:	bd70      	pop	{r4, r5, r6, pc}
 8010a3e:	200b      	movs	r0, #11
 8010a40:	4770      	bx	lr
 8010a42:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8010a46:	bd70      	pop	{r4, r5, r6, pc}
 8010a48:	200b      	movs	r0, #11
 8010a4a:	bd70      	pop	{r4, r5, r6, pc}

08010a4c <rcl_wait_set_add_timer>:
 8010a4c:	b328      	cbz	r0, 8010a9a <rcl_wait_set_add_timer+0x4e>
 8010a4e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8010a50:	b570      	push	{r4, r5, r6, lr}
 8010a52:	4604      	mov	r4, r0
 8010a54:	b31b      	cbz	r3, 8010a9e <rcl_wait_set_add_timer+0x52>
 8010a56:	b329      	cbz	r1, 8010aa4 <rcl_wait_set_add_timer+0x58>
 8010a58:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8010a5a:	6965      	ldr	r5, [r4, #20]
 8010a5c:	42a8      	cmp	r0, r5
 8010a5e:	d219      	bcs.n	8010a94 <rcl_wait_set_add_timer+0x48>
 8010a60:	6925      	ldr	r5, [r4, #16]
 8010a62:	1c46      	adds	r6, r0, #1
 8010a64:	641e      	str	r6, [r3, #64]	@ 0x40
 8010a66:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8010a6a:	b102      	cbz	r2, 8010a6e <rcl_wait_set_add_timer+0x22>
 8010a6c:	6010      	str	r0, [r2, #0]
 8010a6e:	4608      	mov	r0, r1
 8010a70:	f7ff fba6 	bl	80101c0 <rcl_timer_get_guard_condition>
 8010a74:	b168      	cbz	r0, 8010a92 <rcl_wait_set_add_timer+0x46>
 8010a76:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8010a78:	68e3      	ldr	r3, [r4, #12]
 8010a7a:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 8010a7c:	3b01      	subs	r3, #1
 8010a7e:	441d      	add	r5, r3
 8010a80:	f004 fde4 	bl	801564c <rcl_guard_condition_get_rmw_handle>
 8010a84:	b180      	cbz	r0, 8010aa8 <rcl_wait_set_add_timer+0x5c>
 8010a86:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010a88:	6842      	ldr	r2, [r0, #4]
 8010a8a:	695b      	ldr	r3, [r3, #20]
 8010a8c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010a90:	2000      	movs	r0, #0
 8010a92:	bd70      	pop	{r4, r5, r6, pc}
 8010a94:	f240 3086 	movw	r0, #902	@ 0x386
 8010a98:	bd70      	pop	{r4, r5, r6, pc}
 8010a9a:	200b      	movs	r0, #11
 8010a9c:	4770      	bx	lr
 8010a9e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8010aa2:	bd70      	pop	{r4, r5, r6, pc}
 8010aa4:	200b      	movs	r0, #11
 8010aa6:	bd70      	pop	{r4, r5, r6, pc}
 8010aa8:	2001      	movs	r0, #1
 8010aaa:	bd70      	pop	{r4, r5, r6, pc}

08010aac <rcl_wait_set_add_client>:
 8010aac:	b318      	cbz	r0, 8010af6 <rcl_wait_set_add_client+0x4a>
 8010aae:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8010ab0:	b570      	push	{r4, r5, r6, lr}
 8010ab2:	4604      	mov	r4, r0
 8010ab4:	b30b      	cbz	r3, 8010afa <rcl_wait_set_add_client+0x4e>
 8010ab6:	b319      	cbz	r1, 8010b00 <rcl_wait_set_add_client+0x54>
 8010ab8:	699d      	ldr	r5, [r3, #24]
 8010aba:	69c0      	ldr	r0, [r0, #28]
 8010abc:	4285      	cmp	r5, r0
 8010abe:	d217      	bcs.n	8010af0 <rcl_wait_set_add_client+0x44>
 8010ac0:	69a0      	ldr	r0, [r4, #24]
 8010ac2:	1c6e      	adds	r6, r5, #1
 8010ac4:	619e      	str	r6, [r3, #24]
 8010ac6:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8010aca:	b102      	cbz	r2, 8010ace <rcl_wait_set_add_client+0x22>
 8010acc:	6015      	str	r5, [r2, #0]
 8010ace:	4608      	mov	r0, r1
 8010ad0:	f7fe f9b2 	bl	800ee38 <rcl_client_get_rmw_handle>
 8010ad4:	b150      	cbz	r0, 8010aec <rcl_wait_set_add_client+0x40>
 8010ad6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010ad8:	6842      	ldr	r2, [r0, #4]
 8010ada:	6a1b      	ldr	r3, [r3, #32]
 8010adc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010ae0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8010ae2:	69d3      	ldr	r3, [r2, #28]
 8010ae4:	3301      	adds	r3, #1
 8010ae6:	2000      	movs	r0, #0
 8010ae8:	61d3      	str	r3, [r2, #28]
 8010aea:	bd70      	pop	{r4, r5, r6, pc}
 8010aec:	2001      	movs	r0, #1
 8010aee:	bd70      	pop	{r4, r5, r6, pc}
 8010af0:	f240 3086 	movw	r0, #902	@ 0x386
 8010af4:	bd70      	pop	{r4, r5, r6, pc}
 8010af6:	200b      	movs	r0, #11
 8010af8:	4770      	bx	lr
 8010afa:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8010afe:	bd70      	pop	{r4, r5, r6, pc}
 8010b00:	200b      	movs	r0, #11
 8010b02:	bd70      	pop	{r4, r5, r6, pc}

08010b04 <rcl_wait_set_add_service>:
 8010b04:	b318      	cbz	r0, 8010b4e <rcl_wait_set_add_service+0x4a>
 8010b06:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8010b08:	b570      	push	{r4, r5, r6, lr}
 8010b0a:	4604      	mov	r4, r0
 8010b0c:	b30b      	cbz	r3, 8010b52 <rcl_wait_set_add_service+0x4e>
 8010b0e:	b319      	cbz	r1, 8010b58 <rcl_wait_set_add_service+0x54>
 8010b10:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8010b12:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8010b14:	4285      	cmp	r5, r0
 8010b16:	d217      	bcs.n	8010b48 <rcl_wait_set_add_service+0x44>
 8010b18:	6a20      	ldr	r0, [r4, #32]
 8010b1a:	1c6e      	adds	r6, r5, #1
 8010b1c:	625e      	str	r6, [r3, #36]	@ 0x24
 8010b1e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8010b22:	b102      	cbz	r2, 8010b26 <rcl_wait_set_add_service+0x22>
 8010b24:	6015      	str	r5, [r2, #0]
 8010b26:	4608      	mov	r0, r1
 8010b28:	f7ff f804 	bl	800fb34 <rcl_service_get_rmw_handle>
 8010b2c:	b150      	cbz	r0, 8010b44 <rcl_wait_set_add_service+0x40>
 8010b2e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010b30:	6842      	ldr	r2, [r0, #4]
 8010b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b34:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010b38:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8010b3a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8010b3c:	3301      	adds	r3, #1
 8010b3e:	2000      	movs	r0, #0
 8010b40:	6293      	str	r3, [r2, #40]	@ 0x28
 8010b42:	bd70      	pop	{r4, r5, r6, pc}
 8010b44:	2001      	movs	r0, #1
 8010b46:	bd70      	pop	{r4, r5, r6, pc}
 8010b48:	f240 3086 	movw	r0, #902	@ 0x386
 8010b4c:	bd70      	pop	{r4, r5, r6, pc}
 8010b4e:	200b      	movs	r0, #11
 8010b50:	4770      	bx	lr
 8010b52:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8010b56:	bd70      	pop	{r4, r5, r6, pc}
 8010b58:	200b      	movs	r0, #11
 8010b5a:	bd70      	pop	{r4, r5, r6, pc}
 8010b5c:	0000      	movs	r0, r0
	...

08010b60 <rcl_wait>:
 8010b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b64:	ed2d 8b02 	vpush	{d8}
 8010b68:	b08d      	sub	sp, #52	@ 0x34
 8010b6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010b6e:	2800      	cmp	r0, #0
 8010b70:	f000 8143 	beq.w	8010dfa <rcl_wait+0x29a>
 8010b74:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8010b76:	4605      	mov	r5, r0
 8010b78:	2e00      	cmp	r6, #0
 8010b7a:	f000 8112 	beq.w	8010da2 <rcl_wait+0x242>
 8010b7e:	6843      	ldr	r3, [r0, #4]
 8010b80:	b983      	cbnz	r3, 8010ba4 <rcl_wait+0x44>
 8010b82:	68eb      	ldr	r3, [r5, #12]
 8010b84:	b973      	cbnz	r3, 8010ba4 <rcl_wait+0x44>
 8010b86:	696b      	ldr	r3, [r5, #20]
 8010b88:	b963      	cbnz	r3, 8010ba4 <rcl_wait+0x44>
 8010b8a:	69eb      	ldr	r3, [r5, #28]
 8010b8c:	b953      	cbnz	r3, 8010ba4 <rcl_wait+0x44>
 8010b8e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8010b90:	b943      	cbnz	r3, 8010ba4 <rcl_wait+0x44>
 8010b92:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8010b94:	b933      	cbnz	r3, 8010ba4 <rcl_wait+0x44>
 8010b96:	f240 3085 	movw	r0, #901	@ 0x385
 8010b9a:	b00d      	add	sp, #52	@ 0x34
 8010b9c:	ecbd 8b02 	vpop	{d8}
 8010ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ba4:	9b04      	ldr	r3, [sp, #16]
 8010ba6:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8010ba8:	2b01      	cmp	r3, #1
 8010baa:	9b05      	ldr	r3, [sp, #20]
 8010bac:	f173 0300 	sbcs.w	r3, r3, #0
 8010bb0:	f2c0 80f0 	blt.w	8010d94 <rcl_wait+0x234>
 8010bb4:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8010bb8:	4643      	mov	r3, r8
 8010bba:	2a00      	cmp	r2, #0
 8010bbc:	f000 8133 	beq.w	8010e26 <rcl_wait+0x2c6>
 8010bc0:	2400      	movs	r4, #0
 8010bc2:	4613      	mov	r3, r2
 8010bc4:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 8010e38 <rcl_wait+0x2d8>
 8010bc8:	46a2      	mov	sl, r4
 8010bca:	46a3      	mov	fp, r4
 8010bcc:	f240 3921 	movw	r9, #801	@ 0x321
 8010bd0:	4632      	mov	r2, r6
 8010bd2:	e014      	b.n	8010bfe <rcl_wait+0x9e>
 8010bd4:	2800      	cmp	r0, #0
 8010bd6:	d1e0      	bne.n	8010b9a <rcl_wait+0x3a>
 8010bd8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010bdc:	4542      	cmp	r2, r8
 8010bde:	eb73 0107 	sbcs.w	r1, r3, r7
 8010be2:	da03      	bge.n	8010bec <rcl_wait+0x8c>
 8010be4:	4690      	mov	r8, r2
 8010be6:	461f      	mov	r7, r3
 8010be8:	f04f 0b01 	mov.w	fp, #1
 8010bec:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8010bee:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8010bf0:	3401      	adds	r4, #1
 8010bf2:	f14a 0a00 	adc.w	sl, sl, #0
 8010bf6:	429c      	cmp	r4, r3
 8010bf8:	f17a 0100 	sbcs.w	r1, sl, #0
 8010bfc:	d228      	bcs.n	8010c50 <rcl_wait+0xf0>
 8010bfe:	6928      	ldr	r0, [r5, #16]
 8010c00:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8010c04:	a908      	add	r1, sp, #32
 8010c06:	00a6      	lsls	r6, r4, #2
 8010c08:	2800      	cmp	r0, #0
 8010c0a:	d0f1      	beq.n	8010bf0 <rcl_wait+0x90>
 8010c0c:	68eb      	ldr	r3, [r5, #12]
 8010c0e:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8010c12:	4423      	add	r3, r4
 8010c14:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8010c18:	f1be 0f00 	cmp.w	lr, #0
 8010c1c:	d006      	beq.n	8010c2c <rcl_wait+0xcc>
 8010c1e:	6913      	ldr	r3, [r2, #16]
 8010c20:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 8010c24:	3301      	adds	r3, #1
 8010c26:	6113      	str	r3, [r2, #16]
 8010c28:	692b      	ldr	r3, [r5, #16]
 8010c2a:	5998      	ldr	r0, [r3, r6]
 8010c2c:	ed8d 8b08 	vstr	d8, [sp, #32]
 8010c30:	f7ff fa94 	bl	801015c <rcl_timer_get_time_until_next_call>
 8010c34:	4548      	cmp	r0, r9
 8010c36:	d1cd      	bne.n	8010bd4 <rcl_wait+0x74>
 8010c38:	692b      	ldr	r3, [r5, #16]
 8010c3a:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8010c3c:	2100      	movs	r1, #0
 8010c3e:	5199      	str	r1, [r3, r6]
 8010c40:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8010c42:	3401      	adds	r4, #1
 8010c44:	f14a 0a00 	adc.w	sl, sl, #0
 8010c48:	429c      	cmp	r4, r3
 8010c4a:	f17a 0100 	sbcs.w	r1, sl, #0
 8010c4e:	d3d6      	bcc.n	8010bfe <rcl_wait+0x9e>
 8010c50:	4616      	mov	r6, r2
 8010c52:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8010c56:	4313      	orrs	r3, r2
 8010c58:	46d9      	mov	r9, fp
 8010c5a:	f040 80a9 	bne.w	8010db0 <rcl_wait+0x250>
 8010c5e:	2300      	movs	r3, #0
 8010c60:	2200      	movs	r2, #0
 8010c62:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010c66:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8010c6a:	ab08      	add	r3, sp, #32
 8010c6c:	9302      	str	r3, [sp, #8]
 8010c6e:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 8010c70:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 8010c74:	e9cd 3200 	strd	r3, r2, [sp]
 8010c78:	f106 0110 	add.w	r1, r6, #16
 8010c7c:	f106 031c 	add.w	r3, r6, #28
 8010c80:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 8010c84:	1d30      	adds	r0, r6, #4
 8010c86:	f002 fb6b 	bl	8013360 <rmw_wait>
 8010c8a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010c8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010c8e:	4680      	mov	r8, r0
 8010c90:	b1ca      	cbz	r2, 8010cc6 <rcl_wait+0x166>
 8010c92:	2400      	movs	r4, #0
 8010c94:	4627      	mov	r7, r4
 8010c96:	692a      	ldr	r2, [r5, #16]
 8010c98:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8010c9c:	f10d 011f 	add.w	r1, sp, #31
 8010ca0:	00a6      	lsls	r6, r4, #2
 8010ca2:	b160      	cbz	r0, 8010cbe <rcl_wait+0x15e>
 8010ca4:	f88d 701f 	strb.w	r7, [sp, #31]
 8010ca8:	f7ff fa1e 	bl	80100e8 <rcl_timer_is_ready>
 8010cac:	2800      	cmp	r0, #0
 8010cae:	f47f af74 	bne.w	8010b9a <rcl_wait+0x3a>
 8010cb2:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8010cb6:	b90b      	cbnz	r3, 8010cbc <rcl_wait+0x15c>
 8010cb8:	692a      	ldr	r2, [r5, #16]
 8010cba:	5193      	str	r3, [r2, r6]
 8010cbc:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8010cbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010cc0:	3401      	adds	r4, #1
 8010cc2:	42a2      	cmp	r2, r4
 8010cc4:	d8e7      	bhi.n	8010c96 <rcl_wait+0x136>
 8010cc6:	f038 0002 	bics.w	r0, r8, #2
 8010cca:	f040 8090 	bne.w	8010dee <rcl_wait+0x28e>
 8010cce:	686e      	ldr	r6, [r5, #4]
 8010cd0:	4602      	mov	r2, r0
 8010cd2:	b91e      	cbnz	r6, 8010cdc <rcl_wait+0x17c>
 8010cd4:	e00d      	b.n	8010cf2 <rcl_wait+0x192>
 8010cd6:	3201      	adds	r2, #1
 8010cd8:	42b2      	cmp	r2, r6
 8010cda:	d00a      	beq.n	8010cf2 <rcl_wait+0x192>
 8010cdc:	6899      	ldr	r1, [r3, #8]
 8010cde:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8010ce2:	2900      	cmp	r1, #0
 8010ce4:	d1f7      	bne.n	8010cd6 <rcl_wait+0x176>
 8010ce6:	682c      	ldr	r4, [r5, #0]
 8010ce8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8010cec:	3201      	adds	r2, #1
 8010cee:	42b2      	cmp	r2, r6
 8010cf0:	d1f4      	bne.n	8010cdc <rcl_wait+0x17c>
 8010cf2:	68ee      	ldr	r6, [r5, #12]
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	b91e      	cbnz	r6, 8010d00 <rcl_wait+0x1a0>
 8010cf8:	e00d      	b.n	8010d16 <rcl_wait+0x1b6>
 8010cfa:	3201      	adds	r2, #1
 8010cfc:	42b2      	cmp	r2, r6
 8010cfe:	d00a      	beq.n	8010d16 <rcl_wait+0x1b6>
 8010d00:	6959      	ldr	r1, [r3, #20]
 8010d02:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8010d06:	2900      	cmp	r1, #0
 8010d08:	d1f7      	bne.n	8010cfa <rcl_wait+0x19a>
 8010d0a:	68ac      	ldr	r4, [r5, #8]
 8010d0c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8010d10:	3201      	adds	r2, #1
 8010d12:	42b2      	cmp	r2, r6
 8010d14:	d1f4      	bne.n	8010d00 <rcl_wait+0x1a0>
 8010d16:	69ee      	ldr	r6, [r5, #28]
 8010d18:	2200      	movs	r2, #0
 8010d1a:	b91e      	cbnz	r6, 8010d24 <rcl_wait+0x1c4>
 8010d1c:	e00d      	b.n	8010d3a <rcl_wait+0x1da>
 8010d1e:	3201      	adds	r2, #1
 8010d20:	42b2      	cmp	r2, r6
 8010d22:	d00a      	beq.n	8010d3a <rcl_wait+0x1da>
 8010d24:	6a19      	ldr	r1, [r3, #32]
 8010d26:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8010d2a:	2900      	cmp	r1, #0
 8010d2c:	d1f7      	bne.n	8010d1e <rcl_wait+0x1be>
 8010d2e:	69ac      	ldr	r4, [r5, #24]
 8010d30:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8010d34:	3201      	adds	r2, #1
 8010d36:	42b2      	cmp	r2, r6
 8010d38:	d1f4      	bne.n	8010d24 <rcl_wait+0x1c4>
 8010d3a:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 8010d3c:	2200      	movs	r2, #0
 8010d3e:	b91e      	cbnz	r6, 8010d48 <rcl_wait+0x1e8>
 8010d40:	e00d      	b.n	8010d5e <rcl_wait+0x1fe>
 8010d42:	3201      	adds	r2, #1
 8010d44:	4296      	cmp	r6, r2
 8010d46:	d00a      	beq.n	8010d5e <rcl_wait+0x1fe>
 8010d48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8010d4a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8010d4e:	2900      	cmp	r1, #0
 8010d50:	d1f7      	bne.n	8010d42 <rcl_wait+0x1e2>
 8010d52:	6a2c      	ldr	r4, [r5, #32]
 8010d54:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8010d58:	3201      	adds	r2, #1
 8010d5a:	4296      	cmp	r6, r2
 8010d5c:	d1f4      	bne.n	8010d48 <rcl_wait+0x1e8>
 8010d5e:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 8010d60:	2200      	movs	r2, #0
 8010d62:	b91e      	cbnz	r6, 8010d6c <rcl_wait+0x20c>
 8010d64:	e00d      	b.n	8010d82 <rcl_wait+0x222>
 8010d66:	3201      	adds	r2, #1
 8010d68:	42b2      	cmp	r2, r6
 8010d6a:	d00a      	beq.n	8010d82 <rcl_wait+0x222>
 8010d6c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8010d6e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8010d72:	2900      	cmp	r1, #0
 8010d74:	d1f7      	bne.n	8010d66 <rcl_wait+0x206>
 8010d76:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 8010d78:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8010d7c:	3201      	adds	r2, #1
 8010d7e:	42b2      	cmp	r2, r6
 8010d80:	d1f4      	bne.n	8010d6c <rcl_wait+0x20c>
 8010d82:	f1b8 0f02 	cmp.w	r8, #2
 8010d86:	f47f af08 	bne.w	8010b9a <rcl_wait+0x3a>
 8010d8a:	464b      	mov	r3, r9
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	bf08      	it	eq
 8010d90:	2002      	moveq	r0, #2
 8010d92:	e702      	b.n	8010b9a <rcl_wait+0x3a>
 8010d94:	2a00      	cmp	r2, #0
 8010d96:	d03a      	beq.n	8010e0e <rcl_wait+0x2ae>
 8010d98:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8010d9c:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8010da0:	e70e      	b.n	8010bc0 <rcl_wait+0x60>
 8010da2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8010da6:	b00d      	add	sp, #52	@ 0x34
 8010da8:	ecbd 8b02 	vpop	{d8}
 8010dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010db0:	9b04      	ldr	r3, [sp, #16]
 8010db2:	2b01      	cmp	r3, #1
 8010db4:	9b05      	ldr	r3, [sp, #20]
 8010db6:	f173 0300 	sbcs.w	r3, r3, #0
 8010dba:	db24      	blt.n	8010e06 <rcl_wait+0x2a6>
 8010dbc:	2f00      	cmp	r7, #0
 8010dbe:	bfbc      	itt	lt
 8010dc0:	f04f 0800 	movlt.w	r8, #0
 8010dc4:	4647      	movlt	r7, r8
 8010dc6:	a31e      	add	r3, pc, #120	@ (adr r3, 8010e40 <rcl_wait+0x2e0>)
 8010dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dcc:	4640      	mov	r0, r8
 8010dce:	4639      	mov	r1, r7
 8010dd0:	f7ef ff0c 	bl	8000bec <__aeabi_ldivmod>
 8010dd4:	a31a      	add	r3, pc, #104	@ (adr r3, 8010e40 <rcl_wait+0x2e0>)
 8010dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dda:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010dde:	4640      	mov	r0, r8
 8010de0:	4639      	mov	r1, r7
 8010de2:	f7ef ff03 	bl	8000bec <__aeabi_ldivmod>
 8010de6:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8010dea:	ab08      	add	r3, sp, #32
 8010dec:	e73e      	b.n	8010c6c <rcl_wait+0x10c>
 8010dee:	2001      	movs	r0, #1
 8010df0:	b00d      	add	sp, #52	@ 0x34
 8010df2:	ecbd 8b02 	vpop	{d8}
 8010df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dfa:	200b      	movs	r0, #11
 8010dfc:	b00d      	add	sp, #52	@ 0x34
 8010dfe:	ecbd 8b02 	vpop	{d8}
 8010e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e06:	465b      	mov	r3, fp
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d1d7      	bne.n	8010dbc <rcl_wait+0x25c>
 8010e0c:	e72e      	b.n	8010c6c <rcl_wait+0x10c>
 8010e0e:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8010e12:	430b      	orrs	r3, r1
 8010e14:	bf08      	it	eq
 8010e16:	4691      	moveq	r9, r2
 8010e18:	f43f af21 	beq.w	8010c5e <rcl_wait+0xfe>
 8010e1c:	9b04      	ldr	r3, [sp, #16]
 8010e1e:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8010e22:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8010e26:	2b01      	cmp	r3, #1
 8010e28:	9b05      	ldr	r3, [sp, #20]
 8010e2a:	f173 0300 	sbcs.w	r3, r3, #0
 8010e2e:	f04f 0300 	mov.w	r3, #0
 8010e32:	4699      	mov	r9, r3
 8010e34:	dac2      	bge.n	8010dbc <rcl_wait+0x25c>
 8010e36:	e719      	b.n	8010c6c <rcl_wait+0x10c>
 8010e38:	ffffffff 	.word	0xffffffff
 8010e3c:	7fffffff 	.word	0x7fffffff
 8010e40:	3b9aca00 	.word	0x3b9aca00
 8010e44:	00000000 	.word	0x00000000

08010e48 <rcl_action_take_goal_response>:
 8010e48:	2800      	cmp	r0, #0
 8010e4a:	d039      	beq.n	8010ec0 <rcl_action_take_goal_response+0x78>
 8010e4c:	b570      	push	{r4, r5, r6, lr}
 8010e4e:	4604      	mov	r4, r0
 8010e50:	6800      	ldr	r0, [r0, #0]
 8010e52:	b380      	cbz	r0, 8010eb6 <rcl_action_take_goal_response+0x6e>
 8010e54:	460d      	mov	r5, r1
 8010e56:	4616      	mov	r6, r2
 8010e58:	f7fe f872 	bl	800ef40 <rcl_client_is_valid>
 8010e5c:	b330      	cbz	r0, 8010eac <rcl_action_take_goal_response+0x64>
 8010e5e:	6820      	ldr	r0, [r4, #0]
 8010e60:	3004      	adds	r0, #4
 8010e62:	f7fe f86d 	bl	800ef40 <rcl_client_is_valid>
 8010e66:	b308      	cbz	r0, 8010eac <rcl_action_take_goal_response+0x64>
 8010e68:	6820      	ldr	r0, [r4, #0]
 8010e6a:	3008      	adds	r0, #8
 8010e6c:	f7fe f868 	bl	800ef40 <rcl_client_is_valid>
 8010e70:	b1e0      	cbz	r0, 8010eac <rcl_action_take_goal_response+0x64>
 8010e72:	6820      	ldr	r0, [r4, #0]
 8010e74:	300c      	adds	r0, #12
 8010e76:	f7fe ffff 	bl	800fe78 <rcl_subscription_is_valid>
 8010e7a:	b1b8      	cbz	r0, 8010eac <rcl_action_take_goal_response+0x64>
 8010e7c:	6820      	ldr	r0, [r4, #0]
 8010e7e:	3010      	adds	r0, #16
 8010e80:	f7fe fffa 	bl	800fe78 <rcl_subscription_is_valid>
 8010e84:	b190      	cbz	r0, 8010eac <rcl_action_take_goal_response+0x64>
 8010e86:	b1cd      	cbz	r5, 8010ebc <rcl_action_take_goal_response+0x74>
 8010e88:	b1c6      	cbz	r6, 8010ebc <rcl_action_take_goal_response+0x74>
 8010e8a:	6820      	ldr	r0, [r4, #0]
 8010e8c:	4632      	mov	r2, r6
 8010e8e:	4629      	mov	r1, r5
 8010e90:	f7fe f80e 	bl	800eeb0 <rcl_take_response>
 8010e94:	b148      	cbz	r0, 8010eaa <rcl_action_take_goal_response+0x62>
 8010e96:	280a      	cmp	r0, #10
 8010e98:	d007      	beq.n	8010eaa <rcl_action_take_goal_response+0x62>
 8010e9a:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8010e9e:	f640 0337 	movw	r3, #2103	@ 0x837
 8010ea2:	4290      	cmp	r0, r2
 8010ea4:	bf0c      	ite	eq
 8010ea6:	4618      	moveq	r0, r3
 8010ea8:	2001      	movne	r0, #1
 8010eaa:	bd70      	pop	{r4, r5, r6, pc}
 8010eac:	f7fa fae8 	bl	800b480 <rcutils_reset_error>
 8010eb0:	f640 0036 	movw	r0, #2102	@ 0x836
 8010eb4:	bd70      	pop	{r4, r5, r6, pc}
 8010eb6:	f640 0036 	movw	r0, #2102	@ 0x836
 8010eba:	bd70      	pop	{r4, r5, r6, pc}
 8010ebc:	200b      	movs	r0, #11
 8010ebe:	bd70      	pop	{r4, r5, r6, pc}
 8010ec0:	f640 0036 	movw	r0, #2102	@ 0x836
 8010ec4:	4770      	bx	lr
 8010ec6:	bf00      	nop

08010ec8 <rcl_action_send_result_request>:
 8010ec8:	b390      	cbz	r0, 8010f30 <rcl_action_send_result_request+0x68>
 8010eca:	b570      	push	{r4, r5, r6, lr}
 8010ecc:	4604      	mov	r4, r0
 8010ece:	6800      	ldr	r0, [r0, #0]
 8010ed0:	b348      	cbz	r0, 8010f26 <rcl_action_send_result_request+0x5e>
 8010ed2:	460d      	mov	r5, r1
 8010ed4:	4616      	mov	r6, r2
 8010ed6:	f7fe f833 	bl	800ef40 <rcl_client_is_valid>
 8010eda:	b1f8      	cbz	r0, 8010f1c <rcl_action_send_result_request+0x54>
 8010edc:	6820      	ldr	r0, [r4, #0]
 8010ede:	3004      	adds	r0, #4
 8010ee0:	f7fe f82e 	bl	800ef40 <rcl_client_is_valid>
 8010ee4:	b1d0      	cbz	r0, 8010f1c <rcl_action_send_result_request+0x54>
 8010ee6:	6820      	ldr	r0, [r4, #0]
 8010ee8:	3008      	adds	r0, #8
 8010eea:	f7fe f829 	bl	800ef40 <rcl_client_is_valid>
 8010eee:	b1a8      	cbz	r0, 8010f1c <rcl_action_send_result_request+0x54>
 8010ef0:	6820      	ldr	r0, [r4, #0]
 8010ef2:	300c      	adds	r0, #12
 8010ef4:	f7fe ffc0 	bl	800fe78 <rcl_subscription_is_valid>
 8010ef8:	b180      	cbz	r0, 8010f1c <rcl_action_send_result_request+0x54>
 8010efa:	6820      	ldr	r0, [r4, #0]
 8010efc:	3010      	adds	r0, #16
 8010efe:	f7fe ffbb 	bl	800fe78 <rcl_subscription_is_valid>
 8010f02:	b158      	cbz	r0, 8010f1c <rcl_action_send_result_request+0x54>
 8010f04:	b195      	cbz	r5, 8010f2c <rcl_action_send_result_request+0x64>
 8010f06:	b18e      	cbz	r6, 8010f2c <rcl_action_send_result_request+0x64>
 8010f08:	6820      	ldr	r0, [r4, #0]
 8010f0a:	4632      	mov	r2, r6
 8010f0c:	4629      	mov	r1, r5
 8010f0e:	3008      	adds	r0, #8
 8010f10:	f7fd ff98 	bl	800ee44 <rcl_send_request>
 8010f14:	3800      	subs	r0, #0
 8010f16:	bf18      	it	ne
 8010f18:	2001      	movne	r0, #1
 8010f1a:	bd70      	pop	{r4, r5, r6, pc}
 8010f1c:	f7fa fab0 	bl	800b480 <rcutils_reset_error>
 8010f20:	f640 0036 	movw	r0, #2102	@ 0x836
 8010f24:	bd70      	pop	{r4, r5, r6, pc}
 8010f26:	f640 0036 	movw	r0, #2102	@ 0x836
 8010f2a:	bd70      	pop	{r4, r5, r6, pc}
 8010f2c:	200b      	movs	r0, #11
 8010f2e:	bd70      	pop	{r4, r5, r6, pc}
 8010f30:	f640 0036 	movw	r0, #2102	@ 0x836
 8010f34:	4770      	bx	lr
 8010f36:	bf00      	nop

08010f38 <rcl_action_take_result_response>:
 8010f38:	2800      	cmp	r0, #0
 8010f3a:	d03a      	beq.n	8010fb2 <rcl_action_take_result_response+0x7a>
 8010f3c:	b570      	push	{r4, r5, r6, lr}
 8010f3e:	4604      	mov	r4, r0
 8010f40:	6800      	ldr	r0, [r0, #0]
 8010f42:	b388      	cbz	r0, 8010fa8 <rcl_action_take_result_response+0x70>
 8010f44:	460d      	mov	r5, r1
 8010f46:	4616      	mov	r6, r2
 8010f48:	f7fd fffa 	bl	800ef40 <rcl_client_is_valid>
 8010f4c:	b338      	cbz	r0, 8010f9e <rcl_action_take_result_response+0x66>
 8010f4e:	6820      	ldr	r0, [r4, #0]
 8010f50:	3004      	adds	r0, #4
 8010f52:	f7fd fff5 	bl	800ef40 <rcl_client_is_valid>
 8010f56:	b310      	cbz	r0, 8010f9e <rcl_action_take_result_response+0x66>
 8010f58:	6820      	ldr	r0, [r4, #0]
 8010f5a:	3008      	adds	r0, #8
 8010f5c:	f7fd fff0 	bl	800ef40 <rcl_client_is_valid>
 8010f60:	b1e8      	cbz	r0, 8010f9e <rcl_action_take_result_response+0x66>
 8010f62:	6820      	ldr	r0, [r4, #0]
 8010f64:	300c      	adds	r0, #12
 8010f66:	f7fe ff87 	bl	800fe78 <rcl_subscription_is_valid>
 8010f6a:	b1c0      	cbz	r0, 8010f9e <rcl_action_take_result_response+0x66>
 8010f6c:	6820      	ldr	r0, [r4, #0]
 8010f6e:	3010      	adds	r0, #16
 8010f70:	f7fe ff82 	bl	800fe78 <rcl_subscription_is_valid>
 8010f74:	b198      	cbz	r0, 8010f9e <rcl_action_take_result_response+0x66>
 8010f76:	b1d5      	cbz	r5, 8010fae <rcl_action_take_result_response+0x76>
 8010f78:	b1ce      	cbz	r6, 8010fae <rcl_action_take_result_response+0x76>
 8010f7a:	6820      	ldr	r0, [r4, #0]
 8010f7c:	4632      	mov	r2, r6
 8010f7e:	4629      	mov	r1, r5
 8010f80:	3008      	adds	r0, #8
 8010f82:	f7fd ff95 	bl	800eeb0 <rcl_take_response>
 8010f86:	b148      	cbz	r0, 8010f9c <rcl_action_take_result_response+0x64>
 8010f88:	280a      	cmp	r0, #10
 8010f8a:	d007      	beq.n	8010f9c <rcl_action_take_result_response+0x64>
 8010f8c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8010f90:	f640 0337 	movw	r3, #2103	@ 0x837
 8010f94:	4290      	cmp	r0, r2
 8010f96:	bf0c      	ite	eq
 8010f98:	4618      	moveq	r0, r3
 8010f9a:	2001      	movne	r0, #1
 8010f9c:	bd70      	pop	{r4, r5, r6, pc}
 8010f9e:	f7fa fa6f 	bl	800b480 <rcutils_reset_error>
 8010fa2:	f640 0036 	movw	r0, #2102	@ 0x836
 8010fa6:	bd70      	pop	{r4, r5, r6, pc}
 8010fa8:	f640 0036 	movw	r0, #2102	@ 0x836
 8010fac:	bd70      	pop	{r4, r5, r6, pc}
 8010fae:	200b      	movs	r0, #11
 8010fb0:	bd70      	pop	{r4, r5, r6, pc}
 8010fb2:	f640 0036 	movw	r0, #2102	@ 0x836
 8010fb6:	4770      	bx	lr

08010fb8 <rcl_action_take_cancel_response>:
 8010fb8:	2800      	cmp	r0, #0
 8010fba:	d03a      	beq.n	8011032 <rcl_action_take_cancel_response+0x7a>
 8010fbc:	b570      	push	{r4, r5, r6, lr}
 8010fbe:	4604      	mov	r4, r0
 8010fc0:	6800      	ldr	r0, [r0, #0]
 8010fc2:	b388      	cbz	r0, 8011028 <rcl_action_take_cancel_response+0x70>
 8010fc4:	460d      	mov	r5, r1
 8010fc6:	4616      	mov	r6, r2
 8010fc8:	f7fd ffba 	bl	800ef40 <rcl_client_is_valid>
 8010fcc:	b338      	cbz	r0, 801101e <rcl_action_take_cancel_response+0x66>
 8010fce:	6820      	ldr	r0, [r4, #0]
 8010fd0:	3004      	adds	r0, #4
 8010fd2:	f7fd ffb5 	bl	800ef40 <rcl_client_is_valid>
 8010fd6:	b310      	cbz	r0, 801101e <rcl_action_take_cancel_response+0x66>
 8010fd8:	6820      	ldr	r0, [r4, #0]
 8010fda:	3008      	adds	r0, #8
 8010fdc:	f7fd ffb0 	bl	800ef40 <rcl_client_is_valid>
 8010fe0:	b1e8      	cbz	r0, 801101e <rcl_action_take_cancel_response+0x66>
 8010fe2:	6820      	ldr	r0, [r4, #0]
 8010fe4:	300c      	adds	r0, #12
 8010fe6:	f7fe ff47 	bl	800fe78 <rcl_subscription_is_valid>
 8010fea:	b1c0      	cbz	r0, 801101e <rcl_action_take_cancel_response+0x66>
 8010fec:	6820      	ldr	r0, [r4, #0]
 8010fee:	3010      	adds	r0, #16
 8010ff0:	f7fe ff42 	bl	800fe78 <rcl_subscription_is_valid>
 8010ff4:	b198      	cbz	r0, 801101e <rcl_action_take_cancel_response+0x66>
 8010ff6:	b1d5      	cbz	r5, 801102e <rcl_action_take_cancel_response+0x76>
 8010ff8:	b1ce      	cbz	r6, 801102e <rcl_action_take_cancel_response+0x76>
 8010ffa:	6820      	ldr	r0, [r4, #0]
 8010ffc:	4632      	mov	r2, r6
 8010ffe:	4629      	mov	r1, r5
 8011000:	3004      	adds	r0, #4
 8011002:	f7fd ff55 	bl	800eeb0 <rcl_take_response>
 8011006:	b148      	cbz	r0, 801101c <rcl_action_take_cancel_response+0x64>
 8011008:	280a      	cmp	r0, #10
 801100a:	d007      	beq.n	801101c <rcl_action_take_cancel_response+0x64>
 801100c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8011010:	f640 0337 	movw	r3, #2103	@ 0x837
 8011014:	4290      	cmp	r0, r2
 8011016:	bf0c      	ite	eq
 8011018:	4618      	moveq	r0, r3
 801101a:	2001      	movne	r0, #1
 801101c:	bd70      	pop	{r4, r5, r6, pc}
 801101e:	f7fa fa2f 	bl	800b480 <rcutils_reset_error>
 8011022:	f640 0036 	movw	r0, #2102	@ 0x836
 8011026:	bd70      	pop	{r4, r5, r6, pc}
 8011028:	f640 0036 	movw	r0, #2102	@ 0x836
 801102c:	bd70      	pop	{r4, r5, r6, pc}
 801102e:	200b      	movs	r0, #11
 8011030:	bd70      	pop	{r4, r5, r6, pc}
 8011032:	f640 0036 	movw	r0, #2102	@ 0x836
 8011036:	4770      	bx	lr

08011038 <rcl_action_take_feedback>:
 8011038:	2800      	cmp	r0, #0
 801103a:	d038      	beq.n	80110ae <rcl_action_take_feedback+0x76>
 801103c:	b530      	push	{r4, r5, lr}
 801103e:	4604      	mov	r4, r0
 8011040:	6800      	ldr	r0, [r0, #0]
 8011042:	b091      	sub	sp, #68	@ 0x44
 8011044:	b378      	cbz	r0, 80110a6 <rcl_action_take_feedback+0x6e>
 8011046:	460d      	mov	r5, r1
 8011048:	f7fd ff7a 	bl	800ef40 <rcl_client_is_valid>
 801104c:	b328      	cbz	r0, 801109a <rcl_action_take_feedback+0x62>
 801104e:	6820      	ldr	r0, [r4, #0]
 8011050:	3004      	adds	r0, #4
 8011052:	f7fd ff75 	bl	800ef40 <rcl_client_is_valid>
 8011056:	b300      	cbz	r0, 801109a <rcl_action_take_feedback+0x62>
 8011058:	6820      	ldr	r0, [r4, #0]
 801105a:	3008      	adds	r0, #8
 801105c:	f7fd ff70 	bl	800ef40 <rcl_client_is_valid>
 8011060:	b1d8      	cbz	r0, 801109a <rcl_action_take_feedback+0x62>
 8011062:	6820      	ldr	r0, [r4, #0]
 8011064:	300c      	adds	r0, #12
 8011066:	f7fe ff07 	bl	800fe78 <rcl_subscription_is_valid>
 801106a:	b1b0      	cbz	r0, 801109a <rcl_action_take_feedback+0x62>
 801106c:	6820      	ldr	r0, [r4, #0]
 801106e:	3010      	adds	r0, #16
 8011070:	f7fe ff02 	bl	800fe78 <rcl_subscription_is_valid>
 8011074:	b188      	cbz	r0, 801109a <rcl_action_take_feedback+0x62>
 8011076:	b1ed      	cbz	r5, 80110b4 <rcl_action_take_feedback+0x7c>
 8011078:	6820      	ldr	r0, [r4, #0]
 801107a:	2300      	movs	r3, #0
 801107c:	466a      	mov	r2, sp
 801107e:	4629      	mov	r1, r5
 8011080:	300c      	adds	r0, #12
 8011082:	f7fe fe9b 	bl	800fdbc <rcl_take>
 8011086:	b160      	cbz	r0, 80110a2 <rcl_action_take_feedback+0x6a>
 8011088:	f240 1391 	movw	r3, #401	@ 0x191
 801108c:	4298      	cmp	r0, r3
 801108e:	d014      	beq.n	80110ba <rcl_action_take_feedback+0x82>
 8011090:	280a      	cmp	r0, #10
 8011092:	bf18      	it	ne
 8011094:	2001      	movne	r0, #1
 8011096:	b011      	add	sp, #68	@ 0x44
 8011098:	bd30      	pop	{r4, r5, pc}
 801109a:	f7fa f9f1 	bl	800b480 <rcutils_reset_error>
 801109e:	f640 0036 	movw	r0, #2102	@ 0x836
 80110a2:	b011      	add	sp, #68	@ 0x44
 80110a4:	bd30      	pop	{r4, r5, pc}
 80110a6:	f640 0036 	movw	r0, #2102	@ 0x836
 80110aa:	b011      	add	sp, #68	@ 0x44
 80110ac:	bd30      	pop	{r4, r5, pc}
 80110ae:	f640 0036 	movw	r0, #2102	@ 0x836
 80110b2:	4770      	bx	lr
 80110b4:	200b      	movs	r0, #11
 80110b6:	b011      	add	sp, #68	@ 0x44
 80110b8:	bd30      	pop	{r4, r5, pc}
 80110ba:	f640 0037 	movw	r0, #2103	@ 0x837
 80110be:	e7f0      	b.n	80110a2 <rcl_action_take_feedback+0x6a>

080110c0 <rcl_action_wait_set_add_action_client>:
 80110c0:	2800      	cmp	r0, #0
 80110c2:	d048      	beq.n	8011156 <rcl_action_wait_set_add_action_client+0x96>
 80110c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110c6:	460c      	mov	r4, r1
 80110c8:	2900      	cmp	r1, #0
 80110ca:	d03c      	beq.n	8011146 <rcl_action_wait_set_add_action_client+0x86>
 80110cc:	4605      	mov	r5, r0
 80110ce:	6808      	ldr	r0, [r1, #0]
 80110d0:	2800      	cmp	r0, #0
 80110d2:	d038      	beq.n	8011146 <rcl_action_wait_set_add_action_client+0x86>
 80110d4:	4617      	mov	r7, r2
 80110d6:	461e      	mov	r6, r3
 80110d8:	f7fd ff32 	bl	800ef40 <rcl_client_is_valid>
 80110dc:	b3b0      	cbz	r0, 801114c <rcl_action_wait_set_add_action_client+0x8c>
 80110de:	6820      	ldr	r0, [r4, #0]
 80110e0:	3004      	adds	r0, #4
 80110e2:	f7fd ff2d 	bl	800ef40 <rcl_client_is_valid>
 80110e6:	b388      	cbz	r0, 801114c <rcl_action_wait_set_add_action_client+0x8c>
 80110e8:	6820      	ldr	r0, [r4, #0]
 80110ea:	3008      	adds	r0, #8
 80110ec:	f7fd ff28 	bl	800ef40 <rcl_client_is_valid>
 80110f0:	b360      	cbz	r0, 801114c <rcl_action_wait_set_add_action_client+0x8c>
 80110f2:	6820      	ldr	r0, [r4, #0]
 80110f4:	300c      	adds	r0, #12
 80110f6:	f7fe febf 	bl	800fe78 <rcl_subscription_is_valid>
 80110fa:	b338      	cbz	r0, 801114c <rcl_action_wait_set_add_action_client+0x8c>
 80110fc:	6820      	ldr	r0, [r4, #0]
 80110fe:	3010      	adds	r0, #16
 8011100:	f7fe feba 	bl	800fe78 <rcl_subscription_is_valid>
 8011104:	b310      	cbz	r0, 801114c <rcl_action_wait_set_add_action_client+0x8c>
 8011106:	6821      	ldr	r1, [r4, #0]
 8011108:	4628      	mov	r0, r5
 801110a:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 801110e:	f7ff fccd 	bl	8010aac <rcl_wait_set_add_client>
 8011112:	b9b8      	cbnz	r0, 8011144 <rcl_action_wait_set_add_action_client+0x84>
 8011114:	6821      	ldr	r1, [r4, #0]
 8011116:	4628      	mov	r0, r5
 8011118:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 801111c:	3104      	adds	r1, #4
 801111e:	f7ff fcc5 	bl	8010aac <rcl_wait_set_add_client>
 8011122:	b978      	cbnz	r0, 8011144 <rcl_action_wait_set_add_action_client+0x84>
 8011124:	6821      	ldr	r1, [r4, #0]
 8011126:	4628      	mov	r0, r5
 8011128:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 801112c:	3108      	adds	r1, #8
 801112e:	f7ff fcbd 	bl	8010aac <rcl_wait_set_add_client>
 8011132:	b938      	cbnz	r0, 8011144 <rcl_action_wait_set_add_action_client+0x84>
 8011134:	6821      	ldr	r1, [r4, #0]
 8011136:	4628      	mov	r0, r5
 8011138:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 801113c:	310c      	adds	r1, #12
 801113e:	f7ff f96d 	bl	801041c <rcl_wait_set_add_subscription>
 8011142:	b158      	cbz	r0, 801115c <rcl_action_wait_set_add_action_client+0x9c>
 8011144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011146:	f640 0036 	movw	r0, #2102	@ 0x836
 801114a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801114c:	f7fa f998 	bl	800b480 <rcutils_reset_error>
 8011150:	f640 0036 	movw	r0, #2102	@ 0x836
 8011154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011156:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801115a:	4770      	bx	lr
 801115c:	6821      	ldr	r1, [r4, #0]
 801115e:	4628      	mov	r0, r5
 8011160:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8011164:	3110      	adds	r1, #16
 8011166:	f7ff f959 	bl	801041c <rcl_wait_set_add_subscription>
 801116a:	2800      	cmp	r0, #0
 801116c:	d1ea      	bne.n	8011144 <rcl_action_wait_set_add_action_client+0x84>
 801116e:	b11f      	cbz	r7, 8011178 <rcl_action_wait_set_add_action_client+0xb8>
 8011170:	6823      	ldr	r3, [r4, #0]
 8011172:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8011176:	603b      	str	r3, [r7, #0]
 8011178:	2e00      	cmp	r6, #0
 801117a:	d0e3      	beq.n	8011144 <rcl_action_wait_set_add_action_client+0x84>
 801117c:	6823      	ldr	r3, [r4, #0]
 801117e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8011182:	6033      	str	r3, [r6, #0]
 8011184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011186:	bf00      	nop

08011188 <rcl_action_client_wait_set_get_entities_ready>:
 8011188:	2800      	cmp	r0, #0
 801118a:	f000 808d 	beq.w	80112a8 <rcl_action_client_wait_set_get_entities_ready+0x120>
 801118e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011192:	460c      	mov	r4, r1
 8011194:	2900      	cmp	r1, #0
 8011196:	d077      	beq.n	8011288 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8011198:	4605      	mov	r5, r0
 801119a:	6808      	ldr	r0, [r1, #0]
 801119c:	2800      	cmp	r0, #0
 801119e:	d073      	beq.n	8011288 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80111a0:	4616      	mov	r6, r2
 80111a2:	461f      	mov	r7, r3
 80111a4:	f7fd fecc 	bl	800ef40 <rcl_client_is_valid>
 80111a8:	2800      	cmp	r0, #0
 80111aa:	d071      	beq.n	8011290 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80111ac:	6820      	ldr	r0, [r4, #0]
 80111ae:	3004      	adds	r0, #4
 80111b0:	f7fd fec6 	bl	800ef40 <rcl_client_is_valid>
 80111b4:	2800      	cmp	r0, #0
 80111b6:	d06b      	beq.n	8011290 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80111b8:	6820      	ldr	r0, [r4, #0]
 80111ba:	3008      	adds	r0, #8
 80111bc:	f7fd fec0 	bl	800ef40 <rcl_client_is_valid>
 80111c0:	2800      	cmp	r0, #0
 80111c2:	d065      	beq.n	8011290 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80111c4:	6820      	ldr	r0, [r4, #0]
 80111c6:	300c      	adds	r0, #12
 80111c8:	f7fe fe56 	bl	800fe78 <rcl_subscription_is_valid>
 80111cc:	2800      	cmp	r0, #0
 80111ce:	d05f      	beq.n	8011290 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80111d0:	6820      	ldr	r0, [r4, #0]
 80111d2:	3010      	adds	r0, #16
 80111d4:	f7fe fe50 	bl	800fe78 <rcl_subscription_is_valid>
 80111d8:	2800      	cmp	r0, #0
 80111da:	d059      	beq.n	8011290 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80111dc:	2e00      	cmp	r6, #0
 80111de:	d060      	beq.n	80112a2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80111e0:	2f00      	cmp	r7, #0
 80111e2:	d05e      	beq.n	80112a2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80111e4:	9b06      	ldr	r3, [sp, #24]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d05b      	beq.n	80112a2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80111ea:	9b07      	ldr	r3, [sp, #28]
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d058      	beq.n	80112a2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80111f0:	9b08      	ldr	r3, [sp, #32]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d055      	beq.n	80112a2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80111f6:	6823      	ldr	r3, [r4, #0]
 80111f8:	686a      	ldr	r2, [r5, #4]
 80111fa:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80111fe:	428a      	cmp	r2, r1
 8011200:	d94c      	bls.n	801129c <rcl_action_client_wait_set_get_entities_ready+0x114>
 8011202:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8011206:	4282      	cmp	r2, r0
 8011208:	d948      	bls.n	801129c <rcl_action_client_wait_set_get_entities_ready+0x114>
 801120a:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 801120e:	69ea      	ldr	r2, [r5, #28]
 8011210:	42a2      	cmp	r2, r4
 8011212:	d943      	bls.n	801129c <rcl_action_client_wait_set_get_entities_ready+0x114>
 8011214:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8011218:	4562      	cmp	r2, ip
 801121a:	d93f      	bls.n	801129c <rcl_action_client_wait_set_get_entities_ready+0x114>
 801121c:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8011220:	4572      	cmp	r2, lr
 8011222:	d93b      	bls.n	801129c <rcl_action_client_wait_set_get_entities_ready+0x114>
 8011224:	69aa      	ldr	r2, [r5, #24]
 8011226:	682d      	ldr	r5, [r5, #0]
 8011228:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 801122c:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8011230:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 8011234:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8011238:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 801123c:	f103 0c0c 	add.w	ip, r3, #12
 8011240:	eba5 050c 	sub.w	r5, r5, ip
 8011244:	fab5 f585 	clz	r5, r5
 8011248:	096d      	lsrs	r5, r5, #5
 801124a:	7035      	strb	r5, [r6, #0]
 801124c:	f103 0510 	add.w	r5, r3, #16
 8011250:	1b64      	subs	r4, r4, r5
 8011252:	fab4 f484 	clz	r4, r4
 8011256:	0964      	lsrs	r4, r4, #5
 8011258:	703c      	strb	r4, [r7, #0]
 801125a:	eba3 0008 	sub.w	r0, r3, r8
 801125e:	1d1c      	adds	r4, r3, #4
 8011260:	3308      	adds	r3, #8
 8011262:	1ad3      	subs	r3, r2, r3
 8011264:	fab0 f080 	clz	r0, r0
 8011268:	9a06      	ldr	r2, [sp, #24]
 801126a:	0940      	lsrs	r0, r0, #5
 801126c:	1b09      	subs	r1, r1, r4
 801126e:	7010      	strb	r0, [r2, #0]
 8011270:	fab1 f181 	clz	r1, r1
 8011274:	9a07      	ldr	r2, [sp, #28]
 8011276:	0949      	lsrs	r1, r1, #5
 8011278:	7011      	strb	r1, [r2, #0]
 801127a:	fab3 f383 	clz	r3, r3
 801127e:	9a08      	ldr	r2, [sp, #32]
 8011280:	095b      	lsrs	r3, r3, #5
 8011282:	2000      	movs	r0, #0
 8011284:	7013      	strb	r3, [r2, #0]
 8011286:	e001      	b.n	801128c <rcl_action_client_wait_set_get_entities_ready+0x104>
 8011288:	f640 0036 	movw	r0, #2102	@ 0x836
 801128c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011290:	f7fa f8f6 	bl	800b480 <rcutils_reset_error>
 8011294:	f640 0036 	movw	r0, #2102	@ 0x836
 8011298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801129c:	2001      	movs	r0, #1
 801129e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112a2:	200b      	movs	r0, #11
 80112a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112a8:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80112ac:	4770      	bx	lr
 80112ae:	bf00      	nop

080112b0 <rcl_action_take_goal_request>:
 80112b0:	2800      	cmp	r0, #0
 80112b2:	d039      	beq.n	8011328 <rcl_action_take_goal_request+0x78>
 80112b4:	b570      	push	{r4, r5, r6, lr}
 80112b6:	4604      	mov	r4, r0
 80112b8:	6800      	ldr	r0, [r0, #0]
 80112ba:	b380      	cbz	r0, 801131e <rcl_action_take_goal_request+0x6e>
 80112bc:	460d      	mov	r5, r1
 80112be:	4616      	mov	r6, r2
 80112c0:	f7fe fc96 	bl	800fbf0 <rcl_service_is_valid>
 80112c4:	b330      	cbz	r0, 8011314 <rcl_action_take_goal_request+0x64>
 80112c6:	6820      	ldr	r0, [r4, #0]
 80112c8:	3004      	adds	r0, #4
 80112ca:	f7fe fc91 	bl	800fbf0 <rcl_service_is_valid>
 80112ce:	b308      	cbz	r0, 8011314 <rcl_action_take_goal_request+0x64>
 80112d0:	6820      	ldr	r0, [r4, #0]
 80112d2:	3008      	adds	r0, #8
 80112d4:	f7fe fc8c 	bl	800fbf0 <rcl_service_is_valid>
 80112d8:	b1e0      	cbz	r0, 8011314 <rcl_action_take_goal_request+0x64>
 80112da:	6820      	ldr	r0, [r4, #0]
 80112dc:	300c      	adds	r0, #12
 80112de:	f7f9 f93d 	bl	800a55c <rcl_publisher_is_valid>
 80112e2:	b1b8      	cbz	r0, 8011314 <rcl_action_take_goal_request+0x64>
 80112e4:	6820      	ldr	r0, [r4, #0]
 80112e6:	3010      	adds	r0, #16
 80112e8:	f7f9 f938 	bl	800a55c <rcl_publisher_is_valid>
 80112ec:	b190      	cbz	r0, 8011314 <rcl_action_take_goal_request+0x64>
 80112ee:	b1cd      	cbz	r5, 8011324 <rcl_action_take_goal_request+0x74>
 80112f0:	b1c6      	cbz	r6, 8011324 <rcl_action_take_goal_request+0x74>
 80112f2:	6820      	ldr	r0, [r4, #0]
 80112f4:	4632      	mov	r2, r6
 80112f6:	4629      	mov	r1, r5
 80112f8:	f7fe fc22 	bl	800fb40 <rcl_take_request>
 80112fc:	b148      	cbz	r0, 8011312 <rcl_action_take_goal_request+0x62>
 80112fe:	280a      	cmp	r0, #10
 8011300:	d007      	beq.n	8011312 <rcl_action_take_goal_request+0x62>
 8011302:	f240 2259 	movw	r2, #601	@ 0x259
 8011306:	f640 0399 	movw	r3, #2201	@ 0x899
 801130a:	4290      	cmp	r0, r2
 801130c:	bf0c      	ite	eq
 801130e:	4618      	moveq	r0, r3
 8011310:	2001      	movne	r0, #1
 8011312:	bd70      	pop	{r4, r5, r6, pc}
 8011314:	f7fa f8b4 	bl	800b480 <rcutils_reset_error>
 8011318:	f640 0098 	movw	r0, #2200	@ 0x898
 801131c:	bd70      	pop	{r4, r5, r6, pc}
 801131e:	f640 0098 	movw	r0, #2200	@ 0x898
 8011322:	bd70      	pop	{r4, r5, r6, pc}
 8011324:	200b      	movs	r0, #11
 8011326:	bd70      	pop	{r4, r5, r6, pc}
 8011328:	f640 0098 	movw	r0, #2200	@ 0x898
 801132c:	4770      	bx	lr
 801132e:	bf00      	nop

08011330 <rcl_action_send_goal_response>:
 8011330:	b390      	cbz	r0, 8011398 <rcl_action_send_goal_response+0x68>
 8011332:	b570      	push	{r4, r5, r6, lr}
 8011334:	4604      	mov	r4, r0
 8011336:	6800      	ldr	r0, [r0, #0]
 8011338:	b348      	cbz	r0, 801138e <rcl_action_send_goal_response+0x5e>
 801133a:	460d      	mov	r5, r1
 801133c:	4616      	mov	r6, r2
 801133e:	f7fe fc57 	bl	800fbf0 <rcl_service_is_valid>
 8011342:	b1f8      	cbz	r0, 8011384 <rcl_action_send_goal_response+0x54>
 8011344:	6820      	ldr	r0, [r4, #0]
 8011346:	3004      	adds	r0, #4
 8011348:	f7fe fc52 	bl	800fbf0 <rcl_service_is_valid>
 801134c:	b1d0      	cbz	r0, 8011384 <rcl_action_send_goal_response+0x54>
 801134e:	6820      	ldr	r0, [r4, #0]
 8011350:	3008      	adds	r0, #8
 8011352:	f7fe fc4d 	bl	800fbf0 <rcl_service_is_valid>
 8011356:	b1a8      	cbz	r0, 8011384 <rcl_action_send_goal_response+0x54>
 8011358:	6820      	ldr	r0, [r4, #0]
 801135a:	300c      	adds	r0, #12
 801135c:	f7f9 f8fe 	bl	800a55c <rcl_publisher_is_valid>
 8011360:	b180      	cbz	r0, 8011384 <rcl_action_send_goal_response+0x54>
 8011362:	6820      	ldr	r0, [r4, #0]
 8011364:	3010      	adds	r0, #16
 8011366:	f7f9 f8f9 	bl	800a55c <rcl_publisher_is_valid>
 801136a:	b158      	cbz	r0, 8011384 <rcl_action_send_goal_response+0x54>
 801136c:	b195      	cbz	r5, 8011394 <rcl_action_send_goal_response+0x64>
 801136e:	b18e      	cbz	r6, 8011394 <rcl_action_send_goal_response+0x64>
 8011370:	6820      	ldr	r0, [r4, #0]
 8011372:	4632      	mov	r2, r6
 8011374:	4629      	mov	r1, r5
 8011376:	f7fe fc23 	bl	800fbc0 <rcl_send_response>
 801137a:	b110      	cbz	r0, 8011382 <rcl_action_send_goal_response+0x52>
 801137c:	2802      	cmp	r0, #2
 801137e:	bf18      	it	ne
 8011380:	2001      	movne	r0, #1
 8011382:	bd70      	pop	{r4, r5, r6, pc}
 8011384:	f7fa f87c 	bl	800b480 <rcutils_reset_error>
 8011388:	f640 0098 	movw	r0, #2200	@ 0x898
 801138c:	bd70      	pop	{r4, r5, r6, pc}
 801138e:	f640 0098 	movw	r0, #2200	@ 0x898
 8011392:	bd70      	pop	{r4, r5, r6, pc}
 8011394:	200b      	movs	r0, #11
 8011396:	bd70      	pop	{r4, r5, r6, pc}
 8011398:	f640 0098 	movw	r0, #2200	@ 0x898
 801139c:	4770      	bx	lr
 801139e:	bf00      	nop

080113a0 <rcl_action_take_result_request>:
 80113a0:	2800      	cmp	r0, #0
 80113a2:	d03a      	beq.n	801141a <rcl_action_take_result_request+0x7a>
 80113a4:	b570      	push	{r4, r5, r6, lr}
 80113a6:	4604      	mov	r4, r0
 80113a8:	6800      	ldr	r0, [r0, #0]
 80113aa:	b388      	cbz	r0, 8011410 <rcl_action_take_result_request+0x70>
 80113ac:	460d      	mov	r5, r1
 80113ae:	4616      	mov	r6, r2
 80113b0:	f7fe fc1e 	bl	800fbf0 <rcl_service_is_valid>
 80113b4:	b338      	cbz	r0, 8011406 <rcl_action_take_result_request+0x66>
 80113b6:	6820      	ldr	r0, [r4, #0]
 80113b8:	3004      	adds	r0, #4
 80113ba:	f7fe fc19 	bl	800fbf0 <rcl_service_is_valid>
 80113be:	b310      	cbz	r0, 8011406 <rcl_action_take_result_request+0x66>
 80113c0:	6820      	ldr	r0, [r4, #0]
 80113c2:	3008      	adds	r0, #8
 80113c4:	f7fe fc14 	bl	800fbf0 <rcl_service_is_valid>
 80113c8:	b1e8      	cbz	r0, 8011406 <rcl_action_take_result_request+0x66>
 80113ca:	6820      	ldr	r0, [r4, #0]
 80113cc:	300c      	adds	r0, #12
 80113ce:	f7f9 f8c5 	bl	800a55c <rcl_publisher_is_valid>
 80113d2:	b1c0      	cbz	r0, 8011406 <rcl_action_take_result_request+0x66>
 80113d4:	6820      	ldr	r0, [r4, #0]
 80113d6:	3010      	adds	r0, #16
 80113d8:	f7f9 f8c0 	bl	800a55c <rcl_publisher_is_valid>
 80113dc:	b198      	cbz	r0, 8011406 <rcl_action_take_result_request+0x66>
 80113de:	b1d5      	cbz	r5, 8011416 <rcl_action_take_result_request+0x76>
 80113e0:	b1ce      	cbz	r6, 8011416 <rcl_action_take_result_request+0x76>
 80113e2:	6820      	ldr	r0, [r4, #0]
 80113e4:	4632      	mov	r2, r6
 80113e6:	4629      	mov	r1, r5
 80113e8:	3008      	adds	r0, #8
 80113ea:	f7fe fba9 	bl	800fb40 <rcl_take_request>
 80113ee:	b148      	cbz	r0, 8011404 <rcl_action_take_result_request+0x64>
 80113f0:	280a      	cmp	r0, #10
 80113f2:	d007      	beq.n	8011404 <rcl_action_take_result_request+0x64>
 80113f4:	f240 2259 	movw	r2, #601	@ 0x259
 80113f8:	f640 0399 	movw	r3, #2201	@ 0x899
 80113fc:	4290      	cmp	r0, r2
 80113fe:	bf0c      	ite	eq
 8011400:	4618      	moveq	r0, r3
 8011402:	2001      	movne	r0, #1
 8011404:	bd70      	pop	{r4, r5, r6, pc}
 8011406:	f7fa f83b 	bl	800b480 <rcutils_reset_error>
 801140a:	f640 0098 	movw	r0, #2200	@ 0x898
 801140e:	bd70      	pop	{r4, r5, r6, pc}
 8011410:	f640 0098 	movw	r0, #2200	@ 0x898
 8011414:	bd70      	pop	{r4, r5, r6, pc}
 8011416:	200b      	movs	r0, #11
 8011418:	bd70      	pop	{r4, r5, r6, pc}
 801141a:	f640 0098 	movw	r0, #2200	@ 0x898
 801141e:	4770      	bx	lr

08011420 <rcl_action_take_cancel_request>:
 8011420:	2800      	cmp	r0, #0
 8011422:	d03a      	beq.n	801149a <rcl_action_take_cancel_request+0x7a>
 8011424:	b570      	push	{r4, r5, r6, lr}
 8011426:	4604      	mov	r4, r0
 8011428:	6800      	ldr	r0, [r0, #0]
 801142a:	b388      	cbz	r0, 8011490 <rcl_action_take_cancel_request+0x70>
 801142c:	460d      	mov	r5, r1
 801142e:	4616      	mov	r6, r2
 8011430:	f7fe fbde 	bl	800fbf0 <rcl_service_is_valid>
 8011434:	b338      	cbz	r0, 8011486 <rcl_action_take_cancel_request+0x66>
 8011436:	6820      	ldr	r0, [r4, #0]
 8011438:	3004      	adds	r0, #4
 801143a:	f7fe fbd9 	bl	800fbf0 <rcl_service_is_valid>
 801143e:	b310      	cbz	r0, 8011486 <rcl_action_take_cancel_request+0x66>
 8011440:	6820      	ldr	r0, [r4, #0]
 8011442:	3008      	adds	r0, #8
 8011444:	f7fe fbd4 	bl	800fbf0 <rcl_service_is_valid>
 8011448:	b1e8      	cbz	r0, 8011486 <rcl_action_take_cancel_request+0x66>
 801144a:	6820      	ldr	r0, [r4, #0]
 801144c:	300c      	adds	r0, #12
 801144e:	f7f9 f885 	bl	800a55c <rcl_publisher_is_valid>
 8011452:	b1c0      	cbz	r0, 8011486 <rcl_action_take_cancel_request+0x66>
 8011454:	6820      	ldr	r0, [r4, #0]
 8011456:	3010      	adds	r0, #16
 8011458:	f7f9 f880 	bl	800a55c <rcl_publisher_is_valid>
 801145c:	b198      	cbz	r0, 8011486 <rcl_action_take_cancel_request+0x66>
 801145e:	b1d5      	cbz	r5, 8011496 <rcl_action_take_cancel_request+0x76>
 8011460:	b1ce      	cbz	r6, 8011496 <rcl_action_take_cancel_request+0x76>
 8011462:	6820      	ldr	r0, [r4, #0]
 8011464:	4632      	mov	r2, r6
 8011466:	4629      	mov	r1, r5
 8011468:	3004      	adds	r0, #4
 801146a:	f7fe fb69 	bl	800fb40 <rcl_take_request>
 801146e:	b148      	cbz	r0, 8011484 <rcl_action_take_cancel_request+0x64>
 8011470:	280a      	cmp	r0, #10
 8011472:	d007      	beq.n	8011484 <rcl_action_take_cancel_request+0x64>
 8011474:	f240 2259 	movw	r2, #601	@ 0x259
 8011478:	f640 0399 	movw	r3, #2201	@ 0x899
 801147c:	4290      	cmp	r0, r2
 801147e:	bf0c      	ite	eq
 8011480:	4618      	moveq	r0, r3
 8011482:	2001      	movne	r0, #1
 8011484:	bd70      	pop	{r4, r5, r6, pc}
 8011486:	f7f9 fffb 	bl	800b480 <rcutils_reset_error>
 801148a:	f640 0098 	movw	r0, #2200	@ 0x898
 801148e:	bd70      	pop	{r4, r5, r6, pc}
 8011490:	f640 0098 	movw	r0, #2200	@ 0x898
 8011494:	bd70      	pop	{r4, r5, r6, pc}
 8011496:	200b      	movs	r0, #11
 8011498:	bd70      	pop	{r4, r5, r6, pc}
 801149a:	f640 0098 	movw	r0, #2200	@ 0x898
 801149e:	4770      	bx	lr

080114a0 <rcl_action_send_cancel_response>:
 80114a0:	b398      	cbz	r0, 801150a <rcl_action_send_cancel_response+0x6a>
 80114a2:	b570      	push	{r4, r5, r6, lr}
 80114a4:	4604      	mov	r4, r0
 80114a6:	6800      	ldr	r0, [r0, #0]
 80114a8:	b350      	cbz	r0, 8011500 <rcl_action_send_cancel_response+0x60>
 80114aa:	460d      	mov	r5, r1
 80114ac:	4616      	mov	r6, r2
 80114ae:	f7fe fb9f 	bl	800fbf0 <rcl_service_is_valid>
 80114b2:	b300      	cbz	r0, 80114f6 <rcl_action_send_cancel_response+0x56>
 80114b4:	6820      	ldr	r0, [r4, #0]
 80114b6:	3004      	adds	r0, #4
 80114b8:	f7fe fb9a 	bl	800fbf0 <rcl_service_is_valid>
 80114bc:	b1d8      	cbz	r0, 80114f6 <rcl_action_send_cancel_response+0x56>
 80114be:	6820      	ldr	r0, [r4, #0]
 80114c0:	3008      	adds	r0, #8
 80114c2:	f7fe fb95 	bl	800fbf0 <rcl_service_is_valid>
 80114c6:	b1b0      	cbz	r0, 80114f6 <rcl_action_send_cancel_response+0x56>
 80114c8:	6820      	ldr	r0, [r4, #0]
 80114ca:	300c      	adds	r0, #12
 80114cc:	f7f9 f846 	bl	800a55c <rcl_publisher_is_valid>
 80114d0:	b188      	cbz	r0, 80114f6 <rcl_action_send_cancel_response+0x56>
 80114d2:	6820      	ldr	r0, [r4, #0]
 80114d4:	3010      	adds	r0, #16
 80114d6:	f7f9 f841 	bl	800a55c <rcl_publisher_is_valid>
 80114da:	b160      	cbz	r0, 80114f6 <rcl_action_send_cancel_response+0x56>
 80114dc:	b19d      	cbz	r5, 8011506 <rcl_action_send_cancel_response+0x66>
 80114de:	b196      	cbz	r6, 8011506 <rcl_action_send_cancel_response+0x66>
 80114e0:	6820      	ldr	r0, [r4, #0]
 80114e2:	4632      	mov	r2, r6
 80114e4:	4629      	mov	r1, r5
 80114e6:	3004      	adds	r0, #4
 80114e8:	f7fe fb6a 	bl	800fbc0 <rcl_send_response>
 80114ec:	b110      	cbz	r0, 80114f4 <rcl_action_send_cancel_response+0x54>
 80114ee:	2802      	cmp	r0, #2
 80114f0:	bf18      	it	ne
 80114f2:	2001      	movne	r0, #1
 80114f4:	bd70      	pop	{r4, r5, r6, pc}
 80114f6:	f7f9 ffc3 	bl	800b480 <rcutils_reset_error>
 80114fa:	f640 0098 	movw	r0, #2200	@ 0x898
 80114fe:	bd70      	pop	{r4, r5, r6, pc}
 8011500:	f640 0098 	movw	r0, #2200	@ 0x898
 8011504:	bd70      	pop	{r4, r5, r6, pc}
 8011506:	200b      	movs	r0, #11
 8011508:	bd70      	pop	{r4, r5, r6, pc}
 801150a:	f640 0098 	movw	r0, #2200	@ 0x898
 801150e:	4770      	bx	lr

08011510 <rcl_action_wait_set_add_action_server>:
 8011510:	2800      	cmp	r0, #0
 8011512:	d04d      	beq.n	80115b0 <rcl_action_wait_set_add_action_server+0xa0>
 8011514:	b570      	push	{r4, r5, r6, lr}
 8011516:	460c      	mov	r4, r1
 8011518:	b159      	cbz	r1, 8011532 <rcl_action_wait_set_add_action_server+0x22>
 801151a:	4605      	mov	r5, r0
 801151c:	6808      	ldr	r0, [r1, #0]
 801151e:	b140      	cbz	r0, 8011532 <rcl_action_wait_set_add_action_server+0x22>
 8011520:	4616      	mov	r6, r2
 8011522:	f7fe fb65 	bl	800fbf0 <rcl_service_is_valid>
 8011526:	b120      	cbz	r0, 8011532 <rcl_action_wait_set_add_action_server+0x22>
 8011528:	6820      	ldr	r0, [r4, #0]
 801152a:	3004      	adds	r0, #4
 801152c:	f7fe fb60 	bl	800fbf0 <rcl_service_is_valid>
 8011530:	b910      	cbnz	r0, 8011538 <rcl_action_wait_set_add_action_server+0x28>
 8011532:	f640 0098 	movw	r0, #2200	@ 0x898
 8011536:	bd70      	pop	{r4, r5, r6, pc}
 8011538:	6820      	ldr	r0, [r4, #0]
 801153a:	3008      	adds	r0, #8
 801153c:	f7fe fb58 	bl	800fbf0 <rcl_service_is_valid>
 8011540:	2800      	cmp	r0, #0
 8011542:	d0f6      	beq.n	8011532 <rcl_action_wait_set_add_action_server+0x22>
 8011544:	6820      	ldr	r0, [r4, #0]
 8011546:	300c      	adds	r0, #12
 8011548:	f7f9 f820 	bl	800a58c <rcl_publisher_is_valid_except_context>
 801154c:	2800      	cmp	r0, #0
 801154e:	d0f0      	beq.n	8011532 <rcl_action_wait_set_add_action_server+0x22>
 8011550:	6820      	ldr	r0, [r4, #0]
 8011552:	3010      	adds	r0, #16
 8011554:	f7f9 f81a 	bl	800a58c <rcl_publisher_is_valid_except_context>
 8011558:	2800      	cmp	r0, #0
 801155a:	d0ea      	beq.n	8011532 <rcl_action_wait_set_add_action_server+0x22>
 801155c:	6821      	ldr	r1, [r4, #0]
 801155e:	4628      	mov	r0, r5
 8011560:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8011564:	f7ff face 	bl	8010b04 <rcl_wait_set_add_service>
 8011568:	2800      	cmp	r0, #0
 801156a:	d1e4      	bne.n	8011536 <rcl_action_wait_set_add_action_server+0x26>
 801156c:	6821      	ldr	r1, [r4, #0]
 801156e:	4628      	mov	r0, r5
 8011570:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8011574:	3104      	adds	r1, #4
 8011576:	f7ff fac5 	bl	8010b04 <rcl_wait_set_add_service>
 801157a:	2800      	cmp	r0, #0
 801157c:	d1db      	bne.n	8011536 <rcl_action_wait_set_add_action_server+0x26>
 801157e:	6821      	ldr	r1, [r4, #0]
 8011580:	4628      	mov	r0, r5
 8011582:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8011586:	3108      	adds	r1, #8
 8011588:	f7ff fabc 	bl	8010b04 <rcl_wait_set_add_service>
 801158c:	2800      	cmp	r0, #0
 801158e:	d1d2      	bne.n	8011536 <rcl_action_wait_set_add_action_server+0x26>
 8011590:	6821      	ldr	r1, [r4, #0]
 8011592:	4628      	mov	r0, r5
 8011594:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8011598:	3114      	adds	r1, #20
 801159a:	f7ff fa57 	bl	8010a4c <rcl_wait_set_add_timer>
 801159e:	2800      	cmp	r0, #0
 80115a0:	d1c9      	bne.n	8011536 <rcl_action_wait_set_add_action_server+0x26>
 80115a2:	2e00      	cmp	r6, #0
 80115a4:	d0c7      	beq.n	8011536 <rcl_action_wait_set_add_action_server+0x26>
 80115a6:	6823      	ldr	r3, [r4, #0]
 80115a8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 80115ac:	6033      	str	r3, [r6, #0]
 80115ae:	bd70      	pop	{r4, r5, r6, pc}
 80115b0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80115b4:	4770      	bx	lr
 80115b6:	bf00      	nop

080115b8 <rcl_action_server_wait_set_get_entities_ready>:
 80115b8:	2800      	cmp	r0, #0
 80115ba:	d05a      	beq.n	8011672 <rcl_action_server_wait_set_get_entities_ready+0xba>
 80115bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115be:	460c      	mov	r4, r1
 80115c0:	b161      	cbz	r1, 80115dc <rcl_action_server_wait_set_get_entities_ready+0x24>
 80115c2:	4605      	mov	r5, r0
 80115c4:	6808      	ldr	r0, [r1, #0]
 80115c6:	b148      	cbz	r0, 80115dc <rcl_action_server_wait_set_get_entities_ready+0x24>
 80115c8:	4616      	mov	r6, r2
 80115ca:	461f      	mov	r7, r3
 80115cc:	f7fe fb10 	bl	800fbf0 <rcl_service_is_valid>
 80115d0:	b120      	cbz	r0, 80115dc <rcl_action_server_wait_set_get_entities_ready+0x24>
 80115d2:	6820      	ldr	r0, [r4, #0]
 80115d4:	3004      	adds	r0, #4
 80115d6:	f7fe fb0b 	bl	800fbf0 <rcl_service_is_valid>
 80115da:	b910      	cbnz	r0, 80115e2 <rcl_action_server_wait_set_get_entities_ready+0x2a>
 80115dc:	f640 0098 	movw	r0, #2200	@ 0x898
 80115e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80115e2:	6820      	ldr	r0, [r4, #0]
 80115e4:	3008      	adds	r0, #8
 80115e6:	f7fe fb03 	bl	800fbf0 <rcl_service_is_valid>
 80115ea:	2800      	cmp	r0, #0
 80115ec:	d0f6      	beq.n	80115dc <rcl_action_server_wait_set_get_entities_ready+0x24>
 80115ee:	6820      	ldr	r0, [r4, #0]
 80115f0:	300c      	adds	r0, #12
 80115f2:	f7f8 ffcb 	bl	800a58c <rcl_publisher_is_valid_except_context>
 80115f6:	2800      	cmp	r0, #0
 80115f8:	d0f0      	beq.n	80115dc <rcl_action_server_wait_set_get_entities_ready+0x24>
 80115fa:	6820      	ldr	r0, [r4, #0]
 80115fc:	3010      	adds	r0, #16
 80115fe:	f7f8 ffc5 	bl	800a58c <rcl_publisher_is_valid_except_context>
 8011602:	2800      	cmp	r0, #0
 8011604:	d0ea      	beq.n	80115dc <rcl_action_server_wait_set_get_entities_ready+0x24>
 8011606:	b3be      	cbz	r6, 8011678 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8011608:	b3b7      	cbz	r7, 8011678 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 801160a:	9b06      	ldr	r3, [sp, #24]
 801160c:	b3a3      	cbz	r3, 8011678 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 801160e:	9b07      	ldr	r3, [sp, #28]
 8011610:	b393      	cbz	r3, 8011678 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8011612:	6821      	ldr	r1, [r4, #0]
 8011614:	692a      	ldr	r2, [r5, #16]
 8011616:	6a2c      	ldr	r4, [r5, #32]
 8011618:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 801161c:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8011620:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8011624:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8011628:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 801162c:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8011630:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8011634:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8011638:	1a64      	subs	r4, r4, r1
 801163a:	fab4 f484 	clz	r4, r4
 801163e:	0964      	lsrs	r4, r4, #5
 8011640:	7034      	strb	r4, [r6, #0]
 8011642:	1d0c      	adds	r4, r1, #4
 8011644:	1b1b      	subs	r3, r3, r4
 8011646:	fab3 f383 	clz	r3, r3
 801164a:	095b      	lsrs	r3, r3, #5
 801164c:	f101 0408 	add.w	r4, r1, #8
 8011650:	703b      	strb	r3, [r7, #0]
 8011652:	f101 0314 	add.w	r3, r1, #20
 8011656:	1b01      	subs	r1, r0, r4
 8011658:	1ad3      	subs	r3, r2, r3
 801165a:	fab1 f181 	clz	r1, r1
 801165e:	9a06      	ldr	r2, [sp, #24]
 8011660:	0949      	lsrs	r1, r1, #5
 8011662:	7011      	strb	r1, [r2, #0]
 8011664:	fab3 f383 	clz	r3, r3
 8011668:	9a07      	ldr	r2, [sp, #28]
 801166a:	095b      	lsrs	r3, r3, #5
 801166c:	2000      	movs	r0, #0
 801166e:	7013      	strb	r3, [r2, #0]
 8011670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011672:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8011676:	4770      	bx	lr
 8011678:	200b      	movs	r0, #11
 801167a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801167c <_execute_event_handler>:
 801167c:	2002      	movs	r0, #2
 801167e:	4770      	bx	lr

08011680 <_cancel_goal_event_handler>:
 8011680:	2003      	movs	r0, #3
 8011682:	4770      	bx	lr

08011684 <_succeed_event_handler>:
 8011684:	2004      	movs	r0, #4
 8011686:	4770      	bx	lr

08011688 <_abort_event_handler>:
 8011688:	2006      	movs	r0, #6
 801168a:	4770      	bx	lr

0801168c <_canceled_event_handler>:
 801168c:	2005      	movs	r0, #5
 801168e:	4770      	bx	lr

08011690 <rcl_action_transition_goal_state>:
 8011690:	b2c2      	uxtb	r2, r0
 8011692:	2a06      	cmp	r2, #6
 8011694:	d80c      	bhi.n	80116b0 <rcl_action_transition_goal_state+0x20>
 8011696:	2904      	cmp	r1, #4
 8011698:	d80a      	bhi.n	80116b0 <rcl_action_transition_goal_state+0x20>
 801169a:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 801169e:	b410      	push	{r4}
 80116a0:	1853      	adds	r3, r2, r1
 80116a2:	4c06      	ldr	r4, [pc, #24]	@ (80116bc <rcl_action_transition_goal_state+0x2c>)
 80116a4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80116a8:	b123      	cbz	r3, 80116b4 <rcl_action_transition_goal_state+0x24>
 80116aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116ae:	4718      	bx	r3
 80116b0:	2000      	movs	r0, #0
 80116b2:	4770      	bx	lr
 80116b4:	2000      	movs	r0, #0
 80116b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116ba:	4770      	bx	lr
 80116bc:	080178ec 	.word	0x080178ec

080116c0 <rcl_action_get_zero_initialized_cancel_response>:
 80116c0:	b510      	push	{r4, lr}
 80116c2:	4c07      	ldr	r4, [pc, #28]	@ (80116e0 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 80116c4:	4686      	mov	lr, r0
 80116c6:	4684      	mov	ip, r0
 80116c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80116ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80116ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80116d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80116d4:	6823      	ldr	r3, [r4, #0]
 80116d6:	f8cc 3000 	str.w	r3, [ip]
 80116da:	4670      	mov	r0, lr
 80116dc:	bd10      	pop	{r4, pc}
 80116de:	bf00      	nop
 80116e0:	08017978 	.word	0x08017978

080116e4 <rclc_action_send_result_request>:
 80116e4:	b1d0      	cbz	r0, 801171c <rclc_action_send_result_request+0x38>
 80116e6:	b500      	push	{lr}
 80116e8:	4684      	mov	ip, r0
 80116ea:	b087      	sub	sp, #28
 80116ec:	f8d0 0009 	ldr.w	r0, [r0, #9]
 80116f0:	f8dc 100d 	ldr.w	r1, [ip, #13]
 80116f4:	f8dc 2011 	ldr.w	r2, [ip, #17]
 80116f8:	f8dc 3015 	ldr.w	r3, [ip, #21]
 80116fc:	f10d 0e08 	add.w	lr, sp, #8
 8011700:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011704:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8011708:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 801170c:	a902      	add	r1, sp, #8
 801170e:	3010      	adds	r0, #16
 8011710:	f7ff fbda 	bl	8010ec8 <rcl_action_send_result_request>
 8011714:	b920      	cbnz	r0, 8011720 <rclc_action_send_result_request+0x3c>
 8011716:	b007      	add	sp, #28
 8011718:	f85d fb04 	ldr.w	pc, [sp], #4
 801171c:	200b      	movs	r0, #11
 801171e:	4770      	bx	lr
 8011720:	9001      	str	r0, [sp, #4]
 8011722:	f7f9 fead 	bl	800b480 <rcutils_reset_error>
 8011726:	9801      	ldr	r0, [sp, #4]
 8011728:	b007      	add	sp, #28
 801172a:	f85d fb04 	ldr.w	pc, [sp], #4
 801172e:	bf00      	nop

08011730 <rclc_action_take_goal_handle>:
 8011730:	b160      	cbz	r0, 801174c <rclc_action_take_goal_handle+0x1c>
 8011732:	6883      	ldr	r3, [r0, #8]
 8011734:	b143      	cbz	r3, 8011748 <rclc_action_take_goal_handle+0x18>
 8011736:	6819      	ldr	r1, [r3, #0]
 8011738:	6081      	str	r1, [r0, #8]
 801173a:	2200      	movs	r2, #0
 801173c:	721a      	strb	r2, [r3, #8]
 801173e:	68c1      	ldr	r1, [r0, #12]
 8011740:	6019      	str	r1, [r3, #0]
 8011742:	621a      	str	r2, [r3, #32]
 8011744:	849a      	strh	r2, [r3, #36]	@ 0x24
 8011746:	60c3      	str	r3, [r0, #12]
 8011748:	4618      	mov	r0, r3
 801174a:	4770      	bx	lr
 801174c:	4603      	mov	r3, r0
 801174e:	e7fb      	b.n	8011748 <rclc_action_take_goal_handle+0x18>

08011750 <rclc_action_remove_used_goal_handle>:
 8011750:	b180      	cbz	r0, 8011774 <rclc_action_remove_used_goal_handle+0x24>
 8011752:	b179      	cbz	r1, 8011774 <rclc_action_remove_used_goal_handle+0x24>
 8011754:	68c3      	ldr	r3, [r0, #12]
 8011756:	4299      	cmp	r1, r3
 8011758:	d00d      	beq.n	8011776 <rclc_action_remove_used_goal_handle+0x26>
 801175a:	b12b      	cbz	r3, 8011768 <rclc_action_remove_used_goal_handle+0x18>
 801175c:	681a      	ldr	r2, [r3, #0]
 801175e:	4291      	cmp	r1, r2
 8011760:	d003      	beq.n	801176a <rclc_action_remove_used_goal_handle+0x1a>
 8011762:	4613      	mov	r3, r2
 8011764:	2b00      	cmp	r3, #0
 8011766:	d1f9      	bne.n	801175c <rclc_action_remove_used_goal_handle+0xc>
 8011768:	4770      	bx	lr
 801176a:	680a      	ldr	r2, [r1, #0]
 801176c:	601a      	str	r2, [r3, #0]
 801176e:	6883      	ldr	r3, [r0, #8]
 8011770:	600b      	str	r3, [r1, #0]
 8011772:	6081      	str	r1, [r0, #8]
 8011774:	4770      	bx	lr
 8011776:	680b      	ldr	r3, [r1, #0]
 8011778:	60c3      	str	r3, [r0, #12]
 801177a:	e7f8      	b.n	801176e <rclc_action_remove_used_goal_handle+0x1e>

0801177c <rclc_action_find_goal_handle_by_uuid>:
 801177c:	b538      	push	{r3, r4, r5, lr}
 801177e:	b180      	cbz	r0, 80117a2 <rclc_action_find_goal_handle_by_uuid+0x26>
 8011780:	460d      	mov	r5, r1
 8011782:	b181      	cbz	r1, 80117a6 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8011784:	68c4      	ldr	r4, [r0, #12]
 8011786:	b914      	cbnz	r4, 801178e <rclc_action_find_goal_handle_by_uuid+0x12>
 8011788:	e009      	b.n	801179e <rclc_action_find_goal_handle_by_uuid+0x22>
 801178a:	6824      	ldr	r4, [r4, #0]
 801178c:	b13c      	cbz	r4, 801179e <rclc_action_find_goal_handle_by_uuid+0x22>
 801178e:	f104 0009 	add.w	r0, r4, #9
 8011792:	2210      	movs	r2, #16
 8011794:	4629      	mov	r1, r5
 8011796:	f004 fd29 	bl	80161ec <memcmp>
 801179a:	2800      	cmp	r0, #0
 801179c:	d1f5      	bne.n	801178a <rclc_action_find_goal_handle_by_uuid+0xe>
 801179e:	4620      	mov	r0, r4
 80117a0:	bd38      	pop	{r3, r4, r5, pc}
 80117a2:	4604      	mov	r4, r0
 80117a4:	e7fb      	b.n	801179e <rclc_action_find_goal_handle_by_uuid+0x22>
 80117a6:	460c      	mov	r4, r1
 80117a8:	e7f9      	b.n	801179e <rclc_action_find_goal_handle_by_uuid+0x22>
 80117aa:	bf00      	nop

080117ac <rclc_action_find_first_handle_by_status>:
 80117ac:	b140      	cbz	r0, 80117c0 <rclc_action_find_first_handle_by_status+0x14>
 80117ae:	68c0      	ldr	r0, [r0, #12]
 80117b0:	b910      	cbnz	r0, 80117b8 <rclc_action_find_first_handle_by_status+0xc>
 80117b2:	e005      	b.n	80117c0 <rclc_action_find_first_handle_by_status+0x14>
 80117b4:	6800      	ldr	r0, [r0, #0]
 80117b6:	b118      	cbz	r0, 80117c0 <rclc_action_find_first_handle_by_status+0x14>
 80117b8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 80117bc:	428b      	cmp	r3, r1
 80117be:	d1f9      	bne.n	80117b4 <rclc_action_find_first_handle_by_status+0x8>
 80117c0:	4770      	bx	lr
 80117c2:	bf00      	nop

080117c4 <rclc_action_find_first_terminated_handle>:
 80117c4:	b140      	cbz	r0, 80117d8 <rclc_action_find_first_terminated_handle+0x14>
 80117c6:	68c0      	ldr	r0, [r0, #12]
 80117c8:	b910      	cbnz	r0, 80117d0 <rclc_action_find_first_terminated_handle+0xc>
 80117ca:	e005      	b.n	80117d8 <rclc_action_find_first_terminated_handle+0x14>
 80117cc:	6800      	ldr	r0, [r0, #0]
 80117ce:	b118      	cbz	r0, 80117d8 <rclc_action_find_first_terminated_handle+0x14>
 80117d0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 80117d4:	2b03      	cmp	r3, #3
 80117d6:	ddf9      	ble.n	80117cc <rclc_action_find_first_terminated_handle+0x8>
 80117d8:	4770      	bx	lr
 80117da:	bf00      	nop

080117dc <rclc_action_find_handle_by_goal_request_sequence_number>:
 80117dc:	b170      	cbz	r0, 80117fc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 80117de:	68c0      	ldr	r0, [r0, #12]
 80117e0:	b160      	cbz	r0, 80117fc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 80117e2:	b410      	push	{r4}
 80117e4:	e001      	b.n	80117ea <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 80117e6:	6800      	ldr	r0, [r0, #0]
 80117e8:	b128      	cbz	r0, 80117f6 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 80117ea:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 80117ee:	4299      	cmp	r1, r3
 80117f0:	bf08      	it	eq
 80117f2:	4294      	cmpeq	r4, r2
 80117f4:	d1f7      	bne.n	80117e6 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 80117f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80117fa:	4770      	bx	lr
 80117fc:	4770      	bx	lr
 80117fe:	bf00      	nop

08011800 <rclc_action_find_handle_by_result_request_sequence_number>:
 8011800:	b170      	cbz	r0, 8011820 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8011802:	68c0      	ldr	r0, [r0, #12]
 8011804:	b160      	cbz	r0, 8011820 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8011806:	b410      	push	{r4}
 8011808:	e001      	b.n	801180e <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 801180a:	6800      	ldr	r0, [r0, #0]
 801180c:	b128      	cbz	r0, 801181a <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 801180e:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8011812:	4299      	cmp	r1, r3
 8011814:	bf08      	it	eq
 8011816:	4294      	cmpeq	r4, r2
 8011818:	d1f7      	bne.n	801180a <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 801181a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801181e:	4770      	bx	lr
 8011820:	4770      	bx	lr
 8011822:	bf00      	nop

08011824 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8011824:	b170      	cbz	r0, 8011844 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8011826:	68c0      	ldr	r0, [r0, #12]
 8011828:	b160      	cbz	r0, 8011844 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801182a:	b410      	push	{r4}
 801182c:	e001      	b.n	8011832 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 801182e:	6800      	ldr	r0, [r0, #0]
 8011830:	b128      	cbz	r0, 801183e <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8011832:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8011836:	4299      	cmp	r1, r3
 8011838:	bf08      	it	eq
 801183a:	4294      	cmpeq	r4, r2
 801183c:	d1f7      	bne.n	801182e <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 801183e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011842:	4770      	bx	lr
 8011844:	4770      	bx	lr
 8011846:	bf00      	nop

08011848 <rclc_action_find_first_handle_with_goal_response>:
 8011848:	b140      	cbz	r0, 801185c <rclc_action_find_first_handle_with_goal_response+0x14>
 801184a:	68c0      	ldr	r0, [r0, #12]
 801184c:	b910      	cbnz	r0, 8011854 <rclc_action_find_first_handle_with_goal_response+0xc>
 801184e:	e005      	b.n	801185c <rclc_action_find_first_handle_with_goal_response+0x14>
 8011850:	6800      	ldr	r0, [r0, #0]
 8011852:	b118      	cbz	r0, 801185c <rclc_action_find_first_handle_with_goal_response+0x14>
 8011854:	f890 3020 	ldrb.w	r3, [r0, #32]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d0f9      	beq.n	8011850 <rclc_action_find_first_handle_with_goal_response+0x8>
 801185c:	4770      	bx	lr
 801185e:	bf00      	nop

08011860 <rclc_action_find_first_handle_with_result_response>:
 8011860:	b140      	cbz	r0, 8011874 <rclc_action_find_first_handle_with_result_response+0x14>
 8011862:	68c0      	ldr	r0, [r0, #12]
 8011864:	b910      	cbnz	r0, 801186c <rclc_action_find_first_handle_with_result_response+0xc>
 8011866:	e005      	b.n	8011874 <rclc_action_find_first_handle_with_result_response+0x14>
 8011868:	6800      	ldr	r0, [r0, #0]
 801186a:	b118      	cbz	r0, 8011874 <rclc_action_find_first_handle_with_result_response+0x14>
 801186c:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8011870:	2b00      	cmp	r3, #0
 8011872:	d0f9      	beq.n	8011868 <rclc_action_find_first_handle_with_result_response+0x8>
 8011874:	4770      	bx	lr
 8011876:	bf00      	nop

08011878 <rclc_action_server_response_goal_request>:
 8011878:	b198      	cbz	r0, 80118a2 <rclc_action_server_response_goal_request+0x2a>
 801187a:	b510      	push	{r4, lr}
 801187c:	6844      	ldr	r4, [r0, #4]
 801187e:	b086      	sub	sp, #24
 8011880:	2200      	movs	r2, #0
 8011882:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8011886:	460b      	mov	r3, r1
 8011888:	9205      	str	r2, [sp, #20]
 801188a:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 801188e:	aa03      	add	r2, sp, #12
 8011890:	f104 0010 	add.w	r0, r4, #16
 8011894:	f88d 300c 	strb.w	r3, [sp, #12]
 8011898:	f7ff fd4a 	bl	8011330 <rcl_action_send_goal_response>
 801189c:	b918      	cbnz	r0, 80118a6 <rclc_action_server_response_goal_request+0x2e>
 801189e:	b006      	add	sp, #24
 80118a0:	bd10      	pop	{r4, pc}
 80118a2:	200b      	movs	r0, #11
 80118a4:	4770      	bx	lr
 80118a6:	9001      	str	r0, [sp, #4]
 80118a8:	f7f9 fdea 	bl	800b480 <rcutils_reset_error>
 80118ac:	9801      	ldr	r0, [sp, #4]
 80118ae:	b006      	add	sp, #24
 80118b0:	bd10      	pop	{r4, pc}
 80118b2:	bf00      	nop
 80118b4:	0000      	movs	r0, r0
	...

080118b8 <rclc_action_server_goal_cancel_accept>:
 80118b8:	b310      	cbz	r0, 8011900 <rclc_action_server_goal_cancel_accept+0x48>
 80118ba:	b510      	push	{r4, lr}
 80118bc:	b090      	sub	sp, #64	@ 0x40
 80118be:	4604      	mov	r4, r0
 80118c0:	a806      	add	r0, sp, #24
 80118c2:	f7ff fefd 	bl	80116c0 <rcl_action_get_zero_initialized_cancel_response>
 80118c6:	2300      	movs	r3, #0
 80118c8:	f8d4 0009 	ldr.w	r0, [r4, #9]
 80118cc:	f8d4 100d 	ldr.w	r1, [r4, #13]
 80118d0:	f8d4 2011 	ldr.w	r2, [r4, #17]
 80118d4:	f88d 3018 	strb.w	r3, [sp, #24]
 80118d8:	f8d4 3015 	ldr.w	r3, [r4, #21]
 80118dc:	f8cd d01c 	str.w	sp, [sp, #28]
 80118e0:	46ec      	mov	ip, sp
 80118e2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80118e6:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8011908 <rclc_action_server_goal_cancel_accept+0x50>
 80118ea:	6860      	ldr	r0, [r4, #4]
 80118ec:	aa06      	add	r2, sp, #24
 80118ee:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 80118f2:	3010      	adds	r0, #16
 80118f4:	ed8d 7b08 	vstr	d7, [sp, #32]
 80118f8:	f7ff fdd2 	bl	80114a0 <rcl_action_send_cancel_response>
 80118fc:	b010      	add	sp, #64	@ 0x40
 80118fe:	bd10      	pop	{r4, pc}
 8011900:	200b      	movs	r0, #11
 8011902:	4770      	bx	lr
 8011904:	f3af 8000 	nop.w
 8011908:	00000001 	.word	0x00000001
 801190c:	00000001 	.word	0x00000001

08011910 <rclc_action_server_goal_cancel_reject>:
 8011910:	b082      	sub	sp, #8
 8011912:	b530      	push	{r4, r5, lr}
 8011914:	b08b      	sub	sp, #44	@ 0x2c
 8011916:	ac0e      	add	r4, sp, #56	@ 0x38
 8011918:	e884 000c 	stmia.w	r4, {r2, r3}
 801191c:	b188      	cbz	r0, 8011942 <rclc_action_server_goal_cancel_reject+0x32>
 801191e:	4604      	mov	r4, r0
 8011920:	a801      	add	r0, sp, #4
 8011922:	460d      	mov	r5, r1
 8011924:	f7ff fecc 	bl	80116c0 <rcl_action_get_zero_initialized_cancel_response>
 8011928:	aa01      	add	r2, sp, #4
 801192a:	a90e      	add	r1, sp, #56	@ 0x38
 801192c:	f104 0010 	add.w	r0, r4, #16
 8011930:	f88d 5004 	strb.w	r5, [sp, #4]
 8011934:	f7ff fdb4 	bl	80114a0 <rcl_action_send_cancel_response>
 8011938:	b00b      	add	sp, #44	@ 0x2c
 801193a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801193e:	b002      	add	sp, #8
 8011940:	4770      	bx	lr
 8011942:	200b      	movs	r0, #11
 8011944:	b00b      	add	sp, #44	@ 0x2c
 8011946:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801194a:	b002      	add	sp, #8
 801194c:	4770      	bx	lr
 801194e:	bf00      	nop

08011950 <__atomic_load_8>:
 8011950:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8011954:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8011958:	4a15      	ldr	r2, [pc, #84]	@ (80119b0 <__atomic_load_8+0x60>)
 801195a:	4b16      	ldr	r3, [pc, #88]	@ (80119b4 <__atomic_load_8+0x64>)
 801195c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8011960:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8011964:	fb02 f101 	mul.w	r1, r2, r1
 8011968:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801196c:	fba3 2301 	umull	r2, r3, r3, r1
 8011970:	091b      	lsrs	r3, r3, #4
 8011972:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8011976:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 801197a:	b4d0      	push	{r4, r6, r7}
 801197c:	4c0e      	ldr	r4, [pc, #56]	@ (80119b8 <__atomic_load_8+0x68>)
 801197e:	1ac9      	subs	r1, r1, r3
 8011980:	1862      	adds	r2, r4, r1
 8011982:	f04f 0c01 	mov.w	ip, #1
 8011986:	e8d2 3f4f 	ldrexb	r3, [r2]
 801198a:	e8c2 cf46 	strexb	r6, ip, [r2]
 801198e:	2e00      	cmp	r6, #0
 8011990:	d1f9      	bne.n	8011986 <__atomic_load_8+0x36>
 8011992:	f3bf 8f5b 	dmb	ish
 8011996:	b2db      	uxtb	r3, r3
 8011998:	2b00      	cmp	r3, #0
 801199a:	d1f4      	bne.n	8011986 <__atomic_load_8+0x36>
 801199c:	e9d0 6700 	ldrd	r6, r7, [r0]
 80119a0:	f3bf 8f5b 	dmb	ish
 80119a4:	5463      	strb	r3, [r4, r1]
 80119a6:	4630      	mov	r0, r6
 80119a8:	4639      	mov	r1, r7
 80119aa:	bcd0      	pop	{r4, r6, r7}
 80119ac:	4770      	bx	lr
 80119ae:	bf00      	nop
 80119b0:	27d4eb2d 	.word	0x27d4eb2d
 80119b4:	b21642c9 	.word	0xb21642c9
 80119b8:	2000dc40 	.word	0x2000dc40

080119bc <__atomic_store_8>:
 80119bc:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80119c0:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 80119c4:	b570      	push	{r4, r5, r6, lr}
 80119c6:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80119ca:	4c14      	ldr	r4, [pc, #80]	@ (8011a1c <__atomic_store_8+0x60>)
 80119cc:	4d14      	ldr	r5, [pc, #80]	@ (8011a20 <__atomic_store_8+0x64>)
 80119ce:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80119d2:	fb04 f101 	mul.w	r1, r4, r1
 80119d6:	4c13      	ldr	r4, [pc, #76]	@ (8011a24 <__atomic_store_8+0x68>)
 80119d8:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 80119dc:	fba4 4e01 	umull	r4, lr, r4, r1
 80119e0:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 80119e4:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 80119e8:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 80119ec:	eba1 0e0e 	sub.w	lr, r1, lr
 80119f0:	eb05 0c0e 	add.w	ip, r5, lr
 80119f4:	f04f 0401 	mov.w	r4, #1
 80119f8:	e8dc 1f4f 	ldrexb	r1, [ip]
 80119fc:	e8cc 4f46 	strexb	r6, r4, [ip]
 8011a00:	2e00      	cmp	r6, #0
 8011a02:	d1f9      	bne.n	80119f8 <__atomic_store_8+0x3c>
 8011a04:	f3bf 8f5b 	dmb	ish
 8011a08:	b2c9      	uxtb	r1, r1
 8011a0a:	2900      	cmp	r1, #0
 8011a0c:	d1f4      	bne.n	80119f8 <__atomic_store_8+0x3c>
 8011a0e:	e9c0 2300 	strd	r2, r3, [r0]
 8011a12:	f3bf 8f5b 	dmb	ish
 8011a16:	f805 100e 	strb.w	r1, [r5, lr]
 8011a1a:	bd70      	pop	{r4, r5, r6, pc}
 8011a1c:	27d4eb2d 	.word	0x27d4eb2d
 8011a20:	2000dc40 	.word	0x2000dc40
 8011a24:	b21642c9 	.word	0xb21642c9

08011a28 <__atomic_exchange_8>:
 8011a28:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 8011a2c:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 8011a30:	4916      	ldr	r1, [pc, #88]	@ (8011a8c <__atomic_exchange_8+0x64>)
 8011a32:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 8011a36:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 8011a3a:	fb01 fc0c 	mul.w	ip, r1, ip
 8011a3e:	4914      	ldr	r1, [pc, #80]	@ (8011a90 <__atomic_exchange_8+0x68>)
 8011a40:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 8011a44:	b570      	push	{r4, r5, r6, lr}
 8011a46:	4605      	mov	r5, r0
 8011a48:	fba1 010c 	umull	r0, r1, r1, ip
 8011a4c:	0909      	lsrs	r1, r1, #4
 8011a4e:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8011a52:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 8011a56:	4e0f      	ldr	r6, [pc, #60]	@ (8011a94 <__atomic_exchange_8+0x6c>)
 8011a58:	ebac 0c01 	sub.w	ip, ip, r1
 8011a5c:	eb06 010c 	add.w	r1, r6, ip
 8011a60:	f04f 0e01 	mov.w	lr, #1
 8011a64:	e8d1 4f4f 	ldrexb	r4, [r1]
 8011a68:	e8c1 ef40 	strexb	r0, lr, [r1]
 8011a6c:	2800      	cmp	r0, #0
 8011a6e:	d1f9      	bne.n	8011a64 <__atomic_exchange_8+0x3c>
 8011a70:	f3bf 8f5b 	dmb	ish
 8011a74:	b2e4      	uxtb	r4, r4
 8011a76:	2c00      	cmp	r4, #0
 8011a78:	d1f4      	bne.n	8011a64 <__atomic_exchange_8+0x3c>
 8011a7a:	e9d5 0100 	ldrd	r0, r1, [r5]
 8011a7e:	e9c5 2300 	strd	r2, r3, [r5]
 8011a82:	f3bf 8f5b 	dmb	ish
 8011a86:	f806 400c 	strb.w	r4, [r6, ip]
 8011a8a:	bd70      	pop	{r4, r5, r6, pc}
 8011a8c:	27d4eb2d 	.word	0x27d4eb2d
 8011a90:	b21642c9 	.word	0xb21642c9
 8011a94:	2000dc40 	.word	0x2000dc40

08011a98 <rcutils_get_env>:
 8011a98:	b168      	cbz	r0, 8011ab6 <rcutils_get_env+0x1e>
 8011a9a:	b510      	push	{r4, lr}
 8011a9c:	460c      	mov	r4, r1
 8011a9e:	b129      	cbz	r1, 8011aac <rcutils_get_env+0x14>
 8011aa0:	f004 f800 	bl	8015aa4 <getenv>
 8011aa4:	b120      	cbz	r0, 8011ab0 <rcutils_get_env+0x18>
 8011aa6:	6020      	str	r0, [r4, #0]
 8011aa8:	2000      	movs	r0, #0
 8011aaa:	bd10      	pop	{r4, pc}
 8011aac:	4803      	ldr	r0, [pc, #12]	@ (8011abc <rcutils_get_env+0x24>)
 8011aae:	bd10      	pop	{r4, pc}
 8011ab0:	4b03      	ldr	r3, [pc, #12]	@ (8011ac0 <rcutils_get_env+0x28>)
 8011ab2:	6023      	str	r3, [r4, #0]
 8011ab4:	bd10      	pop	{r4, pc}
 8011ab6:	4803      	ldr	r0, [pc, #12]	@ (8011ac4 <rcutils_get_env+0x2c>)
 8011ab8:	4770      	bx	lr
 8011aba:	bf00      	nop
 8011abc:	080179b8 	.word	0x080179b8
 8011ac0:	08017adc 	.word	0x08017adc
 8011ac4:	0801799c 	.word	0x0801799c

08011ac8 <rcutils_is_directory>:
 8011ac8:	2000      	movs	r0, #0
 8011aca:	4770      	bx	lr

08011acc <rcutils_join_path>:
 8011acc:	b082      	sub	sp, #8
 8011ace:	e88d 000c 	stmia.w	sp, {r2, r3}
 8011ad2:	2000      	movs	r0, #0
 8011ad4:	b002      	add	sp, #8
 8011ad6:	4770      	bx	lr

08011ad8 <rcutils_to_native_path>:
 8011ad8:	b084      	sub	sp, #16
 8011ada:	a801      	add	r0, sp, #4
 8011adc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8011ae0:	b004      	add	sp, #16
 8011ae2:	2000      	movs	r0, #0
 8011ae4:	4770      	bx	lr
 8011ae6:	bf00      	nop

08011ae8 <rcutils_format_string_limit>:
 8011ae8:	b40f      	push	{r0, r1, r2, r3}
 8011aea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011aec:	b083      	sub	sp, #12
 8011aee:	ac08      	add	r4, sp, #32
 8011af0:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8011af2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8011af6:	b34e      	cbz	r6, 8011b4c <rcutils_format_string_limit+0x64>
 8011af8:	a808      	add	r0, sp, #32
 8011afa:	f7f9 fc9d 	bl	800b438 <rcutils_allocator_is_valid>
 8011afe:	b328      	cbz	r0, 8011b4c <rcutils_format_string_limit+0x64>
 8011b00:	2100      	movs	r1, #0
 8011b02:	ab0f      	add	r3, sp, #60	@ 0x3c
 8011b04:	4632      	mov	r2, r6
 8011b06:	4608      	mov	r0, r1
 8011b08:	e9cd 3300 	strd	r3, r3, [sp]
 8011b0c:	f000 f8f4 	bl	8011cf8 <rcutils_vsnprintf>
 8011b10:	1c43      	adds	r3, r0, #1
 8011b12:	4605      	mov	r5, r0
 8011b14:	d01a      	beq.n	8011b4c <rcutils_format_string_limit+0x64>
 8011b16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011b18:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011b1a:	1c47      	adds	r7, r0, #1
 8011b1c:	429f      	cmp	r7, r3
 8011b1e:	bf84      	itt	hi
 8011b20:	461f      	movhi	r7, r3
 8011b22:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 8011b26:	4638      	mov	r0, r7
 8011b28:	9b08      	ldr	r3, [sp, #32]
 8011b2a:	4798      	blx	r3
 8011b2c:	4604      	mov	r4, r0
 8011b2e:	b168      	cbz	r0, 8011b4c <rcutils_format_string_limit+0x64>
 8011b30:	9b01      	ldr	r3, [sp, #4]
 8011b32:	4632      	mov	r2, r6
 8011b34:	4639      	mov	r1, r7
 8011b36:	f000 f8df 	bl	8011cf8 <rcutils_vsnprintf>
 8011b3a:	2800      	cmp	r0, #0
 8011b3c:	db02      	blt.n	8011b44 <rcutils_format_string_limit+0x5c>
 8011b3e:	2300      	movs	r3, #0
 8011b40:	5563      	strb	r3, [r4, r5]
 8011b42:	e004      	b.n	8011b4e <rcutils_format_string_limit+0x66>
 8011b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b46:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011b48:	4620      	mov	r0, r4
 8011b4a:	4798      	blx	r3
 8011b4c:	2400      	movs	r4, #0
 8011b4e:	4620      	mov	r0, r4
 8011b50:	b003      	add	sp, #12
 8011b52:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8011b56:	b004      	add	sp, #16
 8011b58:	4770      	bx	lr
 8011b5a:	bf00      	nop

08011b5c <rcutils_repl_str>:
 8011b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b60:	ed2d 8b02 	vpush	{d8}
 8011b64:	b087      	sub	sp, #28
 8011b66:	4680      	mov	r8, r0
 8011b68:	4608      	mov	r0, r1
 8011b6a:	f8cd 8004 	str.w	r8, [sp, #4]
 8011b6e:	ee08 2a10 	vmov	s16, r2
 8011b72:	468a      	mov	sl, r1
 8011b74:	4699      	mov	r9, r3
 8011b76:	f7ee fb3d 	bl	80001f4 <strlen>
 8011b7a:	2600      	movs	r6, #0
 8011b7c:	4647      	mov	r7, r8
 8011b7e:	9002      	str	r0, [sp, #8]
 8011b80:	46b3      	mov	fp, r6
 8011b82:	2510      	movs	r5, #16
 8011b84:	46b0      	mov	r8, r6
 8011b86:	e01d      	b.n	8011bc4 <rcutils_repl_str+0x68>
 8011b88:	f10b 0b01 	add.w	fp, fp, #1
 8011b8c:	455e      	cmp	r6, fp
 8011b8e:	d211      	bcs.n	8011bb4 <rcutils_repl_str+0x58>
 8011b90:	442e      	add	r6, r5
 8011b92:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8011b96:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8011b9a:	00b1      	lsls	r1, r6, #2
 8011b9c:	4798      	blx	r3
 8011b9e:	2800      	cmp	r0, #0
 8011ba0:	f000 8088 	beq.w	8011cb4 <rcutils_repl_str+0x158>
 8011ba4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011ba8:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 8011bac:	4680      	mov	r8, r0
 8011bae:	bf28      	it	cs
 8011bb0:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 8011bb4:	9a01      	ldr	r2, [sp, #4]
 8011bb6:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 8011bba:	1aa2      	subs	r2, r4, r2
 8011bbc:	f843 2c04 	str.w	r2, [r3, #-4]
 8011bc0:	9b02      	ldr	r3, [sp, #8]
 8011bc2:	18e7      	adds	r7, r4, r3
 8011bc4:	4651      	mov	r1, sl
 8011bc6:	4638      	mov	r0, r7
 8011bc8:	f004 fb61 	bl	801628e <strstr>
 8011bcc:	4604      	mov	r4, r0
 8011bce:	4640      	mov	r0, r8
 8011bd0:	2c00      	cmp	r4, #0
 8011bd2:	d1d9      	bne.n	8011b88 <rcutils_repl_str+0x2c>
 8011bd4:	46b8      	mov	r8, r7
 8011bd6:	4607      	mov	r7, r0
 8011bd8:	4640      	mov	r0, r8
 8011bda:	f7ee fb0b 	bl	80001f4 <strlen>
 8011bde:	9b01      	ldr	r3, [sp, #4]
 8011be0:	eba8 0303 	sub.w	r3, r8, r3
 8011be4:	181c      	adds	r4, r3, r0
 8011be6:	9404      	str	r4, [sp, #16]
 8011be8:	f1bb 0f00 	cmp.w	fp, #0
 8011bec:	d04a      	beq.n	8011c84 <rcutils_repl_str+0x128>
 8011bee:	ee18 0a10 	vmov	r0, s16
 8011bf2:	f7ee faff 	bl	80001f4 <strlen>
 8011bf6:	9b02      	ldr	r3, [sp, #8]
 8011bf8:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8011bfc:	1ac3      	subs	r3, r0, r3
 8011bfe:	fb0b 4303 	mla	r3, fp, r3, r4
 8011c02:	461a      	mov	r2, r3
 8011c04:	9305      	str	r3, [sp, #20]
 8011c06:	4606      	mov	r6, r0
 8011c08:	f8d9 3000 	ldr.w	r3, [r9]
 8011c0c:	1c50      	adds	r0, r2, #1
 8011c0e:	4798      	blx	r3
 8011c10:	9003      	str	r0, [sp, #12]
 8011c12:	2800      	cmp	r0, #0
 8011c14:	d04f      	beq.n	8011cb6 <rcutils_repl_str+0x15a>
 8011c16:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011c1a:	683a      	ldr	r2, [r7, #0]
 8011c1c:	4641      	mov	r1, r8
 8011c1e:	f004 fbd8 	bl	80163d2 <memcpy>
 8011c22:	683d      	ldr	r5, [r7, #0]
 8011c24:	9b03      	ldr	r3, [sp, #12]
 8011c26:	9701      	str	r7, [sp, #4]
 8011c28:	46ba      	mov	sl, r7
 8011c2a:	441d      	add	r5, r3
 8011c2c:	9f02      	ldr	r7, [sp, #8]
 8011c2e:	f8cd 9008 	str.w	r9, [sp, #8]
 8011c32:	2401      	movs	r4, #1
 8011c34:	46d1      	mov	r9, sl
 8011c36:	ee18 aa10 	vmov	sl, s16
 8011c3a:	e00a      	b.n	8011c52 <rcutils_repl_str+0xf6>
 8011c3c:	f8d9 5000 	ldr.w	r5, [r9]
 8011c40:	1aaa      	subs	r2, r5, r2
 8011c42:	1885      	adds	r5, r0, r2
 8011c44:	f004 fbc5 	bl	80163d2 <memcpy>
 8011c48:	45a3      	cmp	fp, r4
 8011c4a:	f104 0201 	add.w	r2, r4, #1
 8011c4e:	d935      	bls.n	8011cbc <rcutils_repl_str+0x160>
 8011c50:	4614      	mov	r4, r2
 8011c52:	4632      	mov	r2, r6
 8011c54:	4651      	mov	r1, sl
 8011c56:	4628      	mov	r0, r5
 8011c58:	f004 fbbb 	bl	80163d2 <memcpy>
 8011c5c:	f859 2b04 	ldr.w	r2, [r9], #4
 8011c60:	45a3      	cmp	fp, r4
 8011c62:	443a      	add	r2, r7
 8011c64:	eb05 0006 	add.w	r0, r5, r6
 8011c68:	eb08 0102 	add.w	r1, r8, r2
 8011c6c:	d1e6      	bne.n	8011c3c <rcutils_repl_str+0xe0>
 8011c6e:	9b04      	ldr	r3, [sp, #16]
 8011c70:	1a9a      	subs	r2, r3, r2
 8011c72:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 8011c76:	f004 fbac 	bl	80163d2 <memcpy>
 8011c7a:	9a03      	ldr	r2, [sp, #12]
 8011c7c:	9905      	ldr	r1, [sp, #20]
 8011c7e:	2300      	movs	r3, #0
 8011c80:	5453      	strb	r3, [r2, r1]
 8011c82:	e00b      	b.n	8011c9c <rcutils_repl_str+0x140>
 8011c84:	4620      	mov	r0, r4
 8011c86:	f8d9 3000 	ldr.w	r3, [r9]
 8011c8a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8011c8e:	3001      	adds	r0, #1
 8011c90:	4798      	blx	r3
 8011c92:	9003      	str	r0, [sp, #12]
 8011c94:	b110      	cbz	r0, 8011c9c <rcutils_repl_str+0x140>
 8011c96:	9901      	ldr	r1, [sp, #4]
 8011c98:	f004 fb93 	bl	80163c2 <strcpy>
 8011c9c:	4638      	mov	r0, r7
 8011c9e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011ca2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8011ca6:	4798      	blx	r3
 8011ca8:	9803      	ldr	r0, [sp, #12]
 8011caa:	b007      	add	sp, #28
 8011cac:	ecbd 8b02 	vpop	{d8}
 8011cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cb4:	4647      	mov	r7, r8
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	9303      	str	r3, [sp, #12]
 8011cba:	e7ef      	b.n	8011c9c <rcutils_repl_str+0x140>
 8011cbc:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 8011cc0:	e7db      	b.n	8011c7a <rcutils_repl_str+0x11e>
 8011cc2:	bf00      	nop

08011cc4 <rcutils_snprintf>:
 8011cc4:	b40c      	push	{r2, r3}
 8011cc6:	b530      	push	{r4, r5, lr}
 8011cc8:	b083      	sub	sp, #12
 8011cca:	ab06      	add	r3, sp, #24
 8011ccc:	f853 2b04 	ldr.w	r2, [r3], #4
 8011cd0:	9301      	str	r3, [sp, #4]
 8011cd2:	b152      	cbz	r2, 8011cea <rcutils_snprintf+0x26>
 8011cd4:	b138      	cbz	r0, 8011ce6 <rcutils_snprintf+0x22>
 8011cd6:	b141      	cbz	r1, 8011cea <rcutils_snprintf+0x26>
 8011cd8:	f004 fa7a 	bl	80161d0 <vsniprintf>
 8011cdc:	b003      	add	sp, #12
 8011cde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011ce2:	b002      	add	sp, #8
 8011ce4:	4770      	bx	lr
 8011ce6:	2900      	cmp	r1, #0
 8011ce8:	d0f6      	beq.n	8011cd8 <rcutils_snprintf+0x14>
 8011cea:	f004 fb3d 	bl	8016368 <__errno>
 8011cee:	2316      	movs	r3, #22
 8011cf0:	6003      	str	r3, [r0, #0]
 8011cf2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011cf6:	e7f1      	b.n	8011cdc <rcutils_snprintf+0x18>

08011cf8 <rcutils_vsnprintf>:
 8011cf8:	b570      	push	{r4, r5, r6, lr}
 8011cfa:	b13a      	cbz	r2, 8011d0c <rcutils_vsnprintf+0x14>
 8011cfc:	b120      	cbz	r0, 8011d08 <rcutils_vsnprintf+0x10>
 8011cfe:	b129      	cbz	r1, 8011d0c <rcutils_vsnprintf+0x14>
 8011d00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011d04:	f004 ba64 	b.w	80161d0 <vsniprintf>
 8011d08:	2900      	cmp	r1, #0
 8011d0a:	d0f9      	beq.n	8011d00 <rcutils_vsnprintf+0x8>
 8011d0c:	f004 fb2c 	bl	8016368 <__errno>
 8011d10:	2316      	movs	r3, #22
 8011d12:	6003      	str	r3, [r0, #0]
 8011d14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011d18:	bd70      	pop	{r4, r5, r6, pc}
 8011d1a:	bf00      	nop

08011d1c <rcutils_strdup>:
 8011d1c:	b084      	sub	sp, #16
 8011d1e:	b570      	push	{r4, r5, r6, lr}
 8011d20:	b082      	sub	sp, #8
 8011d22:	ac07      	add	r4, sp, #28
 8011d24:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8011d28:	4605      	mov	r5, r0
 8011d2a:	b1b0      	cbz	r0, 8011d5a <rcutils_strdup+0x3e>
 8011d2c:	f7ee fa62 	bl	80001f4 <strlen>
 8011d30:	1c42      	adds	r2, r0, #1
 8011d32:	9b07      	ldr	r3, [sp, #28]
 8011d34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011d36:	9201      	str	r2, [sp, #4]
 8011d38:	4606      	mov	r6, r0
 8011d3a:	4610      	mov	r0, r2
 8011d3c:	4798      	blx	r3
 8011d3e:	4604      	mov	r4, r0
 8011d40:	b128      	cbz	r0, 8011d4e <rcutils_strdup+0x32>
 8011d42:	9a01      	ldr	r2, [sp, #4]
 8011d44:	4629      	mov	r1, r5
 8011d46:	f004 fb44 	bl	80163d2 <memcpy>
 8011d4a:	2300      	movs	r3, #0
 8011d4c:	55a3      	strb	r3, [r4, r6]
 8011d4e:	4620      	mov	r0, r4
 8011d50:	b002      	add	sp, #8
 8011d52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011d56:	b004      	add	sp, #16
 8011d58:	4770      	bx	lr
 8011d5a:	4604      	mov	r4, r0
 8011d5c:	e7f7      	b.n	8011d4e <rcutils_strdup+0x32>
 8011d5e:	bf00      	nop

08011d60 <rcutils_strndup>:
 8011d60:	b082      	sub	sp, #8
 8011d62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d64:	ac06      	add	r4, sp, #24
 8011d66:	e884 000c 	stmia.w	r4, {r2, r3}
 8011d6a:	4605      	mov	r5, r0
 8011d6c:	b188      	cbz	r0, 8011d92 <rcutils_strndup+0x32>
 8011d6e:	1c4f      	adds	r7, r1, #1
 8011d70:	460e      	mov	r6, r1
 8011d72:	4638      	mov	r0, r7
 8011d74:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011d76:	4790      	blx	r2
 8011d78:	4604      	mov	r4, r0
 8011d7a:	b128      	cbz	r0, 8011d88 <rcutils_strndup+0x28>
 8011d7c:	463a      	mov	r2, r7
 8011d7e:	4629      	mov	r1, r5
 8011d80:	f004 fb27 	bl	80163d2 <memcpy>
 8011d84:	2300      	movs	r3, #0
 8011d86:	55a3      	strb	r3, [r4, r6]
 8011d88:	4620      	mov	r0, r4
 8011d8a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011d8e:	b002      	add	sp, #8
 8011d90:	4770      	bx	lr
 8011d92:	4604      	mov	r4, r0
 8011d94:	e7f8      	b.n	8011d88 <rcutils_strndup+0x28>
 8011d96:	bf00      	nop

08011d98 <rcutils_get_zero_initialized_string_map>:
 8011d98:	4b01      	ldr	r3, [pc, #4]	@ (8011da0 <rcutils_get_zero_initialized_string_map+0x8>)
 8011d9a:	2000      	movs	r0, #0
 8011d9c:	6018      	str	r0, [r3, #0]
 8011d9e:	4770      	bx	lr
 8011da0:	2000dc58 	.word	0x2000dc58

08011da4 <rcutils_string_map_reserve>:
 8011da4:	2800      	cmp	r0, #0
 8011da6:	d05f      	beq.n	8011e68 <rcutils_string_map_reserve+0xc4>
 8011da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dac:	460c      	mov	r4, r1
 8011dae:	6801      	ldr	r1, [r0, #0]
 8011db0:	b082      	sub	sp, #8
 8011db2:	4605      	mov	r5, r0
 8011db4:	b129      	cbz	r1, 8011dc2 <rcutils_string_map_reserve+0x1e>
 8011db6:	68cb      	ldr	r3, [r1, #12]
 8011db8:	42a3      	cmp	r3, r4
 8011dba:	d906      	bls.n	8011dca <rcutils_string_map_reserve+0x26>
 8011dbc:	461c      	mov	r4, r3
 8011dbe:	2900      	cmp	r1, #0
 8011dc0:	d1f9      	bne.n	8011db6 <rcutils_string_map_reserve+0x12>
 8011dc2:	201f      	movs	r0, #31
 8011dc4:	b002      	add	sp, #8
 8011dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011dca:	688b      	ldr	r3, [r1, #8]
 8011dcc:	42a3      	cmp	r3, r4
 8011dce:	d047      	beq.n	8011e60 <rcutils_string_map_reserve+0xbc>
 8011dd0:	6a0e      	ldr	r6, [r1, #32]
 8011dd2:	2c00      	cmp	r4, #0
 8011dd4:	d034      	beq.n	8011e40 <rcutils_string_map_reserve+0x9c>
 8011dd6:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8011dda:	d243      	bcs.n	8011e64 <rcutils_string_map_reserve+0xc0>
 8011ddc:	00a7      	lsls	r7, r4, #2
 8011dde:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8011de2:	6808      	ldr	r0, [r1, #0]
 8011de4:	4632      	mov	r2, r6
 8011de6:	4639      	mov	r1, r7
 8011de8:	47c0      	blx	r8
 8011dea:	2800      	cmp	r0, #0
 8011dec:	d03a      	beq.n	8011e64 <rcutils_string_map_reserve+0xc0>
 8011dee:	682b      	ldr	r3, [r5, #0]
 8011df0:	4632      	mov	r2, r6
 8011df2:	6018      	str	r0, [r3, #0]
 8011df4:	4639      	mov	r1, r7
 8011df6:	6858      	ldr	r0, [r3, #4]
 8011df8:	47c0      	blx	r8
 8011dfa:	2800      	cmp	r0, #0
 8011dfc:	d032      	beq.n	8011e64 <rcutils_string_map_reserve+0xc0>
 8011dfe:	682d      	ldr	r5, [r5, #0]
 8011e00:	68ab      	ldr	r3, [r5, #8]
 8011e02:	6068      	str	r0, [r5, #4]
 8011e04:	42a3      	cmp	r3, r4
 8011e06:	d226      	bcs.n	8011e56 <rcutils_string_map_reserve+0xb2>
 8011e08:	682a      	ldr	r2, [r5, #0]
 8011e0a:	eb00 0c07 	add.w	ip, r0, r7
 8011e0e:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8011e12:	45e6      	cmp	lr, ip
 8011e14:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8011e18:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8011e1c:	d203      	bcs.n	8011e26 <rcutils_string_map_reserve+0x82>
 8011e1e:	eb02 0c07 	add.w	ip, r2, r7
 8011e22:	4566      	cmp	r6, ip
 8011e24:	d322      	bcc.n	8011e6c <rcutils_string_map_reserve+0xc8>
 8011e26:	1ae3      	subs	r3, r4, r3
 8011e28:	009a      	lsls	r2, r3, #2
 8011e2a:	4670      	mov	r0, lr
 8011e2c:	2100      	movs	r1, #0
 8011e2e:	9201      	str	r2, [sp, #4]
 8011e30:	f004 fa06 	bl	8016240 <memset>
 8011e34:	9a01      	ldr	r2, [sp, #4]
 8011e36:	2100      	movs	r1, #0
 8011e38:	4630      	mov	r0, r6
 8011e3a:	f004 fa01 	bl	8016240 <memset>
 8011e3e:	e00a      	b.n	8011e56 <rcutils_string_map_reserve+0xb2>
 8011e40:	694f      	ldr	r7, [r1, #20]
 8011e42:	6808      	ldr	r0, [r1, #0]
 8011e44:	4631      	mov	r1, r6
 8011e46:	47b8      	blx	r7
 8011e48:	682b      	ldr	r3, [r5, #0]
 8011e4a:	4631      	mov	r1, r6
 8011e4c:	6858      	ldr	r0, [r3, #4]
 8011e4e:	601c      	str	r4, [r3, #0]
 8011e50:	47b8      	blx	r7
 8011e52:	682d      	ldr	r5, [r5, #0]
 8011e54:	606c      	str	r4, [r5, #4]
 8011e56:	2000      	movs	r0, #0
 8011e58:	60ac      	str	r4, [r5, #8]
 8011e5a:	b002      	add	sp, #8
 8011e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e60:	2000      	movs	r0, #0
 8011e62:	e7af      	b.n	8011dc4 <rcutils_string_map_reserve+0x20>
 8011e64:	200a      	movs	r0, #10
 8011e66:	e7ad      	b.n	8011dc4 <rcutils_string_map_reserve+0x20>
 8011e68:	200b      	movs	r0, #11
 8011e6a:	4770      	bx	lr
 8011e6c:	1f0b      	subs	r3, r1, #4
 8011e6e:	4418      	add	r0, r3
 8011e70:	4413      	add	r3, r2
 8011e72:	3a04      	subs	r2, #4
 8011e74:	4417      	add	r7, r2
 8011e76:	2200      	movs	r2, #0
 8011e78:	f843 2f04 	str.w	r2, [r3, #4]!
 8011e7c:	42bb      	cmp	r3, r7
 8011e7e:	f840 2f04 	str.w	r2, [r0, #4]!
 8011e82:	d1f9      	bne.n	8011e78 <rcutils_string_map_reserve+0xd4>
 8011e84:	e7e7      	b.n	8011e56 <rcutils_string_map_reserve+0xb2>
 8011e86:	bf00      	nop

08011e88 <rcutils_string_map_init>:
 8011e88:	b082      	sub	sp, #8
 8011e8a:	b570      	push	{r4, r5, r6, lr}
 8011e8c:	ac04      	add	r4, sp, #16
 8011e8e:	e884 000c 	stmia.w	r4, {r2, r3}
 8011e92:	b380      	cbz	r0, 8011ef6 <rcutils_string_map_init+0x6e>
 8011e94:	6806      	ldr	r6, [r0, #0]
 8011e96:	4604      	mov	r4, r0
 8011e98:	b12e      	cbz	r6, 8011ea6 <rcutils_string_map_init+0x1e>
 8011e9a:	251e      	movs	r5, #30
 8011e9c:	4628      	mov	r0, r5
 8011e9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011ea2:	b002      	add	sp, #8
 8011ea4:	4770      	bx	lr
 8011ea6:	a804      	add	r0, sp, #16
 8011ea8:	460d      	mov	r5, r1
 8011eaa:	f7f9 fac5 	bl	800b438 <rcutils_allocator_is_valid>
 8011eae:	b310      	cbz	r0, 8011ef6 <rcutils_string_map_init+0x6e>
 8011eb0:	9b04      	ldr	r3, [sp, #16]
 8011eb2:	9908      	ldr	r1, [sp, #32]
 8011eb4:	2024      	movs	r0, #36	@ 0x24
 8011eb6:	4798      	blx	r3
 8011eb8:	6020      	str	r0, [r4, #0]
 8011eba:	b310      	cbz	r0, 8011f02 <rcutils_string_map_init+0x7a>
 8011ebc:	f10d 0e10 	add.w	lr, sp, #16
 8011ec0:	e9c0 6600 	strd	r6, r6, [r0]
 8011ec4:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8011ec8:	f100 0c10 	add.w	ip, r0, #16
 8011ecc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011ed0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011ed4:	f8de 3000 	ldr.w	r3, [lr]
 8011ed8:	f8cc 3000 	str.w	r3, [ip]
 8011edc:	4629      	mov	r1, r5
 8011ede:	4620      	mov	r0, r4
 8011ee0:	f7ff ff60 	bl	8011da4 <rcutils_string_map_reserve>
 8011ee4:	4605      	mov	r5, r0
 8011ee6:	2800      	cmp	r0, #0
 8011ee8:	d0d8      	beq.n	8011e9c <rcutils_string_map_init+0x14>
 8011eea:	9b05      	ldr	r3, [sp, #20]
 8011eec:	9908      	ldr	r1, [sp, #32]
 8011eee:	6820      	ldr	r0, [r4, #0]
 8011ef0:	4798      	blx	r3
 8011ef2:	6026      	str	r6, [r4, #0]
 8011ef4:	e7d2      	b.n	8011e9c <rcutils_string_map_init+0x14>
 8011ef6:	250b      	movs	r5, #11
 8011ef8:	4628      	mov	r0, r5
 8011efa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011efe:	b002      	add	sp, #8
 8011f00:	4770      	bx	lr
 8011f02:	250a      	movs	r5, #10
 8011f04:	e7ca      	b.n	8011e9c <rcutils_string_map_init+0x14>
 8011f06:	bf00      	nop

08011f08 <rcutils_string_map_fini>:
 8011f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f0c:	b082      	sub	sp, #8
 8011f0e:	2800      	cmp	r0, #0
 8011f10:	d03a      	beq.n	8011f88 <rcutils_string_map_fini+0x80>
 8011f12:	6804      	ldr	r4, [r0, #0]
 8011f14:	4606      	mov	r6, r0
 8011f16:	2c00      	cmp	r4, #0
 8011f18:	d032      	beq.n	8011f80 <rcutils_string_map_fini+0x78>
 8011f1a:	68a3      	ldr	r3, [r4, #8]
 8011f1c:	b32b      	cbz	r3, 8011f6a <rcutils_string_map_fini+0x62>
 8011f1e:	2500      	movs	r5, #0
 8011f20:	6822      	ldr	r2, [r4, #0]
 8011f22:	462f      	mov	r7, r5
 8011f24:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8011f28:	b1e0      	cbz	r0, 8011f64 <rcutils_string_map_fini+0x5c>
 8011f2a:	6a21      	ldr	r1, [r4, #32]
 8011f2c:	f8d4 8014 	ldr.w	r8, [r4, #20]
 8011f30:	9101      	str	r1, [sp, #4]
 8011f32:	47c0      	blx	r8
 8011f34:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011f38:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8011f3c:	9901      	ldr	r1, [sp, #4]
 8011f3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011f42:	47c0      	blx	r8
 8011f44:	68e3      	ldr	r3, [r4, #12]
 8011f46:	6862      	ldr	r2, [r4, #4]
 8011f48:	3b01      	subs	r3, #1
 8011f4a:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8011f4e:	60e3      	str	r3, [r4, #12]
 8011f50:	6834      	ldr	r4, [r6, #0]
 8011f52:	68a3      	ldr	r3, [r4, #8]
 8011f54:	3501      	adds	r5, #1
 8011f56:	429d      	cmp	r5, r3
 8011f58:	d207      	bcs.n	8011f6a <rcutils_string_map_fini+0x62>
 8011f5a:	6822      	ldr	r2, [r4, #0]
 8011f5c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8011f60:	2800      	cmp	r0, #0
 8011f62:	d1e2      	bne.n	8011f2a <rcutils_string_map_fini+0x22>
 8011f64:	3501      	adds	r5, #1
 8011f66:	429d      	cmp	r5, r3
 8011f68:	d3dc      	bcc.n	8011f24 <rcutils_string_map_fini+0x1c>
 8011f6a:	2100      	movs	r1, #0
 8011f6c:	4630      	mov	r0, r6
 8011f6e:	f7ff ff19 	bl	8011da4 <rcutils_string_map_reserve>
 8011f72:	4604      	mov	r4, r0
 8011f74:	b920      	cbnz	r0, 8011f80 <rcutils_string_map_fini+0x78>
 8011f76:	6830      	ldr	r0, [r6, #0]
 8011f78:	6943      	ldr	r3, [r0, #20]
 8011f7a:	6a01      	ldr	r1, [r0, #32]
 8011f7c:	4798      	blx	r3
 8011f7e:	6034      	str	r4, [r6, #0]
 8011f80:	4620      	mov	r0, r4
 8011f82:	b002      	add	sp, #8
 8011f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f88:	240b      	movs	r4, #11
 8011f8a:	4620      	mov	r0, r4
 8011f8c:	b002      	add	sp, #8
 8011f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f92:	bf00      	nop

08011f94 <rcutils_string_map_getn>:
 8011f94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f98:	b300      	cbz	r0, 8011fdc <rcutils_string_map_getn+0x48>
 8011f9a:	6807      	ldr	r7, [r0, #0]
 8011f9c:	b1ff      	cbz	r7, 8011fde <rcutils_string_map_getn+0x4a>
 8011f9e:	4688      	mov	r8, r1
 8011fa0:	b1e1      	cbz	r1, 8011fdc <rcutils_string_map_getn+0x48>
 8011fa2:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8011fa6:	683e      	ldr	r6, [r7, #0]
 8011fa8:	f1ba 0f00 	cmp.w	sl, #0
 8011fac:	d016      	beq.n	8011fdc <rcutils_string_map_getn+0x48>
 8011fae:	4691      	mov	r9, r2
 8011fb0:	3e04      	subs	r6, #4
 8011fb2:	2400      	movs	r4, #0
 8011fb4:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8011fb8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011fbc:	4628      	mov	r0, r5
 8011fbe:	3401      	adds	r4, #1
 8011fc0:	b155      	cbz	r5, 8011fd8 <rcutils_string_map_getn+0x44>
 8011fc2:	f7ee f917 	bl	80001f4 <strlen>
 8011fc6:	4548      	cmp	r0, r9
 8011fc8:	4602      	mov	r2, r0
 8011fca:	4629      	mov	r1, r5
 8011fcc:	bf38      	it	cc
 8011fce:	464a      	movcc	r2, r9
 8011fd0:	4640      	mov	r0, r8
 8011fd2:	f004 f94a 	bl	801626a <strncmp>
 8011fd6:	b128      	cbz	r0, 8011fe4 <rcutils_string_map_getn+0x50>
 8011fd8:	45a2      	cmp	sl, r4
 8011fda:	d1eb      	bne.n	8011fb4 <rcutils_string_map_getn+0x20>
 8011fdc:	2700      	movs	r7, #0
 8011fde:	4638      	mov	r0, r7
 8011fe0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	f853 700b 	ldr.w	r7, [r3, fp]
 8011fea:	4638      	mov	r0, r7
 8011fec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011ff0 <rmw_get_zero_initialized_context>:
 8011ff0:	b510      	push	{r4, lr}
 8011ff2:	4604      	mov	r4, r0
 8011ff4:	3010      	adds	r0, #16
 8011ff6:	f000 f80b 	bl	8012010 <rmw_get_zero_initialized_init_options>
 8011ffa:	2300      	movs	r3, #0
 8011ffc:	2000      	movs	r0, #0
 8011ffe:	2100      	movs	r1, #0
 8012000:	e9c4 0100 	strd	r0, r1, [r4]
 8012004:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 8012008:	60a3      	str	r3, [r4, #8]
 801200a:	4620      	mov	r0, r4
 801200c:	bd10      	pop	{r4, pc}
 801200e:	bf00      	nop

08012010 <rmw_get_zero_initialized_init_options>:
 8012010:	b510      	push	{r4, lr}
 8012012:	2238      	movs	r2, #56	@ 0x38
 8012014:	4604      	mov	r4, r0
 8012016:	2100      	movs	r1, #0
 8012018:	f004 f912 	bl	8016240 <memset>
 801201c:	f104 0010 	add.w	r0, r4, #16
 8012020:	f000 f806 	bl	8012030 <rmw_get_default_security_options>
 8012024:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012028:	60e3      	str	r3, [r4, #12]
 801202a:	4620      	mov	r0, r4
 801202c:	bd10      	pop	{r4, pc}
 801202e:	bf00      	nop

08012030 <rmw_get_default_security_options>:
 8012030:	2200      	movs	r2, #0
 8012032:	7002      	strb	r2, [r0, #0]
 8012034:	6042      	str	r2, [r0, #4]
 8012036:	4770      	bx	lr

08012038 <rmw_subscription_content_filter_options_fini>:
 8012038:	b1b0      	cbz	r0, 8012068 <rmw_subscription_content_filter_options_fini+0x30>
 801203a:	b538      	push	{r3, r4, r5, lr}
 801203c:	4604      	mov	r4, r0
 801203e:	4608      	mov	r0, r1
 8012040:	460d      	mov	r5, r1
 8012042:	f7f9 f9f9 	bl	800b438 <rcutils_allocator_is_valid>
 8012046:	b168      	cbz	r0, 8012064 <rmw_subscription_content_filter_options_fini+0x2c>
 8012048:	6820      	ldr	r0, [r4, #0]
 801204a:	b120      	cbz	r0, 8012056 <rmw_subscription_content_filter_options_fini+0x1e>
 801204c:	686b      	ldr	r3, [r5, #4]
 801204e:	6929      	ldr	r1, [r5, #16]
 8012050:	4798      	blx	r3
 8012052:	2300      	movs	r3, #0
 8012054:	6023      	str	r3, [r4, #0]
 8012056:	1d20      	adds	r0, r4, #4
 8012058:	f003 fbd0 	bl	80157fc <rcutils_string_array_fini>
 801205c:	3800      	subs	r0, #0
 801205e:	bf18      	it	ne
 8012060:	2001      	movne	r0, #1
 8012062:	bd38      	pop	{r3, r4, r5, pc}
 8012064:	200b      	movs	r0, #11
 8012066:	bd38      	pop	{r3, r4, r5, pc}
 8012068:	200b      	movs	r0, #11
 801206a:	4770      	bx	lr

0801206c <rmw_get_default_subscription_options>:
 801206c:	2200      	movs	r2, #0
 801206e:	e9c0 2200 	strd	r2, r2, [r0]
 8012072:	6082      	str	r2, [r0, #8]
 8012074:	4770      	bx	lr
 8012076:	bf00      	nop

08012078 <rmw_time_equal>:
 8012078:	b4f0      	push	{r4, r5, r6, r7}
 801207a:	b084      	sub	sp, #16
 801207c:	ac04      	add	r4, sp, #16
 801207e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8012082:	4603      	mov	r3, r0
 8012084:	4924      	ldr	r1, [pc, #144]	@ (8012118 <rmw_time_equal+0xa0>)
 8012086:	9e03      	ldr	r6, [sp, #12]
 8012088:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 801208c:	2202      	movs	r2, #2
 801208e:	4299      	cmp	r1, r3
 8012090:	41aa      	sbcs	r2, r5
 8012092:	d330      	bcc.n	80120f6 <rmw_time_equal+0x7e>
 8012094:	4c21      	ldr	r4, [pc, #132]	@ (801211c <rmw_time_equal+0xa4>)
 8012096:	fba3 3204 	umull	r3, r2, r3, r4
 801209a:	fb04 2205 	mla	r2, r4, r5, r2
 801209e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80120a2:	43dd      	mvns	r5, r3
 80120a4:	1a8c      	subs	r4, r1, r2
 80120a6:	4285      	cmp	r5, r0
 80120a8:	41b4      	sbcs	r4, r6
 80120aa:	d332      	bcc.n	8012112 <rmw_time_equal+0x9a>
 80120ac:	eb10 0c03 	adds.w	ip, r0, r3
 80120b0:	eb42 0106 	adc.w	r1, r2, r6
 80120b4:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 80120b8:	4817      	ldr	r0, [pc, #92]	@ (8012118 <rmw_time_equal+0xa0>)
 80120ba:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80120bc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80120be:	2202      	movs	r2, #2
 80120c0:	4298      	cmp	r0, r3
 80120c2:	41b2      	sbcs	r2, r6
 80120c4:	d31c      	bcc.n	8012100 <rmw_time_equal+0x88>
 80120c6:	4c15      	ldr	r4, [pc, #84]	@ (801211c <rmw_time_equal+0xa4>)
 80120c8:	fba3 3204 	umull	r3, r2, r3, r4
 80120cc:	fb04 2206 	mla	r2, r4, r6, r2
 80120d0:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80120d4:	43de      	mvns	r6, r3
 80120d6:	1a84      	subs	r4, r0, r2
 80120d8:	42ae      	cmp	r6, r5
 80120da:	41bc      	sbcs	r4, r7
 80120dc:	d315      	bcc.n	801210a <rmw_time_equal+0x92>
 80120de:	195b      	adds	r3, r3, r5
 80120e0:	eb42 0207 	adc.w	r2, r2, r7
 80120e4:	428a      	cmp	r2, r1
 80120e6:	bf08      	it	eq
 80120e8:	4563      	cmpeq	r3, ip
 80120ea:	bf0c      	ite	eq
 80120ec:	2001      	moveq	r0, #1
 80120ee:	2000      	movne	r0, #0
 80120f0:	b004      	add	sp, #16
 80120f2:	bcf0      	pop	{r4, r5, r6, r7}
 80120f4:	4770      	bx	lr
 80120f6:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80120fa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80120fe:	e7d9      	b.n	80120b4 <rmw_time_equal+0x3c>
 8012100:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012104:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8012108:	e7ec      	b.n	80120e4 <rmw_time_equal+0x6c>
 801210a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801210e:	4602      	mov	r2, r0
 8012110:	e7e8      	b.n	80120e4 <rmw_time_equal+0x6c>
 8012112:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8012116:	e7cd      	b.n	80120b4 <rmw_time_equal+0x3c>
 8012118:	25c17d04 	.word	0x25c17d04
 801211c:	3b9aca00 	.word	0x3b9aca00

08012120 <rmw_time_total_nsec>:
 8012120:	b470      	push	{r4, r5, r6}
 8012122:	b085      	sub	sp, #20
 8012124:	ac04      	add	r4, sp, #16
 8012126:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801212a:	4603      	mov	r3, r0
 801212c:	4912      	ldr	r1, [pc, #72]	@ (8012178 <rmw_time_total_nsec+0x58>)
 801212e:	9e03      	ldr	r6, [sp, #12]
 8012130:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8012134:	2202      	movs	r2, #2
 8012136:	4299      	cmp	r1, r3
 8012138:	41aa      	sbcs	r2, r5
 801213a:	d311      	bcc.n	8012160 <rmw_time_total_nsec+0x40>
 801213c:	4c0f      	ldr	r4, [pc, #60]	@ (801217c <rmw_time_total_nsec+0x5c>)
 801213e:	fba3 3204 	umull	r3, r2, r3, r4
 8012142:	fb04 2205 	mla	r2, r4, r5, r2
 8012146:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801214a:	43dd      	mvns	r5, r3
 801214c:	1a8c      	subs	r4, r1, r2
 801214e:	4285      	cmp	r5, r0
 8012150:	41b4      	sbcs	r4, r6
 8012152:	d30c      	bcc.n	801216e <rmw_time_total_nsec+0x4e>
 8012154:	1818      	adds	r0, r3, r0
 8012156:	eb42 0106 	adc.w	r1, r2, r6
 801215a:	b005      	add	sp, #20
 801215c:	bc70      	pop	{r4, r5, r6}
 801215e:	4770      	bx	lr
 8012160:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012164:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012168:	b005      	add	sp, #20
 801216a:	bc70      	pop	{r4, r5, r6}
 801216c:	4770      	bx	lr
 801216e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012172:	b005      	add	sp, #20
 8012174:	bc70      	pop	{r4, r5, r6}
 8012176:	4770      	bx	lr
 8012178:	25c17d04 	.word	0x25c17d04
 801217c:	3b9aca00 	.word	0x3b9aca00

08012180 <rmw_get_zero_initialized_message_info>:
 8012180:	b510      	push	{r4, lr}
 8012182:	2240      	movs	r2, #64	@ 0x40
 8012184:	4604      	mov	r4, r0
 8012186:	2100      	movs	r1, #0
 8012188:	f004 f85a 	bl	8016240 <memset>
 801218c:	4620      	mov	r0, r4
 801218e:	bd10      	pop	{r4, pc}

08012190 <rmw_validate_full_topic_name>:
 8012190:	2800      	cmp	r0, #0
 8012192:	d057      	beq.n	8012244 <rmw_validate_full_topic_name+0xb4>
 8012194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012198:	460d      	mov	r5, r1
 801219a:	2900      	cmp	r1, #0
 801219c:	d054      	beq.n	8012248 <rmw_validate_full_topic_name+0xb8>
 801219e:	4616      	mov	r6, r2
 80121a0:	4604      	mov	r4, r0
 80121a2:	f7ee f827 	bl	80001f4 <strlen>
 80121a6:	b148      	cbz	r0, 80121bc <rmw_validate_full_topic_name+0x2c>
 80121a8:	7823      	ldrb	r3, [r4, #0]
 80121aa:	2b2f      	cmp	r3, #47	@ 0x2f
 80121ac:	d00d      	beq.n	80121ca <rmw_validate_full_topic_name+0x3a>
 80121ae:	2302      	movs	r3, #2
 80121b0:	602b      	str	r3, [r5, #0]
 80121b2:	b13e      	cbz	r6, 80121c4 <rmw_validate_full_topic_name+0x34>
 80121b4:	2000      	movs	r0, #0
 80121b6:	6030      	str	r0, [r6, #0]
 80121b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121bc:	2301      	movs	r3, #1
 80121be:	602b      	str	r3, [r5, #0]
 80121c0:	2e00      	cmp	r6, #0
 80121c2:	d1f7      	bne.n	80121b4 <rmw_validate_full_topic_name+0x24>
 80121c4:	2000      	movs	r0, #0
 80121c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121ca:	1e43      	subs	r3, r0, #1
 80121cc:	5ce2      	ldrb	r2, [r4, r3]
 80121ce:	2a2f      	cmp	r2, #47	@ 0x2f
 80121d0:	d03c      	beq.n	801224c <rmw_validate_full_topic_name+0xbc>
 80121d2:	1e63      	subs	r3, r4, #1
 80121d4:	eb03 0800 	add.w	r8, r3, r0
 80121d8:	f1c4 0e01 	rsb	lr, r4, #1
 80121dc:	eb0e 0703 	add.w	r7, lr, r3
 80121e0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80121e4:	f021 0220 	bic.w	r2, r1, #32
 80121e8:	3a41      	subs	r2, #65	@ 0x41
 80121ea:	2a19      	cmp	r2, #25
 80121ec:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 80121f0:	d90b      	bls.n	801220a <rmw_validate_full_topic_name+0x7a>
 80121f2:	295f      	cmp	r1, #95	@ 0x5f
 80121f4:	d009      	beq.n	801220a <rmw_validate_full_topic_name+0x7a>
 80121f6:	f1bc 0f0a 	cmp.w	ip, #10
 80121fa:	d906      	bls.n	801220a <rmw_validate_full_topic_name+0x7a>
 80121fc:	2304      	movs	r3, #4
 80121fe:	602b      	str	r3, [r5, #0]
 8012200:	2e00      	cmp	r6, #0
 8012202:	d0df      	beq.n	80121c4 <rmw_validate_full_topic_name+0x34>
 8012204:	6037      	str	r7, [r6, #0]
 8012206:	2000      	movs	r0, #0
 8012208:	e7d6      	b.n	80121b8 <rmw_validate_full_topic_name+0x28>
 801220a:	4543      	cmp	r3, r8
 801220c:	d1e6      	bne.n	80121dc <rmw_validate_full_topic_name+0x4c>
 801220e:	4f1a      	ldr	r7, [pc, #104]	@ (8012278 <rmw_validate_full_topic_name+0xe8>)
 8012210:	2301      	movs	r3, #1
 8012212:	e004      	b.n	801221e <rmw_validate_full_topic_name+0x8e>
 8012214:	4298      	cmp	r0, r3
 8012216:	f104 0401 	add.w	r4, r4, #1
 801221a:	d91c      	bls.n	8012256 <rmw_validate_full_topic_name+0xc6>
 801221c:	4613      	mov	r3, r2
 801221e:	4298      	cmp	r0, r3
 8012220:	f103 0201 	add.w	r2, r3, #1
 8012224:	d0f6      	beq.n	8012214 <rmw_validate_full_topic_name+0x84>
 8012226:	7821      	ldrb	r1, [r4, #0]
 8012228:	292f      	cmp	r1, #47	@ 0x2f
 801222a:	d1f3      	bne.n	8012214 <rmw_validate_full_topic_name+0x84>
 801222c:	7861      	ldrb	r1, [r4, #1]
 801222e:	292f      	cmp	r1, #47	@ 0x2f
 8012230:	d01c      	beq.n	801226c <rmw_validate_full_topic_name+0xdc>
 8012232:	5dc9      	ldrb	r1, [r1, r7]
 8012234:	0749      	lsls	r1, r1, #29
 8012236:	d5ed      	bpl.n	8012214 <rmw_validate_full_topic_name+0x84>
 8012238:	2206      	movs	r2, #6
 801223a:	602a      	str	r2, [r5, #0]
 801223c:	2e00      	cmp	r6, #0
 801223e:	d0c1      	beq.n	80121c4 <rmw_validate_full_topic_name+0x34>
 8012240:	6033      	str	r3, [r6, #0]
 8012242:	e7bf      	b.n	80121c4 <rmw_validate_full_topic_name+0x34>
 8012244:	200b      	movs	r0, #11
 8012246:	4770      	bx	lr
 8012248:	200b      	movs	r0, #11
 801224a:	e7b5      	b.n	80121b8 <rmw_validate_full_topic_name+0x28>
 801224c:	2203      	movs	r2, #3
 801224e:	602a      	str	r2, [r5, #0]
 8012250:	2e00      	cmp	r6, #0
 8012252:	d1f5      	bne.n	8012240 <rmw_validate_full_topic_name+0xb0>
 8012254:	e7b6      	b.n	80121c4 <rmw_validate_full_topic_name+0x34>
 8012256:	28f7      	cmp	r0, #247	@ 0xf7
 8012258:	d802      	bhi.n	8012260 <rmw_validate_full_topic_name+0xd0>
 801225a:	2000      	movs	r0, #0
 801225c:	6028      	str	r0, [r5, #0]
 801225e:	e7ab      	b.n	80121b8 <rmw_validate_full_topic_name+0x28>
 8012260:	2307      	movs	r3, #7
 8012262:	602b      	str	r3, [r5, #0]
 8012264:	2e00      	cmp	r6, #0
 8012266:	d0ad      	beq.n	80121c4 <rmw_validate_full_topic_name+0x34>
 8012268:	23f6      	movs	r3, #246	@ 0xf6
 801226a:	e7e9      	b.n	8012240 <rmw_validate_full_topic_name+0xb0>
 801226c:	2205      	movs	r2, #5
 801226e:	602a      	str	r2, [r5, #0]
 8012270:	2e00      	cmp	r6, #0
 8012272:	d1e5      	bne.n	8012240 <rmw_validate_full_topic_name+0xb0>
 8012274:	e7a6      	b.n	80121c4 <rmw_validate_full_topic_name+0x34>
 8012276:	bf00      	nop
 8012278:	08017fb4 	.word	0x08017fb4

0801227c <rmw_validate_namespace_with_size>:
 801227c:	b340      	cbz	r0, 80122d0 <rmw_validate_namespace_with_size+0x54>
 801227e:	b570      	push	{r4, r5, r6, lr}
 8012280:	4614      	mov	r4, r2
 8012282:	b0c2      	sub	sp, #264	@ 0x108
 8012284:	b332      	cbz	r2, 80122d4 <rmw_validate_namespace_with_size+0x58>
 8012286:	2901      	cmp	r1, #1
 8012288:	460d      	mov	r5, r1
 801228a:	461e      	mov	r6, r3
 801228c:	d102      	bne.n	8012294 <rmw_validate_namespace_with_size+0x18>
 801228e:	7803      	ldrb	r3, [r0, #0]
 8012290:	2b2f      	cmp	r3, #47	@ 0x2f
 8012292:	d012      	beq.n	80122ba <rmw_validate_namespace_with_size+0x3e>
 8012294:	aa01      	add	r2, sp, #4
 8012296:	4669      	mov	r1, sp
 8012298:	f7ff ff7a 	bl	8012190 <rmw_validate_full_topic_name>
 801229c:	b978      	cbnz	r0, 80122be <rmw_validate_namespace_with_size+0x42>
 801229e:	9b00      	ldr	r3, [sp, #0]
 80122a0:	b14b      	cbz	r3, 80122b6 <rmw_validate_namespace_with_size+0x3a>
 80122a2:	2b07      	cmp	r3, #7
 80122a4:	d007      	beq.n	80122b6 <rmw_validate_namespace_with_size+0x3a>
 80122a6:	1e5a      	subs	r2, r3, #1
 80122a8:	2a05      	cmp	r2, #5
 80122aa:	d82b      	bhi.n	8012304 <rmw_validate_namespace_with_size+0x88>
 80122ac:	e8df f002 	tbb	[pc, r2]
 80122b0:	1e212427 	.word	0x1e212427
 80122b4:	141b      	.short	0x141b
 80122b6:	2df5      	cmp	r5, #245	@ 0xf5
 80122b8:	d803      	bhi.n	80122c2 <rmw_validate_namespace_with_size+0x46>
 80122ba:	2000      	movs	r0, #0
 80122bc:	6020      	str	r0, [r4, #0]
 80122be:	b042      	add	sp, #264	@ 0x108
 80122c0:	bd70      	pop	{r4, r5, r6, pc}
 80122c2:	2307      	movs	r3, #7
 80122c4:	6023      	str	r3, [r4, #0]
 80122c6:	2e00      	cmp	r6, #0
 80122c8:	d0f9      	beq.n	80122be <rmw_validate_namespace_with_size+0x42>
 80122ca:	23f4      	movs	r3, #244	@ 0xf4
 80122cc:	6033      	str	r3, [r6, #0]
 80122ce:	e7f6      	b.n	80122be <rmw_validate_namespace_with_size+0x42>
 80122d0:	200b      	movs	r0, #11
 80122d2:	4770      	bx	lr
 80122d4:	200b      	movs	r0, #11
 80122d6:	e7f2      	b.n	80122be <rmw_validate_namespace_with_size+0x42>
 80122d8:	2306      	movs	r3, #6
 80122da:	6023      	str	r3, [r4, #0]
 80122dc:	2e00      	cmp	r6, #0
 80122de:	d0ee      	beq.n	80122be <rmw_validate_namespace_with_size+0x42>
 80122e0:	9b01      	ldr	r3, [sp, #4]
 80122e2:	6033      	str	r3, [r6, #0]
 80122e4:	e7eb      	b.n	80122be <rmw_validate_namespace_with_size+0x42>
 80122e6:	2305      	movs	r3, #5
 80122e8:	6023      	str	r3, [r4, #0]
 80122ea:	e7f7      	b.n	80122dc <rmw_validate_namespace_with_size+0x60>
 80122ec:	2304      	movs	r3, #4
 80122ee:	6023      	str	r3, [r4, #0]
 80122f0:	e7f4      	b.n	80122dc <rmw_validate_namespace_with_size+0x60>
 80122f2:	2303      	movs	r3, #3
 80122f4:	6023      	str	r3, [r4, #0]
 80122f6:	e7f1      	b.n	80122dc <rmw_validate_namespace_with_size+0x60>
 80122f8:	2302      	movs	r3, #2
 80122fa:	6023      	str	r3, [r4, #0]
 80122fc:	e7ee      	b.n	80122dc <rmw_validate_namespace_with_size+0x60>
 80122fe:	2301      	movs	r3, #1
 8012300:	6023      	str	r3, [r4, #0]
 8012302:	e7eb      	b.n	80122dc <rmw_validate_namespace_with_size+0x60>
 8012304:	4a03      	ldr	r2, [pc, #12]	@ (8012314 <rmw_validate_namespace_with_size+0x98>)
 8012306:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801230a:	a802      	add	r0, sp, #8
 801230c:	f7ff fcda 	bl	8011cc4 <rcutils_snprintf>
 8012310:	2001      	movs	r0, #1
 8012312:	e7d4      	b.n	80122be <rmw_validate_namespace_with_size+0x42>
 8012314:	080179d4 	.word	0x080179d4

08012318 <rmw_validate_namespace>:
 8012318:	b168      	cbz	r0, 8012336 <rmw_validate_namespace+0x1e>
 801231a:	b570      	push	{r4, r5, r6, lr}
 801231c:	460d      	mov	r5, r1
 801231e:	4616      	mov	r6, r2
 8012320:	4604      	mov	r4, r0
 8012322:	f7ed ff67 	bl	80001f4 <strlen>
 8012326:	4633      	mov	r3, r6
 8012328:	4601      	mov	r1, r0
 801232a:	462a      	mov	r2, r5
 801232c:	4620      	mov	r0, r4
 801232e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012332:	f7ff bfa3 	b.w	801227c <rmw_validate_namespace_with_size>
 8012336:	200b      	movs	r0, #11
 8012338:	4770      	bx	lr
 801233a:	bf00      	nop

0801233c <rmw_namespace_validation_result_string>:
 801233c:	2807      	cmp	r0, #7
 801233e:	bf9a      	itte	ls
 8012340:	4b02      	ldrls	r3, [pc, #8]	@ (801234c <rmw_namespace_validation_result_string+0x10>)
 8012342:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8012346:	4802      	ldrhi	r0, [pc, #8]	@ (8012350 <rmw_namespace_validation_result_string+0x14>)
 8012348:	4770      	bx	lr
 801234a:	bf00      	nop
 801234c:	08017bcc 	.word	0x08017bcc
 8012350:	08017a24 	.word	0x08017a24

08012354 <rmw_validate_node_name>:
 8012354:	2800      	cmp	r0, #0
 8012356:	d03b      	beq.n	80123d0 <rmw_validate_node_name+0x7c>
 8012358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801235c:	460d      	mov	r5, r1
 801235e:	2900      	cmp	r1, #0
 8012360:	d038      	beq.n	80123d4 <rmw_validate_node_name+0x80>
 8012362:	4616      	mov	r6, r2
 8012364:	4604      	mov	r4, r0
 8012366:	f7ed ff45 	bl	80001f4 <strlen>
 801236a:	b1e0      	cbz	r0, 80123a6 <rmw_validate_node_name+0x52>
 801236c:	1e63      	subs	r3, r4, #1
 801236e:	eb03 0800 	add.w	r8, r3, r0
 8012372:	f1c4 0101 	rsb	r1, r4, #1
 8012376:	18cf      	adds	r7, r1, r3
 8012378:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 801237c:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 8012380:	f02e 0c20 	bic.w	ip, lr, #32
 8012384:	2a09      	cmp	r2, #9
 8012386:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 801238a:	d914      	bls.n	80123b6 <rmw_validate_node_name+0x62>
 801238c:	f1bc 0f19 	cmp.w	ip, #25
 8012390:	d911      	bls.n	80123b6 <rmw_validate_node_name+0x62>
 8012392:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8012396:	d00e      	beq.n	80123b6 <rmw_validate_node_name+0x62>
 8012398:	2302      	movs	r3, #2
 801239a:	602b      	str	r3, [r5, #0]
 801239c:	b106      	cbz	r6, 80123a0 <rmw_validate_node_name+0x4c>
 801239e:	6037      	str	r7, [r6, #0]
 80123a0:	2000      	movs	r0, #0
 80123a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123a6:	2301      	movs	r3, #1
 80123a8:	602b      	str	r3, [r5, #0]
 80123aa:	2e00      	cmp	r6, #0
 80123ac:	d0f8      	beq.n	80123a0 <rmw_validate_node_name+0x4c>
 80123ae:	2000      	movs	r0, #0
 80123b0:	6030      	str	r0, [r6, #0]
 80123b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123b6:	4543      	cmp	r3, r8
 80123b8:	d1dd      	bne.n	8012376 <rmw_validate_node_name+0x22>
 80123ba:	7822      	ldrb	r2, [r4, #0]
 80123bc:	4b0d      	ldr	r3, [pc, #52]	@ (80123f4 <rmw_validate_node_name+0xa0>)
 80123be:	5cd3      	ldrb	r3, [r2, r3]
 80123c0:	f013 0304 	ands.w	r3, r3, #4
 80123c4:	d110      	bne.n	80123e8 <rmw_validate_node_name+0x94>
 80123c6:	28ff      	cmp	r0, #255	@ 0xff
 80123c8:	d806      	bhi.n	80123d8 <rmw_validate_node_name+0x84>
 80123ca:	602b      	str	r3, [r5, #0]
 80123cc:	4618      	mov	r0, r3
 80123ce:	e7e8      	b.n	80123a2 <rmw_validate_node_name+0x4e>
 80123d0:	200b      	movs	r0, #11
 80123d2:	4770      	bx	lr
 80123d4:	200b      	movs	r0, #11
 80123d6:	e7e4      	b.n	80123a2 <rmw_validate_node_name+0x4e>
 80123d8:	2204      	movs	r2, #4
 80123da:	602a      	str	r2, [r5, #0]
 80123dc:	2e00      	cmp	r6, #0
 80123de:	d0df      	beq.n	80123a0 <rmw_validate_node_name+0x4c>
 80123e0:	22fe      	movs	r2, #254	@ 0xfe
 80123e2:	6032      	str	r2, [r6, #0]
 80123e4:	4618      	mov	r0, r3
 80123e6:	e7dc      	b.n	80123a2 <rmw_validate_node_name+0x4e>
 80123e8:	2303      	movs	r3, #3
 80123ea:	602b      	str	r3, [r5, #0]
 80123ec:	2e00      	cmp	r6, #0
 80123ee:	d1de      	bne.n	80123ae <rmw_validate_node_name+0x5a>
 80123f0:	e7d6      	b.n	80123a0 <rmw_validate_node_name+0x4c>
 80123f2:	bf00      	nop
 80123f4:	08017fb4 	.word	0x08017fb4

080123f8 <rmw_node_name_validation_result_string>:
 80123f8:	2804      	cmp	r0, #4
 80123fa:	bf9a      	itte	ls
 80123fc:	4b02      	ldrls	r3, [pc, #8]	@ (8012408 <rmw_node_name_validation_result_string+0x10>)
 80123fe:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8012402:	4802      	ldrhi	r0, [pc, #8]	@ (801240c <rmw_node_name_validation_result_string+0x14>)
 8012404:	4770      	bx	lr
 8012406:	bf00      	nop
 8012408:	08017cd8 	.word	0x08017cd8
 801240c:	08017bec 	.word	0x08017bec

08012410 <get_memory>:
 8012410:	4603      	mov	r3, r0
 8012412:	6840      	ldr	r0, [r0, #4]
 8012414:	b158      	cbz	r0, 801242e <get_memory+0x1e>
 8012416:	6842      	ldr	r2, [r0, #4]
 8012418:	605a      	str	r2, [r3, #4]
 801241a:	b10a      	cbz	r2, 8012420 <get_memory+0x10>
 801241c:	2100      	movs	r1, #0
 801241e:	6011      	str	r1, [r2, #0]
 8012420:	681a      	ldr	r2, [r3, #0]
 8012422:	6042      	str	r2, [r0, #4]
 8012424:	b102      	cbz	r2, 8012428 <get_memory+0x18>
 8012426:	6010      	str	r0, [r2, #0]
 8012428:	2200      	movs	r2, #0
 801242a:	6002      	str	r2, [r0, #0]
 801242c:	6018      	str	r0, [r3, #0]
 801242e:	4770      	bx	lr

08012430 <put_memory>:
 8012430:	680b      	ldr	r3, [r1, #0]
 8012432:	b10b      	cbz	r3, 8012438 <put_memory+0x8>
 8012434:	684a      	ldr	r2, [r1, #4]
 8012436:	605a      	str	r2, [r3, #4]
 8012438:	684a      	ldr	r2, [r1, #4]
 801243a:	b102      	cbz	r2, 801243e <put_memory+0xe>
 801243c:	6013      	str	r3, [r2, #0]
 801243e:	6803      	ldr	r3, [r0, #0]
 8012440:	428b      	cmp	r3, r1
 8012442:	6843      	ldr	r3, [r0, #4]
 8012444:	bf08      	it	eq
 8012446:	6002      	streq	r2, [r0, #0]
 8012448:	604b      	str	r3, [r1, #4]
 801244a:	b103      	cbz	r3, 801244e <put_memory+0x1e>
 801244c:	6019      	str	r1, [r3, #0]
 801244e:	2300      	movs	r3, #0
 8012450:	600b      	str	r3, [r1, #0]
 8012452:	6041      	str	r1, [r0, #4]
 8012454:	4770      	bx	lr
 8012456:	bf00      	nop

08012458 <rmw_destroy_client>:
 8012458:	b570      	push	{r4, r5, r6, lr}
 801245a:	b128      	cbz	r0, 8012468 <rmw_destroy_client+0x10>
 801245c:	4604      	mov	r4, r0
 801245e:	6800      	ldr	r0, [r0, #0]
 8012460:	460d      	mov	r5, r1
 8012462:	f7f9 fd8f 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 8012466:	b910      	cbnz	r0, 801246e <rmw_destroy_client+0x16>
 8012468:	2401      	movs	r4, #1
 801246a:	4620      	mov	r0, r4
 801246c:	bd70      	pop	{r4, r5, r6, pc}
 801246e:	6863      	ldr	r3, [r4, #4]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d0f9      	beq.n	8012468 <rmw_destroy_client+0x10>
 8012474:	2d00      	cmp	r5, #0
 8012476:	d0f7      	beq.n	8012468 <rmw_destroy_client+0x10>
 8012478:	6828      	ldr	r0, [r5, #0]
 801247a:	f7f9 fd83 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 801247e:	2800      	cmp	r0, #0
 8012480:	d0f2      	beq.n	8012468 <rmw_destroy_client+0x10>
 8012482:	686e      	ldr	r6, [r5, #4]
 8012484:	2e00      	cmp	r6, #0
 8012486:	d0ef      	beq.n	8012468 <rmw_destroy_client+0x10>
 8012488:	6864      	ldr	r4, [r4, #4]
 801248a:	6932      	ldr	r2, [r6, #16]
 801248c:	6920      	ldr	r0, [r4, #16]
 801248e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8012492:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012496:	6819      	ldr	r1, [r3, #0]
 8012498:	f002 f8ec 	bl	8014674 <uxr_buffer_cancel_data>
 801249c:	4602      	mov	r2, r0
 801249e:	6920      	ldr	r0, [r4, #16]
 80124a0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80124a4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80124a8:	f7f9 fcec 	bl	800be84 <run_xrce_session>
 80124ac:	6920      	ldr	r0, [r4, #16]
 80124ae:	6932      	ldr	r2, [r6, #16]
 80124b0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80124b4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80124b8:	6819      	ldr	r1, [r3, #0]
 80124ba:	f7f9 fe39 	bl	800c130 <uxr_buffer_delete_entity>
 80124be:	4602      	mov	r2, r0
 80124c0:	6920      	ldr	r0, [r4, #16]
 80124c2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80124c6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80124ca:	f7f9 fcdb 	bl	800be84 <run_xrce_session>
 80124ce:	2800      	cmp	r0, #0
 80124d0:	4628      	mov	r0, r5
 80124d2:	bf14      	ite	ne
 80124d4:	2400      	movne	r4, #0
 80124d6:	2402      	moveq	r4, #2
 80124d8:	f7f9 fbbc 	bl	800bc54 <rmw_uxrce_fini_client_memory>
 80124dc:	e7c5      	b.n	801246a <rmw_destroy_client+0x12>
 80124de:	bf00      	nop

080124e0 <rmw_get_implementation_identifier>:
 80124e0:	4b01      	ldr	r3, [pc, #4]	@ (80124e8 <rmw_get_implementation_identifier+0x8>)
 80124e2:	6818      	ldr	r0, [r3, #0]
 80124e4:	4770      	bx	lr
 80124e6:	bf00      	nop
 80124e8:	08017d04 	.word	0x08017d04

080124ec <rmw_init_options_init>:
 80124ec:	b084      	sub	sp, #16
 80124ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80124f0:	b083      	sub	sp, #12
 80124f2:	ad09      	add	r5, sp, #36	@ 0x24
 80124f4:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80124f8:	b130      	cbz	r0, 8012508 <rmw_init_options_init+0x1c>
 80124fa:	4604      	mov	r4, r0
 80124fc:	4628      	mov	r0, r5
 80124fe:	f7f8 ff9b 	bl	800b438 <rcutils_allocator_is_valid>
 8012502:	b108      	cbz	r0, 8012508 <rmw_init_options_init+0x1c>
 8012504:	68a6      	ldr	r6, [r4, #8]
 8012506:	b12e      	cbz	r6, 8012514 <rmw_init_options_init+0x28>
 8012508:	200b      	movs	r0, #11
 801250a:	b003      	add	sp, #12
 801250c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012510:	b004      	add	sp, #16
 8012512:	4770      	bx	lr
 8012514:	2200      	movs	r2, #0
 8012516:	2300      	movs	r3, #0
 8012518:	e9c4 2300 	strd	r2, r3, [r4]
 801251c:	4b22      	ldr	r3, [pc, #136]	@ (80125a8 <rmw_init_options_init+0xbc>)
 801251e:	f8df e098 	ldr.w	lr, [pc, #152]	@ 80125b8 <rmw_init_options_init+0xcc>
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	60a3      	str	r3, [r4, #8]
 8012526:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012528:	f104 0c20 	add.w	ip, r4, #32
 801252c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012530:	466f      	mov	r7, sp
 8012532:	682b      	ldr	r3, [r5, #0]
 8012534:	f8cc 3000 	str.w	r3, [ip]
 8012538:	4638      	mov	r0, r7
 801253a:	f8c4 e01c 	str.w	lr, [r4, #28]
 801253e:	60e6      	str	r6, [r4, #12]
 8012540:	f7ff fd76 	bl	8012030 <rmw_get_default_security_options>
 8012544:	e897 0003 	ldmia.w	r7, {r0, r1}
 8012548:	f104 0310 	add.w	r3, r4, #16
 801254c:	e883 0003 	stmia.w	r3, {r0, r1}
 8012550:	2203      	movs	r2, #3
 8012552:	4816      	ldr	r0, [pc, #88]	@ (80125ac <rmw_init_options_init+0xc0>)
 8012554:	4916      	ldr	r1, [pc, #88]	@ (80125b0 <rmw_init_options_init+0xc4>)
 8012556:	7626      	strb	r6, [r4, #24]
 8012558:	f7f9 fabc 	bl	800bad4 <rmw_uxrce_init_init_options_impl_memory>
 801255c:	4813      	ldr	r0, [pc, #76]	@ (80125ac <rmw_init_options_init+0xc0>)
 801255e:	f7ff ff57 	bl	8012410 <get_memory>
 8012562:	b1f0      	cbz	r0, 80125a2 <rmw_init_options_init+0xb6>
 8012564:	4a13      	ldr	r2, [pc, #76]	@ (80125b4 <rmw_init_options_init+0xc8>)
 8012566:	6883      	ldr	r3, [r0, #8]
 8012568:	6851      	ldr	r1, [r2, #4]
 801256a:	7810      	ldrb	r0, [r2, #0]
 801256c:	6363      	str	r3, [r4, #52]	@ 0x34
 801256e:	7418      	strb	r0, [r3, #16]
 8012570:	6159      	str	r1, [r3, #20]
 8012572:	68d1      	ldr	r1, [r2, #12]
 8012574:	61d9      	str	r1, [r3, #28]
 8012576:	6911      	ldr	r1, [r2, #16]
 8012578:	6219      	str	r1, [r3, #32]
 801257a:	6951      	ldr	r1, [r2, #20]
 801257c:	6892      	ldr	r2, [r2, #8]
 801257e:	619a      	str	r2, [r3, #24]
 8012580:	6259      	str	r1, [r3, #36]	@ 0x24
 8012582:	f7fb fa31 	bl	800d9e8 <uxr_nanos>
 8012586:	f003 fb93 	bl	8015cb0 <srand>
 801258a:	f003 fbbf 	bl	8015d0c <rand>
 801258e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012590:	6298      	str	r0, [r3, #40]	@ 0x28
 8012592:	2800      	cmp	r0, #0
 8012594:	d0f9      	beq.n	801258a <rmw_init_options_init+0x9e>
 8012596:	2000      	movs	r0, #0
 8012598:	b003      	add	sp, #12
 801259a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801259e:	b004      	add	sp, #16
 80125a0:	4770      	bx	lr
 80125a2:	2001      	movs	r0, #1
 80125a4:	e7b1      	b.n	801250a <rmw_init_options_init+0x1e>
 80125a6:	bf00      	nop
 80125a8:	08017d04 	.word	0x08017d04
 80125ac:	2000db3c 	.word	0x2000db3c
 80125b0:	200093d8 	.word	0x200093d8
 80125b4:	20009264 	.word	0x20009264
 80125b8:	0801776c 	.word	0x0801776c

080125bc <rmw_init_options_copy>:
 80125bc:	b570      	push	{r4, r5, r6, lr}
 80125be:	b158      	cbz	r0, 80125d8 <rmw_init_options_copy+0x1c>
 80125c0:	460d      	mov	r5, r1
 80125c2:	b149      	cbz	r1, 80125d8 <rmw_init_options_copy+0x1c>
 80125c4:	4604      	mov	r4, r0
 80125c6:	6880      	ldr	r0, [r0, #8]
 80125c8:	b120      	cbz	r0, 80125d4 <rmw_init_options_copy+0x18>
 80125ca:	4b1e      	ldr	r3, [pc, #120]	@ (8012644 <rmw_init_options_copy+0x88>)
 80125cc:	6819      	ldr	r1, [r3, #0]
 80125ce:	f7ed fe07 	bl	80001e0 <strcmp>
 80125d2:	bb90      	cbnz	r0, 801263a <rmw_init_options_copy+0x7e>
 80125d4:	68ab      	ldr	r3, [r5, #8]
 80125d6:	b113      	cbz	r3, 80125de <rmw_init_options_copy+0x22>
 80125d8:	250b      	movs	r5, #11
 80125da:	4628      	mov	r0, r5
 80125dc:	bd70      	pop	{r4, r5, r6, pc}
 80125de:	4623      	mov	r3, r4
 80125e0:	462a      	mov	r2, r5
 80125e2:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 80125e6:	f8d3 c000 	ldr.w	ip, [r3]
 80125ea:	6858      	ldr	r0, [r3, #4]
 80125ec:	6899      	ldr	r1, [r3, #8]
 80125ee:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80125f2:	f8c2 e00c 	str.w	lr, [r2, #12]
 80125f6:	3310      	adds	r3, #16
 80125f8:	42b3      	cmp	r3, r6
 80125fa:	f8c2 c000 	str.w	ip, [r2]
 80125fe:	6050      	str	r0, [r2, #4]
 8012600:	6091      	str	r1, [r2, #8]
 8012602:	f102 0210 	add.w	r2, r2, #16
 8012606:	d1ee      	bne.n	80125e6 <rmw_init_options_copy+0x2a>
 8012608:	6819      	ldr	r1, [r3, #0]
 801260a:	685b      	ldr	r3, [r3, #4]
 801260c:	480e      	ldr	r0, [pc, #56]	@ (8012648 <rmw_init_options_copy+0x8c>)
 801260e:	6053      	str	r3, [r2, #4]
 8012610:	6011      	str	r1, [r2, #0]
 8012612:	f7ff fefd 	bl	8012410 <get_memory>
 8012616:	b198      	cbz	r0, 8012640 <rmw_init_options_copy+0x84>
 8012618:	6883      	ldr	r3, [r0, #8]
 801261a:	636b      	str	r3, [r5, #52]	@ 0x34
 801261c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 801261e:	f102 0c10 	add.w	ip, r2, #16
 8012622:	f103 0410 	add.w	r4, r3, #16
 8012626:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801262a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801262c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8012630:	2500      	movs	r5, #0
 8012632:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8012636:	4628      	mov	r0, r5
 8012638:	bd70      	pop	{r4, r5, r6, pc}
 801263a:	250c      	movs	r5, #12
 801263c:	4628      	mov	r0, r5
 801263e:	bd70      	pop	{r4, r5, r6, pc}
 8012640:	2501      	movs	r5, #1
 8012642:	e7ca      	b.n	80125da <rmw_init_options_copy+0x1e>
 8012644:	08017d04 	.word	0x08017d04
 8012648:	2000db3c 	.word	0x2000db3c

0801264c <rmw_init_options_fini>:
 801264c:	2800      	cmp	r0, #0
 801264e:	d03d      	beq.n	80126cc <rmw_init_options_fini+0x80>
 8012650:	b510      	push	{r4, lr}
 8012652:	4604      	mov	r4, r0
 8012654:	b08e      	sub	sp, #56	@ 0x38
 8012656:	3020      	adds	r0, #32
 8012658:	f7f8 feee 	bl	800b438 <rcutils_allocator_is_valid>
 801265c:	b360      	cbz	r0, 80126b8 <rmw_init_options_fini+0x6c>
 801265e:	68a0      	ldr	r0, [r4, #8]
 8012660:	b120      	cbz	r0, 801266c <rmw_init_options_fini+0x20>
 8012662:	4b1c      	ldr	r3, [pc, #112]	@ (80126d4 <rmw_init_options_fini+0x88>)
 8012664:	6819      	ldr	r1, [r3, #0]
 8012666:	f7ed fdbb 	bl	80001e0 <strcmp>
 801266a:	bb68      	cbnz	r0, 80126c8 <rmw_init_options_fini+0x7c>
 801266c:	4b1a      	ldr	r3, [pc, #104]	@ (80126d8 <rmw_init_options_fini+0x8c>)
 801266e:	6819      	ldr	r1, [r3, #0]
 8012670:	b331      	cbz	r1, 80126c0 <rmw_init_options_fini+0x74>
 8012672:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8012674:	e001      	b.n	801267a <rmw_init_options_fini+0x2e>
 8012676:	6849      	ldr	r1, [r1, #4]
 8012678:	b311      	cbz	r1, 80126c0 <rmw_init_options_fini+0x74>
 801267a:	688b      	ldr	r3, [r1, #8]
 801267c:	429a      	cmp	r2, r3
 801267e:	d1fa      	bne.n	8012676 <rmw_init_options_fini+0x2a>
 8012680:	4815      	ldr	r0, [pc, #84]	@ (80126d8 <rmw_init_options_fini+0x8c>)
 8012682:	f7ff fed5 	bl	8012430 <put_memory>
 8012686:	4668      	mov	r0, sp
 8012688:	f7ff fcc2 	bl	8012010 <rmw_get_zero_initialized_init_options>
 801268c:	46ee      	mov	lr, sp
 801268e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012692:	46a4      	mov	ip, r4
 8012694:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012698:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801269c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80126a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80126a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80126a8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80126ac:	e88c 0003 	stmia.w	ip, {r0, r1}
 80126b0:	2300      	movs	r3, #0
 80126b2:	4618      	mov	r0, r3
 80126b4:	b00e      	add	sp, #56	@ 0x38
 80126b6:	bd10      	pop	{r4, pc}
 80126b8:	230b      	movs	r3, #11
 80126ba:	4618      	mov	r0, r3
 80126bc:	b00e      	add	sp, #56	@ 0x38
 80126be:	bd10      	pop	{r4, pc}
 80126c0:	2301      	movs	r3, #1
 80126c2:	4618      	mov	r0, r3
 80126c4:	b00e      	add	sp, #56	@ 0x38
 80126c6:	bd10      	pop	{r4, pc}
 80126c8:	230c      	movs	r3, #12
 80126ca:	e7f2      	b.n	80126b2 <rmw_init_options_fini+0x66>
 80126cc:	230b      	movs	r3, #11
 80126ce:	4618      	mov	r0, r3
 80126d0:	4770      	bx	lr
 80126d2:	bf00      	nop
 80126d4:	08017d04 	.word	0x08017d04
 80126d8:	2000db3c 	.word	0x2000db3c

080126dc <rmw_init>:
 80126dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80126e0:	b083      	sub	sp, #12
 80126e2:	2800      	cmp	r0, #0
 80126e4:	f000 80d3 	beq.w	801288e <rmw_init+0x1b2>
 80126e8:	460e      	mov	r6, r1
 80126ea:	2900      	cmp	r1, #0
 80126ec:	f000 80cf 	beq.w	801288e <rmw_init+0x1b2>
 80126f0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80126f2:	4605      	mov	r5, r0
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	f000 80ca 	beq.w	801288e <rmw_init+0x1b2>
 80126fa:	4b78      	ldr	r3, [pc, #480]	@ (80128dc <rmw_init+0x200>)
 80126fc:	6880      	ldr	r0, [r0, #8]
 80126fe:	681f      	ldr	r7, [r3, #0]
 8012700:	b128      	cbz	r0, 801270e <rmw_init+0x32>
 8012702:	4639      	mov	r1, r7
 8012704:	f7ed fd6c 	bl	80001e0 <strcmp>
 8012708:	2800      	cmp	r0, #0
 801270a:	f040 80ca 	bne.w	80128a2 <rmw_init+0x1c6>
 801270e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012712:	4c73      	ldr	r4, [pc, #460]	@ (80128e0 <rmw_init+0x204>)
 8012714:	4973      	ldr	r1, [pc, #460]	@ (80128e4 <rmw_init+0x208>)
 8012716:	4874      	ldr	r0, [pc, #464]	@ (80128e8 <rmw_init+0x20c>)
 8012718:	60b7      	str	r7, [r6, #8]
 801271a:	e9c6 2300 	strd	r2, r3, [r6]
 801271e:	68eb      	ldr	r3, [r5, #12]
 8012720:	64b3      	str	r3, [r6, #72]	@ 0x48
 8012722:	2201      	movs	r2, #1
 8012724:	f7f9 f976 	bl	800ba14 <rmw_uxrce_init_session_memory>
 8012728:	4620      	mov	r0, r4
 801272a:	4970      	ldr	r1, [pc, #448]	@ (80128ec <rmw_init+0x210>)
 801272c:	2204      	movs	r2, #4
 801272e:	f7f9 f9b1 	bl	800ba94 <rmw_uxrce_init_static_input_buffer_memory>
 8012732:	f04f 0800 	mov.w	r8, #0
 8012736:	486c      	ldr	r0, [pc, #432]	@ (80128e8 <rmw_init+0x20c>)
 8012738:	f884 800d 	strb.w	r8, [r4, #13]
 801273c:	f7ff fe68 	bl	8012410 <get_memory>
 8012740:	2800      	cmp	r0, #0
 8012742:	f000 80a9 	beq.w	8012898 <rmw_init+0x1bc>
 8012746:	6884      	ldr	r4, [r0, #8]
 8012748:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 801274a:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 801274c:	f890 c010 	ldrb.w	ip, [r0, #16]
 8012750:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8012754:	9101      	str	r1, [sp, #4]
 8012756:	6a00      	ldr	r0, [r0, #32]
 8012758:	9000      	str	r0, [sp, #0]
 801275a:	f104 0910 	add.w	r9, r4, #16
 801275e:	4661      	mov	r1, ip
 8012760:	4648      	mov	r0, r9
 8012762:	f001 f9bf 	bl	8013ae4 <uxr_set_custom_transport_callbacks>
 8012766:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 801276a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801276e:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 8012772:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8012776:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 801277a:	495d      	ldr	r1, [pc, #372]	@ (80128f0 <rmw_init+0x214>)
 801277c:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8012780:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8012784:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8012788:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 801278c:	4859      	ldr	r0, [pc, #356]	@ (80128f4 <rmw_init+0x218>)
 801278e:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 8012792:	2201      	movs	r2, #1
 8012794:	64f4      	str	r4, [r6, #76]	@ 0x4c
 8012796:	f7f9 f91d 	bl	800b9d4 <rmw_uxrce_init_node_memory>
 801279a:	4957      	ldr	r1, [pc, #348]	@ (80128f8 <rmw_init+0x21c>)
 801279c:	4857      	ldr	r0, [pc, #348]	@ (80128fc <rmw_init+0x220>)
 801279e:	2205      	movs	r2, #5
 80127a0:	f7f9 f8f8 	bl	800b994 <rmw_uxrce_init_subscription_memory>
 80127a4:	4956      	ldr	r1, [pc, #344]	@ (8012900 <rmw_init+0x224>)
 80127a6:	4857      	ldr	r0, [pc, #348]	@ (8012904 <rmw_init+0x228>)
 80127a8:	220a      	movs	r2, #10
 80127aa:	f7f9 f8d3 	bl	800b954 <rmw_uxrce_init_publisher_memory>
 80127ae:	4956      	ldr	r1, [pc, #344]	@ (8012908 <rmw_init+0x22c>)
 80127b0:	4856      	ldr	r0, [pc, #344]	@ (801290c <rmw_init+0x230>)
 80127b2:	2201      	movs	r2, #1
 80127b4:	f7f9 f88e 	bl	800b8d4 <rmw_uxrce_init_service_memory>
 80127b8:	4955      	ldr	r1, [pc, #340]	@ (8012910 <rmw_init+0x234>)
 80127ba:	4856      	ldr	r0, [pc, #344]	@ (8012914 <rmw_init+0x238>)
 80127bc:	2201      	movs	r2, #1
 80127be:	f7f9 f8a9 	bl	800b914 <rmw_uxrce_init_client_memory>
 80127c2:	4955      	ldr	r1, [pc, #340]	@ (8012918 <rmw_init+0x23c>)
 80127c4:	4855      	ldr	r0, [pc, #340]	@ (801291c <rmw_init+0x240>)
 80127c6:	220f      	movs	r2, #15
 80127c8:	f7f9 f944 	bl	800ba54 <rmw_uxrce_init_topic_memory>
 80127cc:	4954      	ldr	r1, [pc, #336]	@ (8012920 <rmw_init+0x244>)
 80127ce:	4855      	ldr	r0, [pc, #340]	@ (8012924 <rmw_init+0x248>)
 80127d0:	2203      	movs	r2, #3
 80127d2:	f7f9 f97f 	bl	800bad4 <rmw_uxrce_init_init_options_impl_memory>
 80127d6:	4954      	ldr	r1, [pc, #336]	@ (8012928 <rmw_init+0x24c>)
 80127d8:	4854      	ldr	r0, [pc, #336]	@ (801292c <rmw_init+0x250>)
 80127da:	2204      	movs	r2, #4
 80127dc:	f7f9 f99a 	bl	800bb14 <rmw_uxrce_init_wait_set_memory>
 80127e0:	4953      	ldr	r1, [pc, #332]	@ (8012930 <rmw_init+0x254>)
 80127e2:	4854      	ldr	r0, [pc, #336]	@ (8012934 <rmw_init+0x258>)
 80127e4:	2204      	movs	r2, #4
 80127e6:	f7f9 f9b5 	bl	800bb54 <rmw_uxrce_init_guard_condition_memory>
 80127ea:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80127ec:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 80127ee:	4642      	mov	r2, r8
 80127f0:	f000 fd9e 	bl	8013330 <rmw_uxrce_transport_init>
 80127f4:	4607      	mov	r7, r0
 80127f6:	2800      	cmp	r0, #0
 80127f8:	d158      	bne.n	80128ac <rmw_init+0x1d0>
 80127fa:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80127fc:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8012800:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012802:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8012806:	4628      	mov	r0, r5
 8012808:	f7f9 ff52 	bl	800c6b0 <uxr_init_session>
 801280c:	494a      	ldr	r1, [pc, #296]	@ (8012938 <rmw_init+0x25c>)
 801280e:	4622      	mov	r2, r4
 8012810:	4628      	mov	r0, r5
 8012812:	f7f9 ff71 	bl	800c6f8 <uxr_set_topic_callback>
 8012816:	4949      	ldr	r1, [pc, #292]	@ (801293c <rmw_init+0x260>)
 8012818:	463a      	mov	r2, r7
 801281a:	4628      	mov	r0, r5
 801281c:	f7f9 ff68 	bl	800c6f0 <uxr_set_status_callback>
 8012820:	4947      	ldr	r1, [pc, #284]	@ (8012940 <rmw_init+0x264>)
 8012822:	463a      	mov	r2, r7
 8012824:	4628      	mov	r0, r5
 8012826:	f7f9 ff6b 	bl	800c700 <uxr_set_request_callback>
 801282a:	4946      	ldr	r1, [pc, #280]	@ (8012944 <rmw_init+0x268>)
 801282c:	463a      	mov	r2, r7
 801282e:	4628      	mov	r0, r5
 8012830:	f7f9 ff6a 	bl	800c708 <uxr_set_reply_callback>
 8012834:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8012838:	2304      	movs	r3, #4
 801283a:	0092      	lsls	r2, r2, #2
 801283c:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8012840:	4628      	mov	r0, r5
 8012842:	f7f9 ff9f 	bl	800c784 <uxr_create_input_reliable_stream>
 8012846:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 801284a:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 801284e:	0092      	lsls	r2, r2, #2
 8012850:	2304      	movs	r3, #4
 8012852:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8012856:	4628      	mov	r0, r5
 8012858:	f7f9 ff6c 	bl	800c734 <uxr_create_output_reliable_stream>
 801285c:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8012860:	4628      	mov	r0, r5
 8012862:	f7f9 ff89 	bl	800c778 <uxr_create_input_best_effort_stream>
 8012866:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 801286a:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 801286e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8012872:	3114      	adds	r1, #20
 8012874:	4628      	mov	r0, r5
 8012876:	f7f9 ff4b 	bl	800c710 <uxr_create_output_best_effort_stream>
 801287a:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 801287e:	4628      	mov	r0, r5
 8012880:	f7fa fcd6 	bl	800d230 <uxr_create_session>
 8012884:	b1f8      	cbz	r0, 80128c6 <rmw_init+0x1ea>
 8012886:	4638      	mov	r0, r7
 8012888:	b003      	add	sp, #12
 801288a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801288e:	270b      	movs	r7, #11
 8012890:	4638      	mov	r0, r7
 8012892:	b003      	add	sp, #12
 8012894:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012898:	2701      	movs	r7, #1
 801289a:	4638      	mov	r0, r7
 801289c:	b003      	add	sp, #12
 801289e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80128a2:	270c      	movs	r7, #12
 80128a4:	4638      	mov	r0, r7
 80128a6:	b003      	add	sp, #12
 80128a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80128ac:	4648      	mov	r0, r9
 80128ae:	f001 f95b 	bl	8013b68 <uxr_close_custom_transport>
 80128b2:	480d      	ldr	r0, [pc, #52]	@ (80128e8 <rmw_init+0x20c>)
 80128b4:	4621      	mov	r1, r4
 80128b6:	f7ff fdbb 	bl	8012430 <put_memory>
 80128ba:	4638      	mov	r0, r7
 80128bc:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 80128c0:	b003      	add	sp, #12
 80128c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80128c6:	4648      	mov	r0, r9
 80128c8:	f001 f94e 	bl	8013b68 <uxr_close_custom_transport>
 80128cc:	4806      	ldr	r0, [pc, #24]	@ (80128e8 <rmw_init+0x20c>)
 80128ce:	4621      	mov	r1, r4
 80128d0:	f7ff fdae 	bl	8012430 <put_memory>
 80128d4:	64f7      	str	r7, [r6, #76]	@ 0x4c
 80128d6:	2701      	movs	r7, #1
 80128d8:	e7d5      	b.n	8012886 <rmw_init+0x1aa>
 80128da:	bf00      	nop
 80128dc:	08017d04 	.word	0x08017d04
 80128e0:	2000db8c 	.word	0x2000db8c
 80128e4:	20009e38 	.word	0x20009e38
 80128e8:	2000db7c 	.word	0x2000db7c
 80128ec:	2000b3e0 	.word	0x2000b3e0
 80128f0:	2000945c 	.word	0x2000945c
 80128f4:	2000db4c 	.word	0x2000db4c
 80128f8:	2000d4e0 	.word	0x2000d4e0
 80128fc:	2000db9c 	.word	0x2000db9c
 8012900:	20009500 	.word	0x20009500
 8012904:	2000db5c 	.word	0x2000db5c
 8012908:	20009d70 	.word	0x20009d70
 801290c:	2000db6c 	.word	0x2000db6c
 8012910:	20009290 	.word	0x20009290
 8012914:	20009280 	.word	0x20009280
 8012918:	2000d918 	.word	0x2000d918
 801291c:	2000dbac 	.word	0x2000dbac
 8012920:	200093d8 	.word	0x200093d8
 8012924:	2000db3c 	.word	0x2000db3c
 8012928:	2000dabc 	.word	0x2000dabc
 801292c:	2000dbbc 	.word	0x2000dbbc
 8012930:	20009358 	.word	0x20009358
 8012934:	2000db2c 	.word	0x2000db2c
 8012938:	08015855 	.word	0x08015855
 801293c:	0801584d 	.word	0x0801584d
 8012940:	080158ed 	.word	0x080158ed
 8012944:	08015989 	.word	0x08015989

08012948 <rmw_context_fini>:
 8012948:	4b17      	ldr	r3, [pc, #92]	@ (80129a8 <rmw_context_fini+0x60>)
 801294a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 801294c:	b570      	push	{r4, r5, r6, lr}
 801294e:	681c      	ldr	r4, [r3, #0]
 8012950:	4605      	mov	r5, r0
 8012952:	b334      	cbz	r4, 80129a2 <rmw_context_fini+0x5a>
 8012954:	2600      	movs	r6, #0
 8012956:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 801295a:	6902      	ldr	r2, [r0, #16]
 801295c:	428a      	cmp	r2, r1
 801295e:	d018      	beq.n	8012992 <rmw_context_fini+0x4a>
 8012960:	2c00      	cmp	r4, #0
 8012962:	d1f8      	bne.n	8012956 <rmw_context_fini+0xe>
 8012964:	b189      	cbz	r1, 801298a <rmw_context_fini+0x42>
 8012966:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 801296a:	789b      	ldrb	r3, [r3, #2]
 801296c:	2b01      	cmp	r3, #1
 801296e:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 8012972:	bf14      	ite	ne
 8012974:	210a      	movne	r1, #10
 8012976:	2100      	moveq	r1, #0
 8012978:	f7fa fc32 	bl	800d1e0 <uxr_delete_session_retries>
 801297c:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 801297e:	f7f9 f909 	bl	800bb94 <rmw_uxrce_fini_session_memory>
 8012982:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8012984:	3010      	adds	r0, #16
 8012986:	f001 f8ef 	bl	8013b68 <uxr_close_custom_transport>
 801298a:	2300      	movs	r3, #0
 801298c:	64eb      	str	r3, [r5, #76]	@ 0x4c
 801298e:	4630      	mov	r0, r6
 8012990:	bd70      	pop	{r4, r5, r6, pc}
 8012992:	3018      	adds	r0, #24
 8012994:	f000 f90e 	bl	8012bb4 <rmw_destroy_node>
 8012998:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 801299a:	4606      	mov	r6, r0
 801299c:	2c00      	cmp	r4, #0
 801299e:	d1da      	bne.n	8012956 <rmw_context_fini+0xe>
 80129a0:	e7e0      	b.n	8012964 <rmw_context_fini+0x1c>
 80129a2:	4626      	mov	r6, r4
 80129a4:	e7de      	b.n	8012964 <rmw_context_fini+0x1c>
 80129a6:	bf00      	nop
 80129a8:	2000db4c 	.word	0x2000db4c

080129ac <create_topic>:
 80129ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129b0:	4605      	mov	r5, r0
 80129b2:	b084      	sub	sp, #16
 80129b4:	4822      	ldr	r0, [pc, #136]	@ (8012a40 <create_topic+0x94>)
 80129b6:	460f      	mov	r7, r1
 80129b8:	4616      	mov	r6, r2
 80129ba:	f7ff fd29 	bl	8012410 <get_memory>
 80129be:	4604      	mov	r4, r0
 80129c0:	2800      	cmp	r0, #0
 80129c2:	d039      	beq.n	8012a38 <create_topic+0x8c>
 80129c4:	692b      	ldr	r3, [r5, #16]
 80129c6:	6884      	ldr	r4, [r0, #8]
 80129c8:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8012a48 <create_topic+0x9c>
 80129cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80129d0:	e9c4 6505 	strd	r6, r5, [r4, #20]
 80129d4:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 80129d8:	1c42      	adds	r2, r0, #1
 80129da:	2102      	movs	r1, #2
 80129dc:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 80129e0:	f7f9 fda8 	bl	800c534 <uxr_object_id>
 80129e4:	223c      	movs	r2, #60	@ 0x3c
 80129e6:	6120      	str	r0, [r4, #16]
 80129e8:	4641      	mov	r1, r8
 80129ea:	4638      	mov	r0, r7
 80129ec:	f7f9 fab0 	bl	800bf50 <generate_topic_name>
 80129f0:	b1f0      	cbz	r0, 8012a30 <create_topic+0x84>
 80129f2:	4f14      	ldr	r7, [pc, #80]	@ (8012a44 <create_topic+0x98>)
 80129f4:	4630      	mov	r0, r6
 80129f6:	2264      	movs	r2, #100	@ 0x64
 80129f8:	4639      	mov	r1, r7
 80129fa:	f7f9 fa79 	bl	800bef0 <generate_type_name>
 80129fe:	b1b8      	cbz	r0, 8012a30 <create_topic+0x84>
 8012a00:	6928      	ldr	r0, [r5, #16]
 8012a02:	2306      	movs	r3, #6
 8012a04:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8012a08:	f8cd 8000 	str.w	r8, [sp]
 8012a0c:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8012a10:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012a14:	6811      	ldr	r1, [r2, #0]
 8012a16:	696b      	ldr	r3, [r5, #20]
 8012a18:	6922      	ldr	r2, [r4, #16]
 8012a1a:	f7f9 fc07 	bl	800c22c <uxr_buffer_create_topic_bin>
 8012a1e:	4602      	mov	r2, r0
 8012a20:	6928      	ldr	r0, [r5, #16]
 8012a22:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8012a26:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8012a2a:	f7f9 fa2b 	bl	800be84 <run_xrce_session>
 8012a2e:	b918      	cbnz	r0, 8012a38 <create_topic+0x8c>
 8012a30:	4620      	mov	r0, r4
 8012a32:	f7f9 f925 	bl	800bc80 <rmw_uxrce_fini_topic_memory>
 8012a36:	2400      	movs	r4, #0
 8012a38:	4620      	mov	r0, r4
 8012a3a:	b004      	add	sp, #16
 8012a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a40:	2000dbac 	.word	0x2000dbac
 8012a44:	2000dc98 	.word	0x2000dc98
 8012a48:	2000dc5c 	.word	0x2000dc5c

08012a4c <destroy_topic>:
 8012a4c:	b538      	push	{r3, r4, r5, lr}
 8012a4e:	6985      	ldr	r5, [r0, #24]
 8012a50:	b1d5      	cbz	r5, 8012a88 <destroy_topic+0x3c>
 8012a52:	4604      	mov	r4, r0
 8012a54:	6928      	ldr	r0, [r5, #16]
 8012a56:	6922      	ldr	r2, [r4, #16]
 8012a58:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8012a5c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012a60:	6819      	ldr	r1, [r3, #0]
 8012a62:	f7f9 fb65 	bl	800c130 <uxr_buffer_delete_entity>
 8012a66:	4602      	mov	r2, r0
 8012a68:	6928      	ldr	r0, [r5, #16]
 8012a6a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8012a6e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8012a72:	f7f9 fa07 	bl	800be84 <run_xrce_session>
 8012a76:	2800      	cmp	r0, #0
 8012a78:	4620      	mov	r0, r4
 8012a7a:	bf14      	ite	ne
 8012a7c:	2400      	movne	r4, #0
 8012a7e:	2402      	moveq	r4, #2
 8012a80:	f7f9 f8fe 	bl	800bc80 <rmw_uxrce_fini_topic_memory>
 8012a84:	4620      	mov	r0, r4
 8012a86:	bd38      	pop	{r3, r4, r5, pc}
 8012a88:	2401      	movs	r4, #1
 8012a8a:	4620      	mov	r0, r4
 8012a8c:	bd38      	pop	{r3, r4, r5, pc}
 8012a8e:	bf00      	nop

08012a90 <create_node>:
 8012a90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012a94:	b083      	sub	sp, #12
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d05f      	beq.n	8012b5a <create_node+0xca>
 8012a9a:	4606      	mov	r6, r0
 8012a9c:	4835      	ldr	r0, [pc, #212]	@ (8012b74 <create_node+0xe4>)
 8012a9e:	460f      	mov	r7, r1
 8012aa0:	4690      	mov	r8, r2
 8012aa2:	461d      	mov	r5, r3
 8012aa4:	f7ff fcb4 	bl	8012410 <get_memory>
 8012aa8:	2800      	cmp	r0, #0
 8012aaa:	d056      	beq.n	8012b5a <create_node+0xca>
 8012aac:	6884      	ldr	r4, [r0, #8]
 8012aae:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8012ab0:	6123      	str	r3, [r4, #16]
 8012ab2:	f7ff fd15 	bl	80124e0 <rmw_get_implementation_identifier>
 8012ab6:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 8012aba:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8012abe:	f8c4 9020 	str.w	r9, [r4, #32]
 8012ac2:	4630      	mov	r0, r6
 8012ac4:	f7ed fb96 	bl	80001f4 <strlen>
 8012ac8:	1c42      	adds	r2, r0, #1
 8012aca:	2a3c      	cmp	r2, #60	@ 0x3c
 8012acc:	f104 0518 	add.w	r5, r4, #24
 8012ad0:	d840      	bhi.n	8012b54 <create_node+0xc4>
 8012ad2:	4648      	mov	r0, r9
 8012ad4:	4631      	mov	r1, r6
 8012ad6:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 8012ada:	f003 fc7a 	bl	80163d2 <memcpy>
 8012ade:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 8012ae2:	4638      	mov	r0, r7
 8012ae4:	f7ed fb86 	bl	80001f4 <strlen>
 8012ae8:	1c42      	adds	r2, r0, #1
 8012aea:	2a3c      	cmp	r2, #60	@ 0x3c
 8012aec:	d832      	bhi.n	8012b54 <create_node+0xc4>
 8012aee:	4639      	mov	r1, r7
 8012af0:	4648      	mov	r0, r9
 8012af2:	f003 fc6e 	bl	80163d2 <memcpy>
 8012af6:	6923      	ldr	r3, [r4, #16]
 8012af8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012afc:	2101      	movs	r1, #1
 8012afe:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 8012b02:	1842      	adds	r2, r0, r1
 8012b04:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 8012b08:	f7f9 fd14 	bl	800c534 <uxr_object_id>
 8012b0c:	6160      	str	r0, [r4, #20]
 8012b0e:	783b      	ldrb	r3, [r7, #0]
 8012b10:	2b2f      	cmp	r3, #47	@ 0x2f
 8012b12:	d127      	bne.n	8012b64 <create_node+0xd4>
 8012b14:	787b      	ldrb	r3, [r7, #1]
 8012b16:	bb2b      	cbnz	r3, 8012b64 <create_node+0xd4>
 8012b18:	4a17      	ldr	r2, [pc, #92]	@ (8012b78 <create_node+0xe8>)
 8012b1a:	4818      	ldr	r0, [pc, #96]	@ (8012b7c <create_node+0xec>)
 8012b1c:	4633      	mov	r3, r6
 8012b1e:	213c      	movs	r1, #60	@ 0x3c
 8012b20:	f003 fab4 	bl	801608c <sniprintf>
 8012b24:	6920      	ldr	r0, [r4, #16]
 8012b26:	4915      	ldr	r1, [pc, #84]	@ (8012b7c <create_node+0xec>)
 8012b28:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8012b2c:	9100      	str	r1, [sp, #0]
 8012b2e:	2106      	movs	r1, #6
 8012b30:	9101      	str	r1, [sp, #4]
 8012b32:	6811      	ldr	r1, [r2, #0]
 8012b34:	6962      	ldr	r2, [r4, #20]
 8012b36:	fa1f f388 	uxth.w	r3, r8
 8012b3a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012b3e:	f7f9 fb43 	bl	800c1c8 <uxr_buffer_create_participant_bin>
 8012b42:	4602      	mov	r2, r0
 8012b44:	6920      	ldr	r0, [r4, #16]
 8012b46:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8012b4a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8012b4e:	f7f9 f999 	bl	800be84 <run_xrce_session>
 8012b52:	b918      	cbnz	r0, 8012b5c <create_node+0xcc>
 8012b54:	4628      	mov	r0, r5
 8012b56:	f7f9 f823 	bl	800bba0 <rmw_uxrce_fini_node_memory>
 8012b5a:	2500      	movs	r5, #0
 8012b5c:	4628      	mov	r0, r5
 8012b5e:	b003      	add	sp, #12
 8012b60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b64:	4a06      	ldr	r2, [pc, #24]	@ (8012b80 <create_node+0xf0>)
 8012b66:	9600      	str	r6, [sp, #0]
 8012b68:	463b      	mov	r3, r7
 8012b6a:	213c      	movs	r1, #60	@ 0x3c
 8012b6c:	4803      	ldr	r0, [pc, #12]	@ (8012b7c <create_node+0xec>)
 8012b6e:	f003 fa8d 	bl	801608c <sniprintf>
 8012b72:	e7d7      	b.n	8012b24 <create_node+0x94>
 8012b74:	2000db4c 	.word	0x2000db4c
 8012b78:	080175f0 	.word	0x080175f0
 8012b7c:	2000dcfc 	.word	0x2000dcfc
 8012b80:	08017774 	.word	0x08017774

08012b84 <rmw_create_node>:
 8012b84:	b199      	cbz	r1, 8012bae <rmw_create_node+0x2a>
 8012b86:	780b      	ldrb	r3, [r1, #0]
 8012b88:	468c      	mov	ip, r1
 8012b8a:	b183      	cbz	r3, 8012bae <rmw_create_node+0x2a>
 8012b8c:	b410      	push	{r4}
 8012b8e:	4614      	mov	r4, r2
 8012b90:	b14a      	cbz	r2, 8012ba6 <rmw_create_node+0x22>
 8012b92:	7813      	ldrb	r3, [r2, #0]
 8012b94:	b13b      	cbz	r3, 8012ba6 <rmw_create_node+0x22>
 8012b96:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8012b98:	4603      	mov	r3, r0
 8012b9a:	4621      	mov	r1, r4
 8012b9c:	4660      	mov	r0, ip
 8012b9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012ba2:	f7ff bf75 	b.w	8012a90 <create_node>
 8012ba6:	2000      	movs	r0, #0
 8012ba8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012bac:	4770      	bx	lr
 8012bae:	2000      	movs	r0, #0
 8012bb0:	4770      	bx	lr
 8012bb2:	bf00      	nop

08012bb4 <rmw_destroy_node>:
 8012bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bb6:	b328      	cbz	r0, 8012c04 <rmw_destroy_node+0x50>
 8012bb8:	4607      	mov	r7, r0
 8012bba:	6800      	ldr	r0, [r0, #0]
 8012bbc:	b120      	cbz	r0, 8012bc8 <rmw_destroy_node+0x14>
 8012bbe:	4b36      	ldr	r3, [pc, #216]	@ (8012c98 <rmw_destroy_node+0xe4>)
 8012bc0:	6819      	ldr	r1, [r3, #0]
 8012bc2:	f7ed fb0d 	bl	80001e0 <strcmp>
 8012bc6:	b9e8      	cbnz	r0, 8012c04 <rmw_destroy_node+0x50>
 8012bc8:	687d      	ldr	r5, [r7, #4]
 8012bca:	b1dd      	cbz	r5, 8012c04 <rmw_destroy_node+0x50>
 8012bcc:	4b33      	ldr	r3, [pc, #204]	@ (8012c9c <rmw_destroy_node+0xe8>)
 8012bce:	681c      	ldr	r4, [r3, #0]
 8012bd0:	2c00      	cmp	r4, #0
 8012bd2:	d05f      	beq.n	8012c94 <rmw_destroy_node+0xe0>
 8012bd4:	2600      	movs	r6, #0
 8012bd6:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8012bda:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 8012bde:	429d      	cmp	r5, r3
 8012be0:	d013      	beq.n	8012c0a <rmw_destroy_node+0x56>
 8012be2:	2c00      	cmp	r4, #0
 8012be4:	d1f7      	bne.n	8012bd6 <rmw_destroy_node+0x22>
 8012be6:	4b2e      	ldr	r3, [pc, #184]	@ (8012ca0 <rmw_destroy_node+0xec>)
 8012be8:	681c      	ldr	r4, [r3, #0]
 8012bea:	b1c4      	cbz	r4, 8012c1e <rmw_destroy_node+0x6a>
 8012bec:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8012bf0:	6a0b      	ldr	r3, [r1, #32]
 8012bf2:	429d      	cmp	r5, r3
 8012bf4:	d1f9      	bne.n	8012bea <rmw_destroy_node+0x36>
 8012bf6:	317c      	adds	r1, #124	@ 0x7c
 8012bf8:	4638      	mov	r0, r7
 8012bfa:	f000 fae5 	bl	80131c8 <rmw_destroy_subscription>
 8012bfe:	2801      	cmp	r0, #1
 8012c00:	4606      	mov	r6, r0
 8012c02:	d1f2      	bne.n	8012bea <rmw_destroy_node+0x36>
 8012c04:	2601      	movs	r6, #1
 8012c06:	4630      	mov	r0, r6
 8012c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c0a:	3184      	adds	r1, #132	@ 0x84
 8012c0c:	4638      	mov	r0, r7
 8012c0e:	f7f8 fe0f 	bl	800b830 <rmw_destroy_publisher>
 8012c12:	2801      	cmp	r0, #1
 8012c14:	4606      	mov	r6, r0
 8012c16:	d0f5      	beq.n	8012c04 <rmw_destroy_node+0x50>
 8012c18:	2c00      	cmp	r4, #0
 8012c1a:	d1dc      	bne.n	8012bd6 <rmw_destroy_node+0x22>
 8012c1c:	e7e3      	b.n	8012be6 <rmw_destroy_node+0x32>
 8012c1e:	4b21      	ldr	r3, [pc, #132]	@ (8012ca4 <rmw_destroy_node+0xf0>)
 8012c20:	681c      	ldr	r4, [r3, #0]
 8012c22:	b16c      	cbz	r4, 8012c40 <rmw_destroy_node+0x8c>
 8012c24:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8012c28:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8012c2a:	429d      	cmp	r5, r3
 8012c2c:	d1f9      	bne.n	8012c22 <rmw_destroy_node+0x6e>
 8012c2e:	317c      	adds	r1, #124	@ 0x7c
 8012c30:	4638      	mov	r0, r7
 8012c32:	f000 f993 	bl	8012f5c <rmw_destroy_service>
 8012c36:	2801      	cmp	r0, #1
 8012c38:	4606      	mov	r6, r0
 8012c3a:	d0e3      	beq.n	8012c04 <rmw_destroy_node+0x50>
 8012c3c:	2c00      	cmp	r4, #0
 8012c3e:	d1f1      	bne.n	8012c24 <rmw_destroy_node+0x70>
 8012c40:	4b19      	ldr	r3, [pc, #100]	@ (8012ca8 <rmw_destroy_node+0xf4>)
 8012c42:	681c      	ldr	r4, [r3, #0]
 8012c44:	b16c      	cbz	r4, 8012c62 <rmw_destroy_node+0xae>
 8012c46:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8012c4a:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8012c4c:	429d      	cmp	r5, r3
 8012c4e:	d1f9      	bne.n	8012c44 <rmw_destroy_node+0x90>
 8012c50:	317c      	adds	r1, #124	@ 0x7c
 8012c52:	4638      	mov	r0, r7
 8012c54:	f7ff fc00 	bl	8012458 <rmw_destroy_client>
 8012c58:	2801      	cmp	r0, #1
 8012c5a:	4606      	mov	r6, r0
 8012c5c:	d0d2      	beq.n	8012c04 <rmw_destroy_node+0x50>
 8012c5e:	2c00      	cmp	r4, #0
 8012c60:	d1f1      	bne.n	8012c46 <rmw_destroy_node+0x92>
 8012c62:	6928      	ldr	r0, [r5, #16]
 8012c64:	696a      	ldr	r2, [r5, #20]
 8012c66:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8012c6a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012c6e:	6819      	ldr	r1, [r3, #0]
 8012c70:	f7f9 fa5e 	bl	800c130 <uxr_buffer_delete_entity>
 8012c74:	4602      	mov	r2, r0
 8012c76:	6928      	ldr	r0, [r5, #16]
 8012c78:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8012c7c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8012c80:	f7f9 f900 	bl	800be84 <run_xrce_session>
 8012c84:	2800      	cmp	r0, #0
 8012c86:	bf08      	it	eq
 8012c88:	2602      	moveq	r6, #2
 8012c8a:	4638      	mov	r0, r7
 8012c8c:	f7f8 ff88 	bl	800bba0 <rmw_uxrce_fini_node_memory>
 8012c90:	4630      	mov	r0, r6
 8012c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c94:	4626      	mov	r6, r4
 8012c96:	e7a6      	b.n	8012be6 <rmw_destroy_node+0x32>
 8012c98:	08017d04 	.word	0x08017d04
 8012c9c:	2000db5c 	.word	0x2000db5c
 8012ca0:	2000db9c 	.word	0x2000db9c
 8012ca4:	2000db6c 	.word	0x2000db6c
 8012ca8:	20009280 	.word	0x20009280

08012cac <rmw_node_get_graph_guard_condition>:
 8012cac:	6843      	ldr	r3, [r0, #4]
 8012cae:	6918      	ldr	r0, [r3, #16]
 8012cb0:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 8012cb4:	4770      	bx	lr
 8012cb6:	bf00      	nop

08012cb8 <rmw_send_request>:
 8012cb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012cbc:	4604      	mov	r4, r0
 8012cbe:	6800      	ldr	r0, [r0, #0]
 8012cc0:	b08b      	sub	sp, #44	@ 0x2c
 8012cc2:	460e      	mov	r6, r1
 8012cc4:	4615      	mov	r5, r2
 8012cc6:	b128      	cbz	r0, 8012cd4 <rmw_send_request+0x1c>
 8012cc8:	4b21      	ldr	r3, [pc, #132]	@ (8012d50 <rmw_send_request+0x98>)
 8012cca:	6819      	ldr	r1, [r3, #0]
 8012ccc:	f7ed fa88 	bl	80001e0 <strcmp>
 8012cd0:	2800      	cmp	r0, #0
 8012cd2:	d139      	bne.n	8012d48 <rmw_send_request+0x90>
 8012cd4:	6864      	ldr	r4, [r4, #4]
 8012cd6:	6963      	ldr	r3, [r4, #20]
 8012cd8:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 8012cdc:	689b      	ldr	r3, [r3, #8]
 8012cde:	4798      	blx	r3
 8012ce0:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8012ce4:	4630      	mov	r0, r6
 8012ce6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012cea:	4798      	blx	r3
 8012cec:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8012cf0:	9000      	str	r0, [sp, #0]
 8012cf2:	6922      	ldr	r2, [r4, #16]
 8012cf4:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8012cf6:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8012cfa:	ab02      	add	r3, sp, #8
 8012cfc:	f7fa ff14 	bl	800db28 <uxr_prepare_output_stream>
 8012d00:	2700      	movs	r7, #0
 8012d02:	6028      	str	r0, [r5, #0]
 8012d04:	606f      	str	r7, [r5, #4]
 8012d06:	b198      	cbz	r0, 8012d30 <rmw_send_request+0x78>
 8012d08:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012d0c:	a902      	add	r1, sp, #8
 8012d0e:	4630      	mov	r0, r6
 8012d10:	4798      	blx	r3
 8012d12:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8012d16:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8012d1a:	2b01      	cmp	r3, #1
 8012d1c:	d00c      	beq.n	8012d38 <rmw_send_request+0x80>
 8012d1e:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8012d20:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012d24:	f7fa f914 	bl	800cf50 <uxr_run_session_until_confirm_delivery>
 8012d28:	4638      	mov	r0, r7
 8012d2a:	b00b      	add	sp, #44	@ 0x2c
 8012d2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d30:	2001      	movs	r0, #1
 8012d32:	b00b      	add	sp, #44	@ 0x2c
 8012d34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d38:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012d3c:	f7f9 fd48 	bl	800c7d0 <uxr_flash_output_streams>
 8012d40:	4638      	mov	r0, r7
 8012d42:	b00b      	add	sp, #44	@ 0x2c
 8012d44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d48:	200c      	movs	r0, #12
 8012d4a:	b00b      	add	sp, #44	@ 0x2c
 8012d4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d50:	08017d04 	.word	0x08017d04

08012d54 <rmw_take_request>:
 8012d54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012d58:	4605      	mov	r5, r0
 8012d5a:	6800      	ldr	r0, [r0, #0]
 8012d5c:	b089      	sub	sp, #36	@ 0x24
 8012d5e:	460c      	mov	r4, r1
 8012d60:	4690      	mov	r8, r2
 8012d62:	461e      	mov	r6, r3
 8012d64:	b128      	cbz	r0, 8012d72 <rmw_take_request+0x1e>
 8012d66:	4b28      	ldr	r3, [pc, #160]	@ (8012e08 <rmw_take_request+0xb4>)
 8012d68:	6819      	ldr	r1, [r3, #0]
 8012d6a:	f7ed fa39 	bl	80001e0 <strcmp>
 8012d6e:	2800      	cmp	r0, #0
 8012d70:	d146      	bne.n	8012e00 <rmw_take_request+0xac>
 8012d72:	b10e      	cbz	r6, 8012d78 <rmw_take_request+0x24>
 8012d74:	2300      	movs	r3, #0
 8012d76:	7033      	strb	r3, [r6, #0]
 8012d78:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8012d7c:	f7f9 f804 	bl	800bd88 <rmw_uxrce_clean_expired_static_input_buffer>
 8012d80:	4648      	mov	r0, r9
 8012d82:	f7f8 ffd9 	bl	800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>
 8012d86:	4607      	mov	r7, r0
 8012d88:	b3b0      	cbz	r0, 8012df8 <rmw_take_request+0xa4>
 8012d8a:	6885      	ldr	r5, [r0, #8]
 8012d8c:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8012d90:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8012d94:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8012d98:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8012d9c:	7423      	strb	r3, [r4, #16]
 8012d9e:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8012da2:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 8012da6:	74e2      	strb	r2, [r4, #19]
 8012da8:	f8a4 3011 	strh.w	r3, [r4, #17]
 8012dac:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8012db0:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 8012db4:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8012db8:	61e1      	str	r1, [r4, #28]
 8012dba:	6162      	str	r2, [r4, #20]
 8012dbc:	61a3      	str	r3, [r4, #24]
 8012dbe:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8012dc2:	689b      	ldr	r3, [r3, #8]
 8012dc4:	4798      	blx	r3
 8012dc6:	6844      	ldr	r4, [r0, #4]
 8012dc8:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8012dcc:	f105 0110 	add.w	r1, r5, #16
 8012dd0:	4668      	mov	r0, sp
 8012dd2:	f7f7 fa65 	bl	800a2a0 <ucdr_init_buffer>
 8012dd6:	68e3      	ldr	r3, [r4, #12]
 8012dd8:	4641      	mov	r1, r8
 8012dda:	4668      	mov	r0, sp
 8012ddc:	4798      	blx	r3
 8012dde:	4639      	mov	r1, r7
 8012de0:	4604      	mov	r4, r0
 8012de2:	480a      	ldr	r0, [pc, #40]	@ (8012e0c <rmw_take_request+0xb8>)
 8012de4:	f7ff fb24 	bl	8012430 <put_memory>
 8012de8:	b106      	cbz	r6, 8012dec <rmw_take_request+0x98>
 8012dea:	7034      	strb	r4, [r6, #0]
 8012dec:	f084 0001 	eor.w	r0, r4, #1
 8012df0:	b2c0      	uxtb	r0, r0
 8012df2:	b009      	add	sp, #36	@ 0x24
 8012df4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012df8:	2001      	movs	r0, #1
 8012dfa:	b009      	add	sp, #36	@ 0x24
 8012dfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e00:	200c      	movs	r0, #12
 8012e02:	b009      	add	sp, #36	@ 0x24
 8012e04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e08:	08017d04 	.word	0x08017d04
 8012e0c:	2000db8c 	.word	0x2000db8c

08012e10 <rmw_send_response>:
 8012e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012e12:	4605      	mov	r5, r0
 8012e14:	6800      	ldr	r0, [r0, #0]
 8012e16:	b091      	sub	sp, #68	@ 0x44
 8012e18:	460c      	mov	r4, r1
 8012e1a:	4616      	mov	r6, r2
 8012e1c:	b128      	cbz	r0, 8012e2a <rmw_send_response+0x1a>
 8012e1e:	4b29      	ldr	r3, [pc, #164]	@ (8012ec4 <rmw_send_response+0xb4>)
 8012e20:	6819      	ldr	r1, [r3, #0]
 8012e22:	f7ed f9dd 	bl	80001e0 <strcmp>
 8012e26:	2800      	cmp	r0, #0
 8012e28:	d141      	bne.n	8012eae <rmw_send_response+0x9e>
 8012e2a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8012e2e:	9306      	str	r3, [sp, #24]
 8012e30:	4623      	mov	r3, r4
 8012e32:	9207      	str	r2, [sp, #28]
 8012e34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012e38:	686d      	ldr	r5, [r5, #4]
 8012e3a:	789b      	ldrb	r3, [r3, #2]
 8012e3c:	68a1      	ldr	r1, [r4, #8]
 8012e3e:	f88d 2017 	strb.w	r2, [sp, #23]
 8012e42:	f88d 3016 	strb.w	r3, [sp, #22]
 8012e46:	68e2      	ldr	r2, [r4, #12]
 8012e48:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8012e4c:	6860      	ldr	r0, [r4, #4]
 8012e4e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012e52:	ab02      	add	r3, sp, #8
 8012e54:	c307      	stmia	r3!, {r0, r1, r2}
 8012e56:	696b      	ldr	r3, [r5, #20]
 8012e58:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8012e5a:	68db      	ldr	r3, [r3, #12]
 8012e5c:	4798      	blx	r3
 8012e5e:	6844      	ldr	r4, [r0, #4]
 8012e60:	4630      	mov	r0, r6
 8012e62:	6923      	ldr	r3, [r4, #16]
 8012e64:	4798      	blx	r3
 8012e66:	f100 0318 	add.w	r3, r0, #24
 8012e6a:	6938      	ldr	r0, [r7, #16]
 8012e6c:	9300      	str	r3, [sp, #0]
 8012e6e:	692a      	ldr	r2, [r5, #16]
 8012e70:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8012e72:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012e76:	ab08      	add	r3, sp, #32
 8012e78:	f7fa fe56 	bl	800db28 <uxr_prepare_output_stream>
 8012e7c:	b910      	cbnz	r0, 8012e84 <rmw_send_response+0x74>
 8012e7e:	2001      	movs	r0, #1
 8012e80:	b011      	add	sp, #68	@ 0x44
 8012e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e84:	a902      	add	r1, sp, #8
 8012e86:	a808      	add	r0, sp, #32
 8012e88:	f7fb ff86 	bl	800ed98 <uxr_serialize_SampleIdentity>
 8012e8c:	68a3      	ldr	r3, [r4, #8]
 8012e8e:	a908      	add	r1, sp, #32
 8012e90:	4630      	mov	r0, r6
 8012e92:	4798      	blx	r3
 8012e94:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8012e98:	6938      	ldr	r0, [r7, #16]
 8012e9a:	2b01      	cmp	r3, #1
 8012e9c:	d00a      	beq.n	8012eb4 <rmw_send_response+0xa4>
 8012e9e:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8012ea0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012ea4:	f7fa f854 	bl	800cf50 <uxr_run_session_until_confirm_delivery>
 8012ea8:	2000      	movs	r0, #0
 8012eaa:	b011      	add	sp, #68	@ 0x44
 8012eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012eae:	200c      	movs	r0, #12
 8012eb0:	b011      	add	sp, #68	@ 0x44
 8012eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012eb4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012eb8:	f7f9 fc8a 	bl	800c7d0 <uxr_flash_output_streams>
 8012ebc:	2000      	movs	r0, #0
 8012ebe:	b011      	add	sp, #68	@ 0x44
 8012ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012ec2:	bf00      	nop
 8012ec4:	08017d04 	.word	0x08017d04

08012ec8 <rmw_take_response>:
 8012ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ecc:	4604      	mov	r4, r0
 8012ece:	6800      	ldr	r0, [r0, #0]
 8012ed0:	b088      	sub	sp, #32
 8012ed2:	4688      	mov	r8, r1
 8012ed4:	4617      	mov	r7, r2
 8012ed6:	461d      	mov	r5, r3
 8012ed8:	b120      	cbz	r0, 8012ee4 <rmw_take_response+0x1c>
 8012eda:	4b1e      	ldr	r3, [pc, #120]	@ (8012f54 <rmw_take_response+0x8c>)
 8012edc:	6819      	ldr	r1, [r3, #0]
 8012ede:	f7ed f97f 	bl	80001e0 <strcmp>
 8012ee2:	bb78      	cbnz	r0, 8012f44 <rmw_take_response+0x7c>
 8012ee4:	b10d      	cbz	r5, 8012eea <rmw_take_response+0x22>
 8012ee6:	2300      	movs	r3, #0
 8012ee8:	702b      	strb	r3, [r5, #0]
 8012eea:	6864      	ldr	r4, [r4, #4]
 8012eec:	f7f8 ff4c 	bl	800bd88 <rmw_uxrce_clean_expired_static_input_buffer>
 8012ef0:	4620      	mov	r0, r4
 8012ef2:	f7f8 ff21 	bl	800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>
 8012ef6:	4606      	mov	r6, r0
 8012ef8:	b340      	cbz	r0, 8012f4c <rmw_take_response+0x84>
 8012efa:	6963      	ldr	r3, [r4, #20]
 8012efc:	6884      	ldr	r4, [r0, #8]
 8012efe:	68db      	ldr	r3, [r3, #12]
 8012f00:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8012f04:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8012f08:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8012f0c:	4798      	blx	r3
 8012f0e:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8012f12:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8012f16:	f104 0110 	add.w	r1, r4, #16
 8012f1a:	4668      	mov	r0, sp
 8012f1c:	f7f7 f9c0 	bl	800a2a0 <ucdr_init_buffer>
 8012f20:	4639      	mov	r1, r7
 8012f22:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012f26:	4668      	mov	r0, sp
 8012f28:	4798      	blx	r3
 8012f2a:	4631      	mov	r1, r6
 8012f2c:	4604      	mov	r4, r0
 8012f2e:	480a      	ldr	r0, [pc, #40]	@ (8012f58 <rmw_take_response+0x90>)
 8012f30:	f7ff fa7e 	bl	8012430 <put_memory>
 8012f34:	b105      	cbz	r5, 8012f38 <rmw_take_response+0x70>
 8012f36:	702c      	strb	r4, [r5, #0]
 8012f38:	f084 0001 	eor.w	r0, r4, #1
 8012f3c:	b2c0      	uxtb	r0, r0
 8012f3e:	b008      	add	sp, #32
 8012f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f44:	200c      	movs	r0, #12
 8012f46:	b008      	add	sp, #32
 8012f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f4c:	2001      	movs	r0, #1
 8012f4e:	b008      	add	sp, #32
 8012f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f54:	08017d04 	.word	0x08017d04
 8012f58:	2000db8c 	.word	0x2000db8c

08012f5c <rmw_destroy_service>:
 8012f5c:	b570      	push	{r4, r5, r6, lr}
 8012f5e:	b128      	cbz	r0, 8012f6c <rmw_destroy_service+0x10>
 8012f60:	4604      	mov	r4, r0
 8012f62:	6800      	ldr	r0, [r0, #0]
 8012f64:	460d      	mov	r5, r1
 8012f66:	f7f9 f80d 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 8012f6a:	b910      	cbnz	r0, 8012f72 <rmw_destroy_service+0x16>
 8012f6c:	2401      	movs	r4, #1
 8012f6e:	4620      	mov	r0, r4
 8012f70:	bd70      	pop	{r4, r5, r6, pc}
 8012f72:	6863      	ldr	r3, [r4, #4]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d0f9      	beq.n	8012f6c <rmw_destroy_service+0x10>
 8012f78:	2d00      	cmp	r5, #0
 8012f7a:	d0f7      	beq.n	8012f6c <rmw_destroy_service+0x10>
 8012f7c:	6828      	ldr	r0, [r5, #0]
 8012f7e:	f7f9 f801 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 8012f82:	2800      	cmp	r0, #0
 8012f84:	d0f2      	beq.n	8012f6c <rmw_destroy_service+0x10>
 8012f86:	686e      	ldr	r6, [r5, #4]
 8012f88:	2e00      	cmp	r6, #0
 8012f8a:	d0ef      	beq.n	8012f6c <rmw_destroy_service+0x10>
 8012f8c:	6864      	ldr	r4, [r4, #4]
 8012f8e:	6932      	ldr	r2, [r6, #16]
 8012f90:	6920      	ldr	r0, [r4, #16]
 8012f92:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8012f96:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012f9a:	6819      	ldr	r1, [r3, #0]
 8012f9c:	f001 fb6a 	bl	8014674 <uxr_buffer_cancel_data>
 8012fa0:	4602      	mov	r2, r0
 8012fa2:	6920      	ldr	r0, [r4, #16]
 8012fa4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8012fa8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8012fac:	f7f8 ff6a 	bl	800be84 <run_xrce_session>
 8012fb0:	6920      	ldr	r0, [r4, #16]
 8012fb2:	6932      	ldr	r2, [r6, #16]
 8012fb4:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8012fb8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8012fbc:	6819      	ldr	r1, [r3, #0]
 8012fbe:	f7f9 f8b7 	bl	800c130 <uxr_buffer_delete_entity>
 8012fc2:	4602      	mov	r2, r0
 8012fc4:	6920      	ldr	r0, [r4, #16]
 8012fc6:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8012fca:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8012fce:	f7f8 ff59 	bl	800be84 <run_xrce_session>
 8012fd2:	2800      	cmp	r0, #0
 8012fd4:	4628      	mov	r0, r5
 8012fd6:	bf14      	ite	ne
 8012fd8:	2400      	movne	r4, #0
 8012fda:	2402      	moveq	r4, #2
 8012fdc:	f7f8 fe24 	bl	800bc28 <rmw_uxrce_fini_service_memory>
 8012fe0:	e7c5      	b.n	8012f6e <rmw_destroy_service+0x12>
 8012fe2:	bf00      	nop

08012fe4 <rmw_create_subscription>:
 8012fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fe8:	b08d      	sub	sp, #52	@ 0x34
 8012fea:	2800      	cmp	r0, #0
 8012fec:	f000 80d1 	beq.w	8013192 <rmw_create_subscription+0x1ae>
 8012ff0:	460e      	mov	r6, r1
 8012ff2:	2900      	cmp	r1, #0
 8012ff4:	f000 80cd 	beq.w	8013192 <rmw_create_subscription+0x1ae>
 8012ff8:	4604      	mov	r4, r0
 8012ffa:	6800      	ldr	r0, [r0, #0]
 8012ffc:	4615      	mov	r5, r2
 8012ffe:	4698      	mov	r8, r3
 8013000:	f7f8 ffc0 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 8013004:	2800      	cmp	r0, #0
 8013006:	f000 80c4 	beq.w	8013192 <rmw_create_subscription+0x1ae>
 801300a:	2d00      	cmp	r5, #0
 801300c:	f000 80c1 	beq.w	8013192 <rmw_create_subscription+0x1ae>
 8013010:	782b      	ldrb	r3, [r5, #0]
 8013012:	2b00      	cmp	r3, #0
 8013014:	f000 80bd 	beq.w	8013192 <rmw_create_subscription+0x1ae>
 8013018:	f1b8 0f00 	cmp.w	r8, #0
 801301c:	f000 80b9 	beq.w	8013192 <rmw_create_subscription+0x1ae>
 8013020:	485e      	ldr	r0, [pc, #376]	@ (801319c <rmw_create_subscription+0x1b8>)
 8013022:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8013026:	f7ff f9f3 	bl	8012410 <get_memory>
 801302a:	4604      	mov	r4, r0
 801302c:	2800      	cmp	r0, #0
 801302e:	f000 80b1 	beq.w	8013194 <rmw_create_subscription+0x1b0>
 8013032:	6887      	ldr	r7, [r0, #8]
 8013034:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 8013038:	f7ff fa52 	bl	80124e0 <rmw_get_implementation_identifier>
 801303c:	f107 0a98 	add.w	sl, r7, #152	@ 0x98
 8013040:	67f8      	str	r0, [r7, #124]	@ 0x7c
 8013042:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 8013046:	4628      	mov	r0, r5
 8013048:	f7ed f8d4 	bl	80001f4 <strlen>
 801304c:	3001      	adds	r0, #1
 801304e:	283c      	cmp	r0, #60	@ 0x3c
 8013050:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 8013054:	f200 8096 	bhi.w	8013184 <rmw_create_subscription+0x1a0>
 8013058:	4a51      	ldr	r2, [pc, #324]	@ (80131a0 <rmw_create_subscription+0x1bc>)
 801305a:	462b      	mov	r3, r5
 801305c:	213c      	movs	r1, #60	@ 0x3c
 801305e:	4650      	mov	r0, sl
 8013060:	f003 f814 	bl	801608c <sniprintf>
 8013064:	4641      	mov	r1, r8
 8013066:	f8c7 9020 	str.w	r9, [r7, #32]
 801306a:	2250      	movs	r2, #80	@ 0x50
 801306c:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8013070:	f003 f9af 	bl	80163d2 <memcpy>
 8013074:	494b      	ldr	r1, [pc, #300]	@ (80131a4 <rmw_create_subscription+0x1c0>)
 8013076:	4630      	mov	r0, r6
 8013078:	f7f8 ff92 	bl	800bfa0 <get_message_typesupport_handle>
 801307c:	2800      	cmp	r0, #0
 801307e:	f000 8081 	beq.w	8013184 <rmw_create_subscription+0x1a0>
 8013082:	6842      	ldr	r2, [r0, #4]
 8013084:	61ba      	str	r2, [r7, #24]
 8013086:	2a00      	cmp	r2, #0
 8013088:	d07c      	beq.n	8013184 <rmw_create_subscription+0x1a0>
 801308a:	4629      	mov	r1, r5
 801308c:	4643      	mov	r3, r8
 801308e:	4648      	mov	r0, r9
 8013090:	f7ff fc8c 	bl	80129ac <create_topic>
 8013094:	61f8      	str	r0, [r7, #28]
 8013096:	2800      	cmp	r0, #0
 8013098:	d078      	beq.n	801318c <rmw_create_subscription+0x1a8>
 801309a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801309e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80130a2:	2104      	movs	r1, #4
 80130a4:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 80130a8:	1c42      	adds	r2, r0, #1
 80130aa:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 80130ae:	f7f9 fa41 	bl	800c534 <uxr_object_id>
 80130b2:	6138      	str	r0, [r7, #16]
 80130b4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80130b8:	2506      	movs	r5, #6
 80130ba:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 80130be:	9500      	str	r5, [sp, #0]
 80130c0:	6819      	ldr	r1, [r3, #0]
 80130c2:	693a      	ldr	r2, [r7, #16]
 80130c4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80130c8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80130cc:	f7f9 f914 	bl	800c2f8 <uxr_buffer_create_subscriber_bin>
 80130d0:	4602      	mov	r2, r0
 80130d2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80130d6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80130da:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80130de:	f7f8 fed1 	bl	800be84 <run_xrce_session>
 80130e2:	2800      	cmp	r0, #0
 80130e4:	d04e      	beq.n	8013184 <rmw_create_subscription+0x1a0>
 80130e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80130ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80130ee:	4629      	mov	r1, r5
 80130f0:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 80130f4:	1c42      	adds	r2, r0, #1
 80130f6:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 80130fa:	f7f9 fa1b 	bl	800c534 <uxr_object_id>
 80130fe:	ae08      	add	r6, sp, #32
 8013100:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013104:	69fb      	ldr	r3, [r7, #28]
 8013106:	6178      	str	r0, [r7, #20]
 8013108:	4641      	mov	r1, r8
 801310a:	4630      	mov	r0, r6
 801310c:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 8013110:	9305      	str	r3, [sp, #20]
 8013112:	f7f8 fed3 	bl	800bebc <convert_qos_profile>
 8013116:	9503      	str	r5, [sp, #12]
 8013118:	e896 0003 	ldmia.w	r6, {r0, r1}
 801311c:	9b05      	ldr	r3, [sp, #20]
 801311e:	9001      	str	r0, [sp, #4]
 8013120:	f8ad 1008 	strh.w	r1, [sp, #8]
 8013124:	691b      	ldr	r3, [r3, #16]
 8013126:	9300      	str	r3, [sp, #0]
 8013128:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 801312c:	f8db 1000 	ldr.w	r1, [fp]
 8013130:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 8013134:	f7f9 f986 	bl	800c444 <uxr_buffer_create_datareader_bin>
 8013138:	4602      	mov	r2, r0
 801313a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801313e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8013142:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8013146:	f7f8 fe9d 	bl	800be84 <run_xrce_session>
 801314a:	b1d8      	cbz	r0, 8013184 <rmw_create_subscription+0x1a0>
 801314c:	f898 3008 	ldrb.w	r3, [r8, #8]
 8013150:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8013154:	2b02      	cmp	r3, #2
 8013156:	bf0c      	ite	eq
 8013158:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 801315c:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 8013160:	9307      	str	r3, [sp, #28]
 8013162:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8013166:	2200      	movs	r2, #0
 8013168:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 801316c:	ab0a      	add	r3, sp, #40	@ 0x28
 801316e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8013172:	9300      	str	r3, [sp, #0]
 8013174:	697a      	ldr	r2, [r7, #20]
 8013176:	9b07      	ldr	r3, [sp, #28]
 8013178:	6809      	ldr	r1, [r1, #0]
 801317a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801317e:	f001 fa3f 	bl	8014600 <uxr_buffer_request_data>
 8013182:	e007      	b.n	8013194 <rmw_create_subscription+0x1b0>
 8013184:	69f8      	ldr	r0, [r7, #28]
 8013186:	b108      	cbz	r0, 801318c <rmw_create_subscription+0x1a8>
 8013188:	f7f8 fd7a 	bl	800bc80 <rmw_uxrce_fini_topic_memory>
 801318c:	4620      	mov	r0, r4
 801318e:	f7f8 fd35 	bl	800bbfc <rmw_uxrce_fini_subscription_memory>
 8013192:	2400      	movs	r4, #0
 8013194:	4620      	mov	r0, r4
 8013196:	b00d      	add	sp, #52	@ 0x34
 8013198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801319c:	2000db9c 	.word	0x2000db9c
 80131a0:	080175f0 	.word	0x080175f0
 80131a4:	08017380 	.word	0x08017380

080131a8 <rmw_subscription_get_actual_qos>:
 80131a8:	b150      	cbz	r0, 80131c0 <rmw_subscription_get_actual_qos+0x18>
 80131aa:	b508      	push	{r3, lr}
 80131ac:	460b      	mov	r3, r1
 80131ae:	b149      	cbz	r1, 80131c4 <rmw_subscription_get_actual_qos+0x1c>
 80131b0:	6841      	ldr	r1, [r0, #4]
 80131b2:	2250      	movs	r2, #80	@ 0x50
 80131b4:	3128      	adds	r1, #40	@ 0x28
 80131b6:	4618      	mov	r0, r3
 80131b8:	f003 f90b 	bl	80163d2 <memcpy>
 80131bc:	2000      	movs	r0, #0
 80131be:	bd08      	pop	{r3, pc}
 80131c0:	200b      	movs	r0, #11
 80131c2:	4770      	bx	lr
 80131c4:	200b      	movs	r0, #11
 80131c6:	bd08      	pop	{r3, pc}

080131c8 <rmw_destroy_subscription>:
 80131c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131ca:	b128      	cbz	r0, 80131d8 <rmw_destroy_subscription+0x10>
 80131cc:	4604      	mov	r4, r0
 80131ce:	6800      	ldr	r0, [r0, #0]
 80131d0:	460d      	mov	r5, r1
 80131d2:	f7f8 fed7 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 80131d6:	b910      	cbnz	r0, 80131de <rmw_destroy_subscription+0x16>
 80131d8:	2401      	movs	r4, #1
 80131da:	4620      	mov	r0, r4
 80131dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80131de:	6863      	ldr	r3, [r4, #4]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d0f9      	beq.n	80131d8 <rmw_destroy_subscription+0x10>
 80131e4:	2d00      	cmp	r5, #0
 80131e6:	d0f7      	beq.n	80131d8 <rmw_destroy_subscription+0x10>
 80131e8:	6828      	ldr	r0, [r5, #0]
 80131ea:	f7f8 fecb 	bl	800bf84 <is_uxrce_rmw_identifier_valid>
 80131ee:	2800      	cmp	r0, #0
 80131f0:	d0f2      	beq.n	80131d8 <rmw_destroy_subscription+0x10>
 80131f2:	686c      	ldr	r4, [r5, #4]
 80131f4:	2c00      	cmp	r4, #0
 80131f6:	d0ef      	beq.n	80131d8 <rmw_destroy_subscription+0x10>
 80131f8:	6a26      	ldr	r6, [r4, #32]
 80131fa:	6962      	ldr	r2, [r4, #20]
 80131fc:	6930      	ldr	r0, [r6, #16]
 80131fe:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8013202:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8013206:	6819      	ldr	r1, [r3, #0]
 8013208:	f001 fa34 	bl	8014674 <uxr_buffer_cancel_data>
 801320c:	4602      	mov	r2, r0
 801320e:	6930      	ldr	r0, [r6, #16]
 8013210:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8013214:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8013218:	f7f8 fe34 	bl	800be84 <run_xrce_session>
 801321c:	69e0      	ldr	r0, [r4, #28]
 801321e:	f7ff fc15 	bl	8012a4c <destroy_topic>
 8013222:	6a23      	ldr	r3, [r4, #32]
 8013224:	6962      	ldr	r2, [r4, #20]
 8013226:	6918      	ldr	r0, [r3, #16]
 8013228:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801322c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8013230:	6819      	ldr	r1, [r3, #0]
 8013232:	f7f8 ff7d 	bl	800c130 <uxr_buffer_delete_entity>
 8013236:	6a23      	ldr	r3, [r4, #32]
 8013238:	6922      	ldr	r2, [r4, #16]
 801323a:	691b      	ldr	r3, [r3, #16]
 801323c:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 8013240:	4604      	mov	r4, r0
 8013242:	6809      	ldr	r1, [r1, #0]
 8013244:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8013248:	f7f8 ff72 	bl	800c130 <uxr_buffer_delete_entity>
 801324c:	6937      	ldr	r7, [r6, #16]
 801324e:	4622      	mov	r2, r4
 8013250:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8013254:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 8013258:	4604      	mov	r4, r0
 801325a:	4638      	mov	r0, r7
 801325c:	f7f8 fe12 	bl	800be84 <run_xrce_session>
 8013260:	6936      	ldr	r6, [r6, #16]
 8013262:	4622      	mov	r2, r4
 8013264:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 8013268:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 801326c:	4604      	mov	r4, r0
 801326e:	4630      	mov	r0, r6
 8013270:	f7f8 fe08 	bl	800be84 <run_xrce_session>
 8013274:	b12c      	cbz	r4, 8013282 <rmw_destroy_subscription+0xba>
 8013276:	b120      	cbz	r0, 8013282 <rmw_destroy_subscription+0xba>
 8013278:	2400      	movs	r4, #0
 801327a:	4628      	mov	r0, r5
 801327c:	f7f8 fcbe 	bl	800bbfc <rmw_uxrce_fini_subscription_memory>
 8013280:	e7ab      	b.n	80131da <rmw_destroy_subscription+0x12>
 8013282:	2402      	movs	r4, #2
 8013284:	e7f9      	b.n	801327a <rmw_destroy_subscription+0xb2>
 8013286:	bf00      	nop

08013288 <rmw_take_with_info>:
 8013288:	b5f0      	push	{r4, r5, r6, r7, lr}
 801328a:	4604      	mov	r4, r0
 801328c:	6800      	ldr	r0, [r0, #0]
 801328e:	b089      	sub	sp, #36	@ 0x24
 8013290:	460f      	mov	r7, r1
 8013292:	4615      	mov	r5, r2
 8013294:	b128      	cbz	r0, 80132a2 <rmw_take_with_info+0x1a>
 8013296:	4b24      	ldr	r3, [pc, #144]	@ (8013328 <rmw_take_with_info+0xa0>)
 8013298:	6819      	ldr	r1, [r3, #0]
 801329a:	f7ec ffa1 	bl	80001e0 <strcmp>
 801329e:	2800      	cmp	r0, #0
 80132a0:	d13e      	bne.n	8013320 <rmw_take_with_info+0x98>
 80132a2:	b305      	cbz	r5, 80132e6 <rmw_take_with_info+0x5e>
 80132a4:	6864      	ldr	r4, [r4, #4]
 80132a6:	2300      	movs	r3, #0
 80132a8:	702b      	strb	r3, [r5, #0]
 80132aa:	f7f8 fd6d 	bl	800bd88 <rmw_uxrce_clean_expired_static_input_buffer>
 80132ae:	4620      	mov	r0, r4
 80132b0:	f7f8 fd42 	bl	800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>
 80132b4:	4606      	mov	r6, r0
 80132b6:	b1f0      	cbz	r0, 80132f6 <rmw_take_with_info+0x6e>
 80132b8:	6881      	ldr	r1, [r0, #8]
 80132ba:	4668      	mov	r0, sp
 80132bc:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80132c0:	3110      	adds	r1, #16
 80132c2:	f7f6 ffed 	bl	800a2a0 <ucdr_init_buffer>
 80132c6:	69a3      	ldr	r3, [r4, #24]
 80132c8:	4639      	mov	r1, r7
 80132ca:	68db      	ldr	r3, [r3, #12]
 80132cc:	4668      	mov	r0, sp
 80132ce:	4798      	blx	r3
 80132d0:	4631      	mov	r1, r6
 80132d2:	4604      	mov	r4, r0
 80132d4:	4815      	ldr	r0, [pc, #84]	@ (801332c <rmw_take_with_info+0xa4>)
 80132d6:	f7ff f8ab 	bl	8012430 <put_memory>
 80132da:	702c      	strb	r4, [r5, #0]
 80132dc:	f084 0001 	eor.w	r0, r4, #1
 80132e0:	b2c0      	uxtb	r0, r0
 80132e2:	b009      	add	sp, #36	@ 0x24
 80132e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80132e6:	6864      	ldr	r4, [r4, #4]
 80132e8:	f7f8 fd4e 	bl	800bd88 <rmw_uxrce_clean_expired_static_input_buffer>
 80132ec:	4620      	mov	r0, r4
 80132ee:	f7f8 fd23 	bl	800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>
 80132f2:	4605      	mov	r5, r0
 80132f4:	b910      	cbnz	r0, 80132fc <rmw_take_with_info+0x74>
 80132f6:	2001      	movs	r0, #1
 80132f8:	b009      	add	sp, #36	@ 0x24
 80132fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80132fc:	68a9      	ldr	r1, [r5, #8]
 80132fe:	4668      	mov	r0, sp
 8013300:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 8013304:	3110      	adds	r1, #16
 8013306:	f7f6 ffcb 	bl	800a2a0 <ucdr_init_buffer>
 801330a:	69a3      	ldr	r3, [r4, #24]
 801330c:	4639      	mov	r1, r7
 801330e:	68db      	ldr	r3, [r3, #12]
 8013310:	4668      	mov	r0, sp
 8013312:	4798      	blx	r3
 8013314:	4629      	mov	r1, r5
 8013316:	4604      	mov	r4, r0
 8013318:	4804      	ldr	r0, [pc, #16]	@ (801332c <rmw_take_with_info+0xa4>)
 801331a:	f7ff f889 	bl	8012430 <put_memory>
 801331e:	e7dd      	b.n	80132dc <rmw_take_with_info+0x54>
 8013320:	200c      	movs	r0, #12
 8013322:	b009      	add	sp, #36	@ 0x24
 8013324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013326:	bf00      	nop
 8013328:	08017d04 	.word	0x08017d04
 801332c:	2000db8c 	.word	0x2000db8c

08013330 <rmw_uxrce_transport_init>:
 8013330:	b508      	push	{r3, lr}
 8013332:	b108      	cbz	r0, 8013338 <rmw_uxrce_transport_init+0x8>
 8013334:	f100 0210 	add.w	r2, r0, #16
 8013338:	b139      	cbz	r1, 801334a <rmw_uxrce_transport_init+0x1a>
 801333a:	6949      	ldr	r1, [r1, #20]
 801333c:	4610      	mov	r0, r2
 801333e:	f000 fbdf 	bl	8013b00 <uxr_init_custom_transport>
 8013342:	f080 0001 	eor.w	r0, r0, #1
 8013346:	b2c0      	uxtb	r0, r0
 8013348:	bd08      	pop	{r3, pc}
 801334a:	4b04      	ldr	r3, [pc, #16]	@ (801335c <rmw_uxrce_transport_init+0x2c>)
 801334c:	4610      	mov	r0, r2
 801334e:	6859      	ldr	r1, [r3, #4]
 8013350:	f000 fbd6 	bl	8013b00 <uxr_init_custom_transport>
 8013354:	f080 0001 	eor.w	r0, r0, #1
 8013358:	b2c0      	uxtb	r0, r0
 801335a:	bd08      	pop	{r3, pc}
 801335c:	20009264 	.word	0x20009264

08013360 <rmw_wait>:
 8013360:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013364:	b089      	sub	sp, #36	@ 0x24
 8013366:	4605      	mov	r5, r0
 8013368:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 801336a:	460e      	mov	r6, r1
 801336c:	4698      	mov	r8, r3
 801336e:	4691      	mov	r9, r2
 8013370:	2a00      	cmp	r2, #0
 8013372:	f000 810a 	beq.w	801358a <rmw_wait+0x22a>
 8013376:	b16c      	cbz	r4, 8013394 <rmw_wait+0x34>
 8013378:	4bae      	ldr	r3, [pc, #696]	@ (8013634 <rmw_wait+0x2d4>)
 801337a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801337c:	af04      	add	r7, sp, #16
 801337e:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 8013382:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013386:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801338a:	f7fe fe75 	bl	8012078 <rmw_time_equal>
 801338e:	2800      	cmp	r0, #0
 8013390:	f000 8127 	beq.w	80135e2 <rmw_wait+0x282>
 8013394:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8013398:	f7f8 fcf6 	bl	800bd88 <rmw_uxrce_clean_expired_static_input_buffer>
 801339c:	4ba6      	ldr	r3, [pc, #664]	@ (8013638 <rmw_wait+0x2d8>)
 801339e:	681c      	ldr	r4, [r3, #0]
 80133a0:	b14c      	cbz	r4, 80133b6 <rmw_wait+0x56>
 80133a2:	4623      	mov	r3, r4
 80133a4:	2100      	movs	r1, #0
 80133a6:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 80133aa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80133ae:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d1f7      	bne.n	80133a6 <rmw_wait+0x46>
 80133b6:	f1b9 0f00 	cmp.w	r9, #0
 80133ba:	d011      	beq.n	80133e0 <rmw_wait+0x80>
 80133bc:	f8d9 1000 	ldr.w	r1, [r9]
 80133c0:	b171      	cbz	r1, 80133e0 <rmw_wait+0x80>
 80133c2:	f8d9 c004 	ldr.w	ip, [r9, #4]
 80133c6:	2300      	movs	r3, #0
 80133c8:	2001      	movs	r0, #1
 80133ca:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80133ce:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80133d0:	6912      	ldr	r2, [r2, #16]
 80133d2:	3301      	adds	r3, #1
 80133d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80133d8:	4299      	cmp	r1, r3
 80133da:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80133de:	d1f4      	bne.n	80133ca <rmw_wait+0x6a>
 80133e0:	f1b8 0f00 	cmp.w	r8, #0
 80133e4:	d011      	beq.n	801340a <rmw_wait+0xaa>
 80133e6:	f8d8 1000 	ldr.w	r1, [r8]
 80133ea:	b171      	cbz	r1, 801340a <rmw_wait+0xaa>
 80133ec:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80133f0:	2300      	movs	r3, #0
 80133f2:	2001      	movs	r0, #1
 80133f4:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80133f8:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80133fa:	6912      	ldr	r2, [r2, #16]
 80133fc:	3301      	adds	r3, #1
 80133fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8013402:	4299      	cmp	r1, r3
 8013404:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8013408:	d1f4      	bne.n	80133f4 <rmw_wait+0x94>
 801340a:	b185      	cbz	r5, 801342e <rmw_wait+0xce>
 801340c:	6829      	ldr	r1, [r5, #0]
 801340e:	b171      	cbz	r1, 801342e <rmw_wait+0xce>
 8013410:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8013414:	2300      	movs	r3, #0
 8013416:	2001      	movs	r0, #1
 8013418:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801341c:	6a12      	ldr	r2, [r2, #32]
 801341e:	6912      	ldr	r2, [r2, #16]
 8013420:	3301      	adds	r3, #1
 8013422:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8013426:	4299      	cmp	r1, r3
 8013428:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801342c:	d1f4      	bne.n	8013418 <rmw_wait+0xb8>
 801342e:	b34c      	cbz	r4, 8013484 <rmw_wait+0x124>
 8013430:	4622      	mov	r2, r4
 8013432:	2300      	movs	r3, #0
 8013434:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8013438:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 801343c:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8013440:	440b      	add	r3, r1
 8013442:	b2db      	uxtb	r3, r3
 8013444:	2a00      	cmp	r2, #0
 8013446:	d1f5      	bne.n	8013434 <rmw_wait+0xd4>
 8013448:	2b00      	cmp	r3, #0
 801344a:	f000 8084 	beq.w	8013556 <rmw_wait+0x1f6>
 801344e:	1c7a      	adds	r2, r7, #1
 8013450:	d00d      	beq.n	801346e <rmw_wait+0x10e>
 8013452:	ee07 7a90 	vmov	s15, r7
 8013456:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801345a:	ee07 3a90 	vmov	s15, r3
 801345e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013466:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801346a:	ee17 7a90 	vmov	r7, s15
 801346e:	68a0      	ldr	r0, [r4, #8]
 8013470:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8013474:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8013478:	2b00      	cmp	r3, #0
 801347a:	f040 8090 	bne.w	801359e <rmw_wait+0x23e>
 801347e:	6864      	ldr	r4, [r4, #4]
 8013480:	2c00      	cmp	r4, #0
 8013482:	d1f4      	bne.n	801346e <rmw_wait+0x10e>
 8013484:	f1b9 0f00 	cmp.w	r9, #0
 8013488:	f000 80bc 	beq.w	8013604 <rmw_wait+0x2a4>
 801348c:	f8d9 7000 	ldr.w	r7, [r9]
 8013490:	2f00      	cmp	r7, #0
 8013492:	f000 808e 	beq.w	80135b2 <rmw_wait+0x252>
 8013496:	2400      	movs	r4, #0
 8013498:	4627      	mov	r7, r4
 801349a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801349e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80134a2:	f7f8 fc49 	bl	800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>
 80134a6:	2800      	cmp	r0, #0
 80134a8:	d05f      	beq.n	801356a <rmw_wait+0x20a>
 80134aa:	f8d9 3000 	ldr.w	r3, [r9]
 80134ae:	3401      	adds	r4, #1
 80134b0:	42a3      	cmp	r3, r4
 80134b2:	f04f 0701 	mov.w	r7, #1
 80134b6:	d8f0      	bhi.n	801349a <rmw_wait+0x13a>
 80134b8:	f1b8 0f00 	cmp.w	r8, #0
 80134bc:	d012      	beq.n	80134e4 <rmw_wait+0x184>
 80134be:	f8d8 3000 	ldr.w	r3, [r8]
 80134c2:	b17b      	cbz	r3, 80134e4 <rmw_wait+0x184>
 80134c4:	2400      	movs	r4, #0
 80134c6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80134ca:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80134ce:	f7f8 fc33 	bl	800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>
 80134d2:	2800      	cmp	r0, #0
 80134d4:	d051      	beq.n	801357a <rmw_wait+0x21a>
 80134d6:	f8d8 3000 	ldr.w	r3, [r8]
 80134da:	3401      	adds	r4, #1
 80134dc:	42a3      	cmp	r3, r4
 80134de:	f04f 0701 	mov.w	r7, #1
 80134e2:	d8f0      	bhi.n	80134c6 <rmw_wait+0x166>
 80134e4:	b1dd      	cbz	r5, 801351e <rmw_wait+0x1be>
 80134e6:	682b      	ldr	r3, [r5, #0]
 80134e8:	b1cb      	cbz	r3, 801351e <rmw_wait+0x1be>
 80134ea:	2400      	movs	r4, #0
 80134ec:	686b      	ldr	r3, [r5, #4]
 80134ee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80134f2:	f7f8 fc21 	bl	800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>
 80134f6:	b158      	cbz	r0, 8013510 <rmw_wait+0x1b0>
 80134f8:	682b      	ldr	r3, [r5, #0]
 80134fa:	3401      	adds	r4, #1
 80134fc:	42a3      	cmp	r3, r4
 80134fe:	d969      	bls.n	80135d4 <rmw_wait+0x274>
 8013500:	686b      	ldr	r3, [r5, #4]
 8013502:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013506:	2701      	movs	r7, #1
 8013508:	f7f8 fc16 	bl	800bd38 <rmw_uxrce_find_static_input_buffer_by_owner>
 801350c:	2800      	cmp	r0, #0
 801350e:	d1f3      	bne.n	80134f8 <rmw_wait+0x198>
 8013510:	e9d5 3200 	ldrd	r3, r2, [r5]
 8013514:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8013518:	3401      	adds	r4, #1
 801351a:	42a3      	cmp	r3, r4
 801351c:	d8e6      	bhi.n	80134ec <rmw_wait+0x18c>
 801351e:	b1a6      	cbz	r6, 801354a <rmw_wait+0x1ea>
 8013520:	6834      	ldr	r4, [r6, #0]
 8013522:	b194      	cbz	r4, 801354a <rmw_wait+0x1ea>
 8013524:	2300      	movs	r3, #0
 8013526:	461d      	mov	r5, r3
 8013528:	e004      	b.n	8013534 <rmw_wait+0x1d4>
 801352a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801352e:	3301      	adds	r3, #1
 8013530:	42a3      	cmp	r3, r4
 8013532:	d00a      	beq.n	801354a <rmw_wait+0x1ea>
 8013534:	6870      	ldr	r0, [r6, #4]
 8013536:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801353a:	7c0a      	ldrb	r2, [r1, #16]
 801353c:	2a00      	cmp	r2, #0
 801353e:	d0f4      	beq.n	801352a <rmw_wait+0x1ca>
 8013540:	3301      	adds	r3, #1
 8013542:	42a3      	cmp	r3, r4
 8013544:	740d      	strb	r5, [r1, #16]
 8013546:	4617      	mov	r7, r2
 8013548:	d1f4      	bne.n	8013534 <rmw_wait+0x1d4>
 801354a:	2f00      	cmp	r7, #0
 801354c:	d03e      	beq.n	80135cc <rmw_wait+0x26c>
 801354e:	2000      	movs	r0, #0
 8013550:	b009      	add	sp, #36	@ 0x24
 8013552:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013556:	68a0      	ldr	r0, [r4, #8]
 8013558:	2100      	movs	r1, #0
 801355a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801355e:	f7f9 fcbd 	bl	800cedc <uxr_run_session_timeout>
 8013562:	6864      	ldr	r4, [r4, #4]
 8013564:	2c00      	cmp	r4, #0
 8013566:	d1f6      	bne.n	8013556 <rmw_wait+0x1f6>
 8013568:	e78c      	b.n	8013484 <rmw_wait+0x124>
 801356a:	e9d9 3200 	ldrd	r3, r2, [r9]
 801356e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8013572:	3401      	adds	r4, #1
 8013574:	42a3      	cmp	r3, r4
 8013576:	d890      	bhi.n	801349a <rmw_wait+0x13a>
 8013578:	e79e      	b.n	80134b8 <rmw_wait+0x158>
 801357a:	e9d8 3200 	ldrd	r3, r2, [r8]
 801357e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8013582:	3401      	adds	r4, #1
 8013584:	429c      	cmp	r4, r3
 8013586:	d39e      	bcc.n	80134c6 <rmw_wait+0x166>
 8013588:	e7ac      	b.n	80134e4 <rmw_wait+0x184>
 801358a:	2b00      	cmp	r3, #0
 801358c:	f47f aef3 	bne.w	8013376 <rmw_wait+0x16>
 8013590:	2800      	cmp	r0, #0
 8013592:	f47f aef0 	bne.w	8013376 <rmw_wait+0x16>
 8013596:	2900      	cmp	r1, #0
 8013598:	f47f aeed 	bne.w	8013376 <rmw_wait+0x16>
 801359c:	e7d7      	b.n	801354e <rmw_wait+0x1ee>
 801359e:	4639      	mov	r1, r7
 80135a0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80135a4:	f7f9 fcb4 	bl	800cf10 <uxr_run_session_until_data>
 80135a8:	6864      	ldr	r4, [r4, #4]
 80135aa:	2c00      	cmp	r4, #0
 80135ac:	f47f af5f 	bne.w	801346e <rmw_wait+0x10e>
 80135b0:	e768      	b.n	8013484 <rmw_wait+0x124>
 80135b2:	f1b8 0f00 	cmp.w	r8, #0
 80135b6:	d032      	beq.n	801361e <rmw_wait+0x2be>
 80135b8:	f8d8 3000 	ldr.w	r3, [r8]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d181      	bne.n	80134c4 <rmw_wait+0x164>
 80135c0:	461f      	mov	r7, r3
 80135c2:	2d00      	cmp	r5, #0
 80135c4:	d18f      	bne.n	80134e6 <rmw_wait+0x186>
 80135c6:	462f      	mov	r7, r5
 80135c8:	2e00      	cmp	r6, #0
 80135ca:	d1a9      	bne.n	8013520 <rmw_wait+0x1c0>
 80135cc:	2002      	movs	r0, #2
 80135ce:	b009      	add	sp, #36	@ 0x24
 80135d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80135d4:	2e00      	cmp	r6, #0
 80135d6:	d0ba      	beq.n	801354e <rmw_wait+0x1ee>
 80135d8:	6834      	ldr	r4, [r6, #0]
 80135da:	2701      	movs	r7, #1
 80135dc:	2c00      	cmp	r4, #0
 80135de:	d1a1      	bne.n	8013524 <rmw_wait+0x1c4>
 80135e0:	e7b5      	b.n	801354e <rmw_wait+0x1ee>
 80135e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80135e6:	f7fe fd9b 	bl	8012120 <rmw_time_total_nsec>
 80135ea:	2300      	movs	r3, #0
 80135ec:	4a13      	ldr	r2, [pc, #76]	@ (801363c <rmw_wait+0x2dc>)
 80135ee:	f7ed fb4d 	bl	8000c8c <__aeabi_uldivmod>
 80135f2:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 80135f6:	f171 0300 	sbcs.w	r3, r1, #0
 80135fa:	4607      	mov	r7, r0
 80135fc:	bfa8      	it	ge
 80135fe:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 8013602:	e6c9      	b.n	8013398 <rmw_wait+0x38>
 8013604:	f1b8 0f00 	cmp.w	r8, #0
 8013608:	d009      	beq.n	801361e <rmw_wait+0x2be>
 801360a:	f8d8 3000 	ldr.w	r3, [r8]
 801360e:	464f      	mov	r7, r9
 8013610:	2b00      	cmp	r3, #0
 8013612:	f47f af57 	bne.w	80134c4 <rmw_wait+0x164>
 8013616:	2d00      	cmp	r5, #0
 8013618:	f47f af65 	bne.w	80134e6 <rmw_wait+0x186>
 801361c:	e7d3      	b.n	80135c6 <rmw_wait+0x266>
 801361e:	b17d      	cbz	r5, 8013640 <rmw_wait+0x2e0>
 8013620:	682b      	ldr	r3, [r5, #0]
 8013622:	4647      	mov	r7, r8
 8013624:	2b00      	cmp	r3, #0
 8013626:	f47f af60 	bne.w	80134ea <rmw_wait+0x18a>
 801362a:	2e00      	cmp	r6, #0
 801362c:	f47f af78 	bne.w	8013520 <rmw_wait+0x1c0>
 8013630:	e7cc      	b.n	80135cc <rmw_wait+0x26c>
 8013632:	bf00      	nop
 8013634:	08017238 	.word	0x08017238
 8013638:	2000db7c 	.word	0x2000db7c
 801363c:	000f4240 	.word	0x000f4240
 8013640:	2e00      	cmp	r6, #0
 8013642:	d0c3      	beq.n	80135cc <rmw_wait+0x26c>
 8013644:	6834      	ldr	r4, [r6, #0]
 8013646:	462f      	mov	r7, r5
 8013648:	2c00      	cmp	r4, #0
 801364a:	f47f af6b 	bne.w	8013524 <rmw_wait+0x1c4>
 801364e:	e7bd      	b.n	80135cc <rmw_wait+0x26c>

08013650 <rmw_create_wait_set>:
 8013650:	b508      	push	{r3, lr}
 8013652:	4803      	ldr	r0, [pc, #12]	@ (8013660 <rmw_create_wait_set+0x10>)
 8013654:	f7fe fedc 	bl	8012410 <get_memory>
 8013658:	b108      	cbz	r0, 801365e <rmw_create_wait_set+0xe>
 801365a:	6880      	ldr	r0, [r0, #8]
 801365c:	3010      	adds	r0, #16
 801365e:	bd08      	pop	{r3, pc}
 8013660:	2000dbbc 	.word	0x2000dbbc

08013664 <rmw_destroy_wait_set>:
 8013664:	b508      	push	{r3, lr}
 8013666:	4b08      	ldr	r3, [pc, #32]	@ (8013688 <rmw_destroy_wait_set+0x24>)
 8013668:	6819      	ldr	r1, [r3, #0]
 801366a:	b911      	cbnz	r1, 8013672 <rmw_destroy_wait_set+0xe>
 801366c:	e00a      	b.n	8013684 <rmw_destroy_wait_set+0x20>
 801366e:	6849      	ldr	r1, [r1, #4]
 8013670:	b141      	cbz	r1, 8013684 <rmw_destroy_wait_set+0x20>
 8013672:	688b      	ldr	r3, [r1, #8]
 8013674:	3310      	adds	r3, #16
 8013676:	4298      	cmp	r0, r3
 8013678:	d1f9      	bne.n	801366e <rmw_destroy_wait_set+0xa>
 801367a:	4803      	ldr	r0, [pc, #12]	@ (8013688 <rmw_destroy_wait_set+0x24>)
 801367c:	f7fe fed8 	bl	8012430 <put_memory>
 8013680:	2000      	movs	r0, #0
 8013682:	bd08      	pop	{r3, pc}
 8013684:	2001      	movs	r0, #1
 8013686:	bd08      	pop	{r3, pc}
 8013688:	2000dbbc 	.word	0x2000dbbc

0801368c <rmw_uros_epoch_nanos>:
 801368c:	4b05      	ldr	r3, [pc, #20]	@ (80136a4 <rmw_uros_epoch_nanos+0x18>)
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	b123      	cbz	r3, 801369c <rmw_uros_epoch_nanos+0x10>
 8013692:	6898      	ldr	r0, [r3, #8]
 8013694:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8013698:	f7f9 b890 	b.w	800c7bc <uxr_epoch_nanos>
 801369c:	2000      	movs	r0, #0
 801369e:	2100      	movs	r1, #0
 80136a0:	4770      	bx	lr
 80136a2:	bf00      	nop
 80136a4:	2000db7c 	.word	0x2000db7c

080136a8 <std_msgs__msg__Int16__init>:
 80136a8:	3800      	subs	r0, #0
 80136aa:	bf18      	it	ne
 80136ac:	2001      	movne	r0, #1
 80136ae:	4770      	bx	lr

080136b0 <std_msgs__msg__Int16__fini>:
 80136b0:	4770      	bx	lr
 80136b2:	bf00      	nop

080136b4 <ucdr_serialize_endian_array_char>:
 80136b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136b8:	4619      	mov	r1, r3
 80136ba:	461f      	mov	r7, r3
 80136bc:	4605      	mov	r5, r0
 80136be:	4690      	mov	r8, r2
 80136c0:	f7f6 fd9a 	bl	800a1f8 <ucdr_check_buffer_available_for>
 80136c4:	b9e0      	cbnz	r0, 8013700 <ucdr_serialize_endian_array_char+0x4c>
 80136c6:	463e      	mov	r6, r7
 80136c8:	e009      	b.n	80136de <ucdr_serialize_endian_array_char+0x2a>
 80136ca:	68a8      	ldr	r0, [r5, #8]
 80136cc:	f002 fe81 	bl	80163d2 <memcpy>
 80136d0:	68ab      	ldr	r3, [r5, #8]
 80136d2:	6928      	ldr	r0, [r5, #16]
 80136d4:	4423      	add	r3, r4
 80136d6:	4420      	add	r0, r4
 80136d8:	1b36      	subs	r6, r6, r4
 80136da:	60ab      	str	r3, [r5, #8]
 80136dc:	6128      	str	r0, [r5, #16]
 80136de:	4631      	mov	r1, r6
 80136e0:	2201      	movs	r2, #1
 80136e2:	4628      	mov	r0, r5
 80136e4:	f7f6 fe10 	bl	800a308 <ucdr_check_final_buffer_behavior_array>
 80136e8:	1bb9      	subs	r1, r7, r6
 80136ea:	4441      	add	r1, r8
 80136ec:	4604      	mov	r4, r0
 80136ee:	4602      	mov	r2, r0
 80136f0:	2800      	cmp	r0, #0
 80136f2:	d1ea      	bne.n	80136ca <ucdr_serialize_endian_array_char+0x16>
 80136f4:	2301      	movs	r3, #1
 80136f6:	7da8      	ldrb	r0, [r5, #22]
 80136f8:	756b      	strb	r3, [r5, #21]
 80136fa:	4058      	eors	r0, r3
 80136fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013700:	463a      	mov	r2, r7
 8013702:	68a8      	ldr	r0, [r5, #8]
 8013704:	4641      	mov	r1, r8
 8013706:	f002 fe64 	bl	80163d2 <memcpy>
 801370a:	68aa      	ldr	r2, [r5, #8]
 801370c:	692b      	ldr	r3, [r5, #16]
 801370e:	443a      	add	r2, r7
 8013710:	443b      	add	r3, r7
 8013712:	60aa      	str	r2, [r5, #8]
 8013714:	612b      	str	r3, [r5, #16]
 8013716:	e7ed      	b.n	80136f4 <ucdr_serialize_endian_array_char+0x40>

08013718 <ucdr_deserialize_endian_array_char>:
 8013718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801371c:	4619      	mov	r1, r3
 801371e:	461f      	mov	r7, r3
 8013720:	4605      	mov	r5, r0
 8013722:	4690      	mov	r8, r2
 8013724:	f7f6 fd68 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8013728:	b9e0      	cbnz	r0, 8013764 <ucdr_deserialize_endian_array_char+0x4c>
 801372a:	463e      	mov	r6, r7
 801372c:	e009      	b.n	8013742 <ucdr_deserialize_endian_array_char+0x2a>
 801372e:	68a9      	ldr	r1, [r5, #8]
 8013730:	f002 fe4f 	bl	80163d2 <memcpy>
 8013734:	68ab      	ldr	r3, [r5, #8]
 8013736:	6928      	ldr	r0, [r5, #16]
 8013738:	4423      	add	r3, r4
 801373a:	4420      	add	r0, r4
 801373c:	1b36      	subs	r6, r6, r4
 801373e:	60ab      	str	r3, [r5, #8]
 8013740:	6128      	str	r0, [r5, #16]
 8013742:	2201      	movs	r2, #1
 8013744:	4631      	mov	r1, r6
 8013746:	4628      	mov	r0, r5
 8013748:	f7f6 fdde 	bl	800a308 <ucdr_check_final_buffer_behavior_array>
 801374c:	4604      	mov	r4, r0
 801374e:	1bb8      	subs	r0, r7, r6
 8013750:	4440      	add	r0, r8
 8013752:	4622      	mov	r2, r4
 8013754:	2c00      	cmp	r4, #0
 8013756:	d1ea      	bne.n	801372e <ucdr_deserialize_endian_array_char+0x16>
 8013758:	2301      	movs	r3, #1
 801375a:	7da8      	ldrb	r0, [r5, #22]
 801375c:	756b      	strb	r3, [r5, #21]
 801375e:	4058      	eors	r0, r3
 8013760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013764:	463a      	mov	r2, r7
 8013766:	68a9      	ldr	r1, [r5, #8]
 8013768:	4640      	mov	r0, r8
 801376a:	f002 fe32 	bl	80163d2 <memcpy>
 801376e:	68aa      	ldr	r2, [r5, #8]
 8013770:	692b      	ldr	r3, [r5, #16]
 8013772:	443a      	add	r2, r7
 8013774:	443b      	add	r3, r7
 8013776:	60aa      	str	r2, [r5, #8]
 8013778:	612b      	str	r3, [r5, #16]
 801377a:	e7ed      	b.n	8013758 <ucdr_deserialize_endian_array_char+0x40>

0801377c <ucdr_serialize_array_uint8_t>:
 801377c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013780:	4688      	mov	r8, r1
 8013782:	4611      	mov	r1, r2
 8013784:	4617      	mov	r7, r2
 8013786:	4605      	mov	r5, r0
 8013788:	f7f6 fd36 	bl	800a1f8 <ucdr_check_buffer_available_for>
 801378c:	b9e0      	cbnz	r0, 80137c8 <ucdr_serialize_array_uint8_t+0x4c>
 801378e:	463e      	mov	r6, r7
 8013790:	e009      	b.n	80137a6 <ucdr_serialize_array_uint8_t+0x2a>
 8013792:	68a8      	ldr	r0, [r5, #8]
 8013794:	f002 fe1d 	bl	80163d2 <memcpy>
 8013798:	68aa      	ldr	r2, [r5, #8]
 801379a:	692b      	ldr	r3, [r5, #16]
 801379c:	4422      	add	r2, r4
 801379e:	4423      	add	r3, r4
 80137a0:	1b36      	subs	r6, r6, r4
 80137a2:	60aa      	str	r2, [r5, #8]
 80137a4:	612b      	str	r3, [r5, #16]
 80137a6:	4631      	mov	r1, r6
 80137a8:	2201      	movs	r2, #1
 80137aa:	4628      	mov	r0, r5
 80137ac:	f7f6 fdac 	bl	800a308 <ucdr_check_final_buffer_behavior_array>
 80137b0:	1bb9      	subs	r1, r7, r6
 80137b2:	4441      	add	r1, r8
 80137b4:	4604      	mov	r4, r0
 80137b6:	4602      	mov	r2, r0
 80137b8:	2800      	cmp	r0, #0
 80137ba:	d1ea      	bne.n	8013792 <ucdr_serialize_array_uint8_t+0x16>
 80137bc:	2301      	movs	r3, #1
 80137be:	7da8      	ldrb	r0, [r5, #22]
 80137c0:	756b      	strb	r3, [r5, #21]
 80137c2:	4058      	eors	r0, r3
 80137c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137c8:	463a      	mov	r2, r7
 80137ca:	68a8      	ldr	r0, [r5, #8]
 80137cc:	4641      	mov	r1, r8
 80137ce:	f002 fe00 	bl	80163d2 <memcpy>
 80137d2:	68aa      	ldr	r2, [r5, #8]
 80137d4:	692b      	ldr	r3, [r5, #16]
 80137d6:	443a      	add	r2, r7
 80137d8:	443b      	add	r3, r7
 80137da:	60aa      	str	r2, [r5, #8]
 80137dc:	612b      	str	r3, [r5, #16]
 80137de:	e7ed      	b.n	80137bc <ucdr_serialize_array_uint8_t+0x40>

080137e0 <ucdr_serialize_endian_array_uint8_t>:
 80137e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137e4:	4619      	mov	r1, r3
 80137e6:	461f      	mov	r7, r3
 80137e8:	4605      	mov	r5, r0
 80137ea:	4690      	mov	r8, r2
 80137ec:	f7f6 fd04 	bl	800a1f8 <ucdr_check_buffer_available_for>
 80137f0:	b9e0      	cbnz	r0, 801382c <ucdr_serialize_endian_array_uint8_t+0x4c>
 80137f2:	463e      	mov	r6, r7
 80137f4:	e009      	b.n	801380a <ucdr_serialize_endian_array_uint8_t+0x2a>
 80137f6:	68a8      	ldr	r0, [r5, #8]
 80137f8:	f002 fdeb 	bl	80163d2 <memcpy>
 80137fc:	68ab      	ldr	r3, [r5, #8]
 80137fe:	6928      	ldr	r0, [r5, #16]
 8013800:	4423      	add	r3, r4
 8013802:	4420      	add	r0, r4
 8013804:	1b36      	subs	r6, r6, r4
 8013806:	60ab      	str	r3, [r5, #8]
 8013808:	6128      	str	r0, [r5, #16]
 801380a:	4631      	mov	r1, r6
 801380c:	2201      	movs	r2, #1
 801380e:	4628      	mov	r0, r5
 8013810:	f7f6 fd7a 	bl	800a308 <ucdr_check_final_buffer_behavior_array>
 8013814:	1bb9      	subs	r1, r7, r6
 8013816:	4441      	add	r1, r8
 8013818:	4604      	mov	r4, r0
 801381a:	4602      	mov	r2, r0
 801381c:	2800      	cmp	r0, #0
 801381e:	d1ea      	bne.n	80137f6 <ucdr_serialize_endian_array_uint8_t+0x16>
 8013820:	2301      	movs	r3, #1
 8013822:	7da8      	ldrb	r0, [r5, #22]
 8013824:	756b      	strb	r3, [r5, #21]
 8013826:	4058      	eors	r0, r3
 8013828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801382c:	463a      	mov	r2, r7
 801382e:	68a8      	ldr	r0, [r5, #8]
 8013830:	4641      	mov	r1, r8
 8013832:	f002 fdce 	bl	80163d2 <memcpy>
 8013836:	68aa      	ldr	r2, [r5, #8]
 8013838:	692b      	ldr	r3, [r5, #16]
 801383a:	443a      	add	r2, r7
 801383c:	443b      	add	r3, r7
 801383e:	60aa      	str	r2, [r5, #8]
 8013840:	612b      	str	r3, [r5, #16]
 8013842:	e7ed      	b.n	8013820 <ucdr_serialize_endian_array_uint8_t+0x40>

08013844 <ucdr_deserialize_array_uint8_t>:
 8013844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013848:	4688      	mov	r8, r1
 801384a:	4611      	mov	r1, r2
 801384c:	4617      	mov	r7, r2
 801384e:	4605      	mov	r5, r0
 8013850:	f7f6 fcd2 	bl	800a1f8 <ucdr_check_buffer_available_for>
 8013854:	b9e0      	cbnz	r0, 8013890 <ucdr_deserialize_array_uint8_t+0x4c>
 8013856:	463e      	mov	r6, r7
 8013858:	e009      	b.n	801386e <ucdr_deserialize_array_uint8_t+0x2a>
 801385a:	68a9      	ldr	r1, [r5, #8]
 801385c:	f002 fdb9 	bl	80163d2 <memcpy>
 8013860:	68aa      	ldr	r2, [r5, #8]
 8013862:	692b      	ldr	r3, [r5, #16]
 8013864:	4422      	add	r2, r4
 8013866:	4423      	add	r3, r4
 8013868:	1b36      	subs	r6, r6, r4
 801386a:	60aa      	str	r2, [r5, #8]
 801386c:	612b      	str	r3, [r5, #16]
 801386e:	2201      	movs	r2, #1
 8013870:	4631      	mov	r1, r6
 8013872:	4628      	mov	r0, r5
 8013874:	f7f6 fd48 	bl	800a308 <ucdr_check_final_buffer_behavior_array>
 8013878:	4604      	mov	r4, r0
 801387a:	1bb8      	subs	r0, r7, r6
 801387c:	4440      	add	r0, r8
 801387e:	4622      	mov	r2, r4
 8013880:	2c00      	cmp	r4, #0
 8013882:	d1ea      	bne.n	801385a <ucdr_deserialize_array_uint8_t+0x16>
 8013884:	2301      	movs	r3, #1
 8013886:	7da8      	ldrb	r0, [r5, #22]
 8013888:	756b      	strb	r3, [r5, #21]
 801388a:	4058      	eors	r0, r3
 801388c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013890:	463a      	mov	r2, r7
 8013892:	68a9      	ldr	r1, [r5, #8]
 8013894:	4640      	mov	r0, r8
 8013896:	f002 fd9c 	bl	80163d2 <memcpy>
 801389a:	68aa      	ldr	r2, [r5, #8]
 801389c:	692b      	ldr	r3, [r5, #16]
 801389e:	443a      	add	r2, r7
 80138a0:	443b      	add	r3, r7
 80138a2:	60aa      	str	r2, [r5, #8]
 80138a4:	612b      	str	r3, [r5, #16]
 80138a6:	e7ed      	b.n	8013884 <ucdr_deserialize_array_uint8_t+0x40>

080138a8 <ucdr_deserialize_endian_array_uint8_t>:
 80138a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138ac:	4619      	mov	r1, r3
 80138ae:	461f      	mov	r7, r3
 80138b0:	4605      	mov	r5, r0
 80138b2:	4690      	mov	r8, r2
 80138b4:	f7f6 fca0 	bl	800a1f8 <ucdr_check_buffer_available_for>
 80138b8:	b9e0      	cbnz	r0, 80138f4 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 80138ba:	463e      	mov	r6, r7
 80138bc:	e009      	b.n	80138d2 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 80138be:	68a9      	ldr	r1, [r5, #8]
 80138c0:	f002 fd87 	bl	80163d2 <memcpy>
 80138c4:	68ab      	ldr	r3, [r5, #8]
 80138c6:	6928      	ldr	r0, [r5, #16]
 80138c8:	4423      	add	r3, r4
 80138ca:	4420      	add	r0, r4
 80138cc:	1b36      	subs	r6, r6, r4
 80138ce:	60ab      	str	r3, [r5, #8]
 80138d0:	6128      	str	r0, [r5, #16]
 80138d2:	2201      	movs	r2, #1
 80138d4:	4631      	mov	r1, r6
 80138d6:	4628      	mov	r0, r5
 80138d8:	f7f6 fd16 	bl	800a308 <ucdr_check_final_buffer_behavior_array>
 80138dc:	4604      	mov	r4, r0
 80138de:	1bb8      	subs	r0, r7, r6
 80138e0:	4440      	add	r0, r8
 80138e2:	4622      	mov	r2, r4
 80138e4:	2c00      	cmp	r4, #0
 80138e6:	d1ea      	bne.n	80138be <ucdr_deserialize_endian_array_uint8_t+0x16>
 80138e8:	2301      	movs	r3, #1
 80138ea:	7da8      	ldrb	r0, [r5, #22]
 80138ec:	756b      	strb	r3, [r5, #21]
 80138ee:	4058      	eors	r0, r3
 80138f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138f4:	463a      	mov	r2, r7
 80138f6:	68a9      	ldr	r1, [r5, #8]
 80138f8:	4640      	mov	r0, r8
 80138fa:	f002 fd6a 	bl	80163d2 <memcpy>
 80138fe:	68aa      	ldr	r2, [r5, #8]
 8013900:	692b      	ldr	r3, [r5, #16]
 8013902:	443a      	add	r2, r7
 8013904:	443b      	add	r3, r7
 8013906:	60aa      	str	r2, [r5, #8]
 8013908:	612b      	str	r3, [r5, #16]
 801390a:	e7ed      	b.n	80138e8 <ucdr_deserialize_endian_array_uint8_t+0x40>

0801390c <ucdr_serialize_sequence_char>:
 801390c:	b570      	push	{r4, r5, r6, lr}
 801390e:	4615      	mov	r5, r2
 8013910:	460e      	mov	r6, r1
 8013912:	7d01      	ldrb	r1, [r0, #20]
 8013914:	4604      	mov	r4, r0
 8013916:	f7f5 fe2f 	bl	8009578 <ucdr_serialize_endian_uint32_t>
 801391a:	b90d      	cbnz	r5, 8013920 <ucdr_serialize_sequence_char+0x14>
 801391c:	2001      	movs	r0, #1
 801391e:	bd70      	pop	{r4, r5, r6, pc}
 8013920:	7d21      	ldrb	r1, [r4, #20]
 8013922:	462b      	mov	r3, r5
 8013924:	4632      	mov	r2, r6
 8013926:	4620      	mov	r0, r4
 8013928:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801392c:	f7ff bec2 	b.w	80136b4 <ucdr_serialize_endian_array_char>

08013930 <ucdr_deserialize_sequence_char>:
 8013930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013934:	461d      	mov	r5, r3
 8013936:	4616      	mov	r6, r2
 8013938:	460f      	mov	r7, r1
 801393a:	461a      	mov	r2, r3
 801393c:	7d01      	ldrb	r1, [r0, #20]
 801393e:	4604      	mov	r4, r0
 8013940:	f7f5 ff42 	bl	80097c8 <ucdr_deserialize_endian_uint32_t>
 8013944:	682b      	ldr	r3, [r5, #0]
 8013946:	429e      	cmp	r6, r3
 8013948:	bf3c      	itt	cc
 801394a:	2201      	movcc	r2, #1
 801394c:	75a2      	strbcc	r2, [r4, #22]
 801394e:	b913      	cbnz	r3, 8013956 <ucdr_deserialize_sequence_char+0x26>
 8013950:	2001      	movs	r0, #1
 8013952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013956:	7d21      	ldrb	r1, [r4, #20]
 8013958:	463a      	mov	r2, r7
 801395a:	4620      	mov	r0, r4
 801395c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013960:	f7ff beda 	b.w	8013718 <ucdr_deserialize_endian_array_char>

08013964 <ucdr_serialize_sequence_uint8_t>:
 8013964:	b570      	push	{r4, r5, r6, lr}
 8013966:	4615      	mov	r5, r2
 8013968:	460e      	mov	r6, r1
 801396a:	7d01      	ldrb	r1, [r0, #20]
 801396c:	4604      	mov	r4, r0
 801396e:	f7f5 fe03 	bl	8009578 <ucdr_serialize_endian_uint32_t>
 8013972:	b90d      	cbnz	r5, 8013978 <ucdr_serialize_sequence_uint8_t+0x14>
 8013974:	2001      	movs	r0, #1
 8013976:	bd70      	pop	{r4, r5, r6, pc}
 8013978:	7d21      	ldrb	r1, [r4, #20]
 801397a:	462b      	mov	r3, r5
 801397c:	4632      	mov	r2, r6
 801397e:	4620      	mov	r0, r4
 8013980:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013984:	f7ff bf2c 	b.w	80137e0 <ucdr_serialize_endian_array_uint8_t>

08013988 <ucdr_deserialize_sequence_uint8_t>:
 8013988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801398c:	461d      	mov	r5, r3
 801398e:	4616      	mov	r6, r2
 8013990:	460f      	mov	r7, r1
 8013992:	461a      	mov	r2, r3
 8013994:	7d01      	ldrb	r1, [r0, #20]
 8013996:	4604      	mov	r4, r0
 8013998:	f7f5 ff16 	bl	80097c8 <ucdr_deserialize_endian_uint32_t>
 801399c:	682b      	ldr	r3, [r5, #0]
 801399e:	429e      	cmp	r6, r3
 80139a0:	bf3c      	itt	cc
 80139a2:	2201      	movcc	r2, #1
 80139a4:	75a2      	strbcc	r2, [r4, #22]
 80139a6:	b913      	cbnz	r3, 80139ae <ucdr_deserialize_sequence_uint8_t+0x26>
 80139a8:	2001      	movs	r0, #1
 80139aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139ae:	7d21      	ldrb	r1, [r4, #20]
 80139b0:	463a      	mov	r2, r7
 80139b2:	4620      	mov	r0, r4
 80139b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80139b8:	f7ff bf76 	b.w	80138a8 <ucdr_deserialize_endian_array_uint8_t>

080139bc <ucdr_serialize_string>:
 80139bc:	b510      	push	{r4, lr}
 80139be:	b082      	sub	sp, #8
 80139c0:	4604      	mov	r4, r0
 80139c2:	4608      	mov	r0, r1
 80139c4:	9101      	str	r1, [sp, #4]
 80139c6:	f7ec fc15 	bl	80001f4 <strlen>
 80139ca:	9901      	ldr	r1, [sp, #4]
 80139cc:	1c42      	adds	r2, r0, #1
 80139ce:	4620      	mov	r0, r4
 80139d0:	b002      	add	sp, #8
 80139d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80139d6:	f7ff bf99 	b.w	801390c <ucdr_serialize_sequence_char>
 80139da:	bf00      	nop

080139dc <ucdr_deserialize_string>:
 80139dc:	b500      	push	{lr}
 80139de:	b083      	sub	sp, #12
 80139e0:	ab01      	add	r3, sp, #4
 80139e2:	f7ff ffa5 	bl	8013930 <ucdr_deserialize_sequence_char>
 80139e6:	b003      	add	sp, #12
 80139e8:	f85d fb04 	ldr.w	pc, [sp], #4

080139ec <get_custom_error>:
 80139ec:	4b01      	ldr	r3, [pc, #4]	@ (80139f4 <get_custom_error+0x8>)
 80139ee:	7818      	ldrb	r0, [r3, #0]
 80139f0:	4770      	bx	lr
 80139f2:	bf00      	nop
 80139f4:	2000dd38 	.word	0x2000dd38

080139f8 <recv_custom_msg>:
 80139f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139fc:	4693      	mov	fp, r2
 80139fe:	b089      	sub	sp, #36	@ 0x24
 8013a00:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8013a04:	9305      	str	r3, [sp, #20]
 8013a06:	468a      	mov	sl, r1
 8013a08:	2100      	movs	r1, #0
 8013a0a:	4604      	mov	r4, r0
 8013a0c:	f88d 101e 	strb.w	r1, [sp, #30]
 8013a10:	b322      	cbz	r2, 8013a5c <recv_custom_msg+0x64>
 8013a12:	f200 2902 	addw	r9, r0, #514	@ 0x202
 8013a16:	f10d 081f 	add.w	r8, sp, #31
 8013a1a:	af05      	add	r7, sp, #20
 8013a1c:	f10d 061e 	add.w	r6, sp, #30
 8013a20:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8013a24:	e002      	b.n	8013a2c <recv_custom_msg+0x34>
 8013a26:	9b05      	ldr	r3, [sp, #20]
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	dd0f      	ble.n	8013a4c <recv_custom_msg+0x54>
 8013a2c:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 8013a30:	4623      	mov	r3, r4
 8013a32:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8013a36:	e9cd 5600 	strd	r5, r6, [sp]
 8013a3a:	4622      	mov	r2, r4
 8013a3c:	4648      	mov	r0, r9
 8013a3e:	f001 f92d 	bl	8014c9c <uxr_read_framed_msg>
 8013a42:	2800      	cmp	r0, #0
 8013a44:	d0ef      	beq.n	8013a26 <recv_custom_msg+0x2e>
 8013a46:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8013a4a:	b1b3      	cbz	r3, 8013a7a <recv_custom_msg+0x82>
 8013a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8013a8c <recv_custom_msg+0x94>)
 8013a4e:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8013a52:	701a      	strb	r2, [r3, #0]
 8013a54:	2000      	movs	r0, #0
 8013a56:	b009      	add	sp, #36	@ 0x24
 8013a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a5c:	f10d 021f 	add.w	r2, sp, #31
 8013a60:	9200      	str	r2, [sp, #0]
 8013a62:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8013a66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013a6a:	4601      	mov	r1, r0
 8013a6c:	47a8      	blx	r5
 8013a6e:	2800      	cmp	r0, #0
 8013a70:	d0ec      	beq.n	8013a4c <recv_custom_msg+0x54>
 8013a72:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d1e8      	bne.n	8013a4c <recv_custom_msg+0x54>
 8013a7a:	f8cb 0000 	str.w	r0, [fp]
 8013a7e:	2001      	movs	r0, #1
 8013a80:	f8ca 4000 	str.w	r4, [sl]
 8013a84:	b009      	add	sp, #36	@ 0x24
 8013a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a8a:	bf00      	nop
 8013a8c:	2000dd38 	.word	0x2000dd38

08013a90 <send_custom_msg>:
 8013a90:	b530      	push	{r4, r5, lr}
 8013a92:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 8013a96:	b087      	sub	sp, #28
 8013a98:	4615      	mov	r5, r2
 8013a9a:	b974      	cbnz	r4, 8013aba <send_custom_msg+0x2a>
 8013a9c:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8013aa0:	f10d 0317 	add.w	r3, sp, #23
 8013aa4:	47a0      	blx	r4
 8013aa6:	b108      	cbz	r0, 8013aac <send_custom_msg+0x1c>
 8013aa8:	42a8      	cmp	r0, r5
 8013aaa:	d015      	beq.n	8013ad8 <send_custom_msg+0x48>
 8013aac:	4b0c      	ldr	r3, [pc, #48]	@ (8013ae0 <send_custom_msg+0x50>)
 8013aae:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8013ab2:	701a      	strb	r2, [r3, #0]
 8013ab4:	2000      	movs	r0, #0
 8013ab6:	b007      	add	sp, #28
 8013ab8:	bd30      	pop	{r4, r5, pc}
 8013aba:	460b      	mov	r3, r1
 8013abc:	2200      	movs	r2, #0
 8013abe:	f10d 0117 	add.w	r1, sp, #23
 8013ac2:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8013ac6:	4602      	mov	r2, r0
 8013ac8:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 8013acc:	9500      	str	r5, [sp, #0]
 8013ace:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8013ad2:	f000 feeb 	bl	80148ac <uxr_write_framed_msg>
 8013ad6:	e7e6      	b.n	8013aa6 <send_custom_msg+0x16>
 8013ad8:	2001      	movs	r0, #1
 8013ada:	b007      	add	sp, #28
 8013adc:	bd30      	pop	{r4, r5, pc}
 8013ade:	bf00      	nop
 8013ae0:	2000dd38 	.word	0x2000dd38

08013ae4 <uxr_set_custom_transport_callbacks>:
 8013ae4:	b410      	push	{r4}
 8013ae6:	9c01      	ldr	r4, [sp, #4]
 8013ae8:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8013aec:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8013af0:	9b02      	ldr	r3, [sp, #8]
 8013af2:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8013af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013afa:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8013afe:	4770      	bx	lr

08013b00 <uxr_init_custom_transport>:
 8013b00:	b538      	push	{r3, r4, r5, lr}
 8013b02:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 8013b06:	b303      	cbz	r3, 8013b4a <uxr_init_custom_transport+0x4a>
 8013b08:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8013b0c:	4604      	mov	r4, r0
 8013b0e:	b1e2      	cbz	r2, 8013b4a <uxr_init_custom_transport+0x4a>
 8013b10:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8013b14:	b1ca      	cbz	r2, 8013b4a <uxr_init_custom_transport+0x4a>
 8013b16:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8013b1a:	b1b2      	cbz	r2, 8013b4a <uxr_init_custom_transport+0x4a>
 8013b1c:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8013b20:	4798      	blx	r3
 8013b22:	4605      	mov	r5, r0
 8013b24:	b188      	cbz	r0, 8013b4a <uxr_init_custom_transport+0x4a>
 8013b26:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8013b2a:	b98b      	cbnz	r3, 8013b50 <uxr_init_custom_transport+0x50>
 8013b2c:	490b      	ldr	r1, [pc, #44]	@ (8013b5c <uxr_init_custom_transport+0x5c>)
 8013b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8013b60 <uxr_init_custom_transport+0x60>)
 8013b30:	4a0c      	ldr	r2, [pc, #48]	@ (8013b64 <uxr_init_custom_transport+0x64>)
 8013b32:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8013b36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013b3a:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8013b3e:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8013b42:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8013b46:	4628      	mov	r0, r5
 8013b48:	bd38      	pop	{r3, r4, r5, pc}
 8013b4a:	2500      	movs	r5, #0
 8013b4c:	4628      	mov	r0, r5
 8013b4e:	bd38      	pop	{r3, r4, r5, pc}
 8013b50:	2100      	movs	r1, #0
 8013b52:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8013b56:	f000 fea3 	bl	80148a0 <uxr_init_framing_io>
 8013b5a:	e7e7      	b.n	8013b2c <uxr_init_custom_transport+0x2c>
 8013b5c:	08013a91 	.word	0x08013a91
 8013b60:	080139f9 	.word	0x080139f9
 8013b64:	080139ed 	.word	0x080139ed

08013b68 <uxr_close_custom_transport>:
 8013b68:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8013b6c:	4718      	bx	r3
 8013b6e:	bf00      	nop

08013b70 <uxr_init_input_best_effort_stream>:
 8013b70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013b74:	8003      	strh	r3, [r0, #0]
 8013b76:	4770      	bx	lr

08013b78 <uxr_reset_input_best_effort_stream>:
 8013b78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013b7c:	8003      	strh	r3, [r0, #0]
 8013b7e:	4770      	bx	lr

08013b80 <uxr_receive_best_effort_message>:
 8013b80:	b538      	push	{r3, r4, r5, lr}
 8013b82:	4604      	mov	r4, r0
 8013b84:	8800      	ldrh	r0, [r0, #0]
 8013b86:	460d      	mov	r5, r1
 8013b88:	f000 fe72 	bl	8014870 <uxr_seq_num_cmp>
 8013b8c:	4603      	mov	r3, r0
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8013b94:	bfb8      	it	lt
 8013b96:	8025      	strhlt	r5, [r4, #0]
 8013b98:	bd38      	pop	{r3, r4, r5, pc}
 8013b9a:	bf00      	nop

08013b9c <on_full_input_buffer>:
 8013b9c:	b570      	push	{r4, r5, r6, lr}
 8013b9e:	4605      	mov	r5, r0
 8013ba0:	460c      	mov	r4, r1
 8013ba2:	682b      	ldr	r3, [r5, #0]
 8013ba4:	6809      	ldr	r1, [r1, #0]
 8013ba6:	8920      	ldrh	r0, [r4, #8]
 8013ba8:	6862      	ldr	r2, [r4, #4]
 8013baa:	fbb2 f2f0 	udiv	r2, r2, r0
 8013bae:	eba3 0c01 	sub.w	ip, r3, r1
 8013bb2:	fbbc fcf2 	udiv	ip, ip, r2
 8013bb6:	f10c 0c01 	add.w	ip, ip, #1
 8013bba:	fa1f f38c 	uxth.w	r3, ip
 8013bbe:	fbb3 f6f0 	udiv	r6, r3, r0
 8013bc2:	fb00 3316 	mls	r3, r0, r6, r3
 8013bc6:	b29b      	uxth	r3, r3
 8013bc8:	fb02 f303 	mul.w	r3, r2, r3
 8013bcc:	1d18      	adds	r0, r3, #4
 8013bce:	4408      	add	r0, r1
 8013bd0:	7d26      	ldrb	r6, [r4, #20]
 8013bd2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8013bd6:	b116      	cbz	r6, 8013bde <on_full_input_buffer+0x42>
 8013bd8:	2600      	movs	r6, #0
 8013bda:	f840 6c04 	str.w	r6, [r0, #-4]
 8013bde:	2a03      	cmp	r2, #3
 8013be0:	d801      	bhi.n	8013be6 <on_full_input_buffer+0x4a>
 8013be2:	2001      	movs	r0, #1
 8013be4:	bd70      	pop	{r4, r5, r6, pc}
 8013be6:	3308      	adds	r3, #8
 8013be8:	4419      	add	r1, r3
 8013bea:	4628      	mov	r0, r5
 8013bec:	692b      	ldr	r3, [r5, #16]
 8013bee:	3a04      	subs	r2, #4
 8013bf0:	f7f6 fb4e 	bl	800a290 <ucdr_init_buffer_origin>
 8013bf4:	4628      	mov	r0, r5
 8013bf6:	4903      	ldr	r1, [pc, #12]	@ (8013c04 <on_full_input_buffer+0x68>)
 8013bf8:	4622      	mov	r2, r4
 8013bfa:	f7f6 fb25 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 8013bfe:	2000      	movs	r0, #0
 8013c00:	bd70      	pop	{r4, r5, r6, pc}
 8013c02:	bf00      	nop
 8013c04:	08013b9d 	.word	0x08013b9d

08013c08 <uxr_init_input_reliable_stream>:
 8013c08:	b500      	push	{lr}
 8013c0a:	e9c0 1200 	strd	r1, r2, [r0]
 8013c0e:	f04f 0e00 	mov.w	lr, #0
 8013c12:	9a01      	ldr	r2, [sp, #4]
 8013c14:	8103      	strh	r3, [r0, #8]
 8013c16:	6102      	str	r2, [r0, #16]
 8013c18:	f880 e014 	strb.w	lr, [r0, #20]
 8013c1c:	b1d3      	cbz	r3, 8013c54 <uxr_init_input_reliable_stream+0x4c>
 8013c1e:	f8c1 e000 	str.w	lr, [r1]
 8013c22:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8013c26:	f1bc 0f01 	cmp.w	ip, #1
 8013c2a:	d913      	bls.n	8013c54 <uxr_init_input_reliable_stream+0x4c>
 8013c2c:	2301      	movs	r3, #1
 8013c2e:	fbb3 f1fc 	udiv	r1, r3, ip
 8013c32:	fb0c 3111 	mls	r1, ip, r1, r3
 8013c36:	b289      	uxth	r1, r1
 8013c38:	6842      	ldr	r2, [r0, #4]
 8013c3a:	fbb2 f2fc 	udiv	r2, r2, ip
 8013c3e:	fb01 f202 	mul.w	r2, r1, r2
 8013c42:	6801      	ldr	r1, [r0, #0]
 8013c44:	f841 e002 	str.w	lr, [r1, r2]
 8013c48:	3301      	adds	r3, #1
 8013c4a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8013c4e:	b29b      	uxth	r3, r3
 8013c50:	459c      	cmp	ip, r3
 8013c52:	d8ec      	bhi.n	8013c2e <uxr_init_input_reliable_stream+0x26>
 8013c54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013c58:	60c3      	str	r3, [r0, #12]
 8013c5a:	f85d fb04 	ldr.w	pc, [sp], #4
 8013c5e:	bf00      	nop

08013c60 <uxr_reset_input_reliable_stream>:
 8013c60:	8901      	ldrh	r1, [r0, #8]
 8013c62:	b1e9      	cbz	r1, 8013ca0 <uxr_reset_input_reliable_stream+0x40>
 8013c64:	f04f 0c00 	mov.w	ip, #0
 8013c68:	b500      	push	{lr}
 8013c6a:	4663      	mov	r3, ip
 8013c6c:	46e6      	mov	lr, ip
 8013c6e:	fbb3 f2f1 	udiv	r2, r3, r1
 8013c72:	fb01 3312 	mls	r3, r1, r2, r3
 8013c76:	b29b      	uxth	r3, r3
 8013c78:	6842      	ldr	r2, [r0, #4]
 8013c7a:	fbb2 f2f1 	udiv	r2, r2, r1
 8013c7e:	fb02 f303 	mul.w	r3, r2, r3
 8013c82:	6802      	ldr	r2, [r0, #0]
 8013c84:	f842 e003 	str.w	lr, [r2, r3]
 8013c88:	f10c 0c01 	add.w	ip, ip, #1
 8013c8c:	8901      	ldrh	r1, [r0, #8]
 8013c8e:	fa1f f38c 	uxth.w	r3, ip
 8013c92:	4299      	cmp	r1, r3
 8013c94:	d8eb      	bhi.n	8013c6e <uxr_reset_input_reliable_stream+0xe>
 8013c96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013c9a:	60c3      	str	r3, [r0, #12]
 8013c9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8013ca0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013ca4:	60c3      	str	r3, [r0, #12]
 8013ca6:	4770      	bx	lr

08013ca8 <uxr_receive_reliable_message>:
 8013ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013cac:	4604      	mov	r4, r0
 8013cae:	460d      	mov	r5, r1
 8013cb0:	8901      	ldrh	r1, [r0, #8]
 8013cb2:	8980      	ldrh	r0, [r0, #12]
 8013cb4:	4690      	mov	r8, r2
 8013cb6:	461f      	mov	r7, r3
 8013cb8:	f000 fdd2 	bl	8014860 <uxr_seq_num_add>
 8013cbc:	4629      	mov	r1, r5
 8013cbe:	4606      	mov	r6, r0
 8013cc0:	89a0      	ldrh	r0, [r4, #12]
 8013cc2:	f000 fdd5 	bl	8014870 <uxr_seq_num_cmp>
 8013cc6:	2800      	cmp	r0, #0
 8013cc8:	db0a      	blt.n	8013ce0 <uxr_receive_reliable_message+0x38>
 8013cca:	2600      	movs	r6, #0
 8013ccc:	89e0      	ldrh	r0, [r4, #14]
 8013cce:	4629      	mov	r1, r5
 8013cd0:	f000 fdce 	bl	8014870 <uxr_seq_num_cmp>
 8013cd4:	2800      	cmp	r0, #0
 8013cd6:	da00      	bge.n	8013cda <uxr_receive_reliable_message+0x32>
 8013cd8:	81e5      	strh	r5, [r4, #14]
 8013cda:	4630      	mov	r0, r6
 8013cdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ce0:	4630      	mov	r0, r6
 8013ce2:	4629      	mov	r1, r5
 8013ce4:	f000 fdc4 	bl	8014870 <uxr_seq_num_cmp>
 8013ce8:	2800      	cmp	r0, #0
 8013cea:	dbee      	blt.n	8013cca <uxr_receive_reliable_message+0x22>
 8013cec:	6923      	ldr	r3, [r4, #16]
 8013cee:	4640      	mov	r0, r8
 8013cf0:	4798      	blx	r3
 8013cf2:	2101      	movs	r1, #1
 8013cf4:	4681      	mov	r9, r0
 8013cf6:	89a0      	ldrh	r0, [r4, #12]
 8013cf8:	f000 fdb2 	bl	8014860 <uxr_seq_num_add>
 8013cfc:	f1b9 0f00 	cmp.w	r9, #0
 8013d00:	d101      	bne.n	8013d06 <uxr_receive_reliable_message+0x5e>
 8013d02:	4285      	cmp	r5, r0
 8013d04:	d047      	beq.n	8013d96 <uxr_receive_reliable_message+0xee>
 8013d06:	8922      	ldrh	r2, [r4, #8]
 8013d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8013d0c:	fb02 5010 	mls	r0, r2, r0, r5
 8013d10:	b280      	uxth	r0, r0
 8013d12:	6863      	ldr	r3, [r4, #4]
 8013d14:	fbb3 f3f2 	udiv	r3, r3, r2
 8013d18:	fb00 f303 	mul.w	r3, r0, r3
 8013d1c:	6820      	ldr	r0, [r4, #0]
 8013d1e:	3304      	adds	r3, #4
 8013d20:	4418      	add	r0, r3
 8013d22:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d1cf      	bne.n	8013cca <uxr_receive_reliable_message+0x22>
 8013d2a:	4641      	mov	r1, r8
 8013d2c:	463a      	mov	r2, r7
 8013d2e:	f002 fb50 	bl	80163d2 <memcpy>
 8013d32:	8921      	ldrh	r1, [r4, #8]
 8013d34:	fbb5 f2f1 	udiv	r2, r5, r1
 8013d38:	fb01 5212 	mls	r2, r1, r2, r5
 8013d3c:	b292      	uxth	r2, r2
 8013d3e:	6863      	ldr	r3, [r4, #4]
 8013d40:	fbb3 f3f1 	udiv	r3, r3, r1
 8013d44:	fb02 f303 	mul.w	r3, r2, r3
 8013d48:	6822      	ldr	r2, [r4, #0]
 8013d4a:	50d7      	str	r7, [r2, r3]
 8013d4c:	9a08      	ldr	r2, [sp, #32]
 8013d4e:	2301      	movs	r3, #1
 8013d50:	7013      	strb	r3, [r2, #0]
 8013d52:	f1b9 0f00 	cmp.w	r9, #0
 8013d56:	d0b8      	beq.n	8013cca <uxr_receive_reliable_message+0x22>
 8013d58:	89a6      	ldrh	r6, [r4, #12]
 8013d5a:	4630      	mov	r0, r6
 8013d5c:	2101      	movs	r1, #1
 8013d5e:	f000 fd7f 	bl	8014860 <uxr_seq_num_add>
 8013d62:	8922      	ldrh	r2, [r4, #8]
 8013d64:	6863      	ldr	r3, [r4, #4]
 8013d66:	fbb3 f3f2 	udiv	r3, r3, r2
 8013d6a:	4606      	mov	r6, r0
 8013d6c:	fbb0 f0f2 	udiv	r0, r0, r2
 8013d70:	fb02 6010 	mls	r0, r2, r0, r6
 8013d74:	b280      	uxth	r0, r0
 8013d76:	fb00 f303 	mul.w	r3, r0, r3
 8013d7a:	6820      	ldr	r0, [r4, #0]
 8013d7c:	3304      	adds	r3, #4
 8013d7e:	4418      	add	r0, r3
 8013d80:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	d0a0      	beq.n	8013cca <uxr_receive_reliable_message+0x22>
 8013d88:	6923      	ldr	r3, [r4, #16]
 8013d8a:	4798      	blx	r3
 8013d8c:	2802      	cmp	r0, #2
 8013d8e:	d008      	beq.n	8013da2 <uxr_receive_reliable_message+0xfa>
 8013d90:	2801      	cmp	r0, #1
 8013d92:	d0e2      	beq.n	8013d5a <uxr_receive_reliable_message+0xb2>
 8013d94:	e799      	b.n	8013cca <uxr_receive_reliable_message+0x22>
 8013d96:	9b08      	ldr	r3, [sp, #32]
 8013d98:	81a5      	strh	r5, [r4, #12]
 8013d9a:	2601      	movs	r6, #1
 8013d9c:	f883 9000 	strb.w	r9, [r3]
 8013da0:	e794      	b.n	8013ccc <uxr_receive_reliable_message+0x24>
 8013da2:	2601      	movs	r6, #1
 8013da4:	e792      	b.n	8013ccc <uxr_receive_reliable_message+0x24>
 8013da6:	bf00      	nop

08013da8 <uxr_next_input_reliable_buffer_available>:
 8013da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013dac:	4604      	mov	r4, r0
 8013dae:	460f      	mov	r7, r1
 8013db0:	8980      	ldrh	r0, [r0, #12]
 8013db2:	2101      	movs	r1, #1
 8013db4:	4690      	mov	r8, r2
 8013db6:	f000 fd53 	bl	8014860 <uxr_seq_num_add>
 8013dba:	8922      	ldrh	r2, [r4, #8]
 8013dbc:	fbb0 f6f2 	udiv	r6, r0, r2
 8013dc0:	fb02 0616 	mls	r6, r2, r6, r0
 8013dc4:	b2b6      	uxth	r6, r6
 8013dc6:	6863      	ldr	r3, [r4, #4]
 8013dc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8013dcc:	fb06 f303 	mul.w	r3, r6, r3
 8013dd0:	6826      	ldr	r6, [r4, #0]
 8013dd2:	3304      	adds	r3, #4
 8013dd4:	441e      	add	r6, r3
 8013dd6:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8013dda:	f1b9 0f00 	cmp.w	r9, #0
 8013dde:	d023      	beq.n	8013e28 <uxr_next_input_reliable_buffer_available+0x80>
 8013de0:	6923      	ldr	r3, [r4, #16]
 8013de2:	4605      	mov	r5, r0
 8013de4:	4630      	mov	r0, r6
 8013de6:	4798      	blx	r3
 8013de8:	4682      	mov	sl, r0
 8013dea:	b300      	cbz	r0, 8013e2e <uxr_next_input_reliable_buffer_available+0x86>
 8013dec:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8013df0:	2101      	movs	r1, #1
 8013df2:	4650      	mov	r0, sl
 8013df4:	f000 fd34 	bl	8014860 <uxr_seq_num_add>
 8013df8:	8921      	ldrh	r1, [r4, #8]
 8013dfa:	fbb0 f2f1 	udiv	r2, r0, r1
 8013dfe:	4682      	mov	sl, r0
 8013e00:	fb01 0212 	mls	r2, r1, r2, r0
 8013e04:	e9d4 0300 	ldrd	r0, r3, [r4]
 8013e08:	b292      	uxth	r2, r2
 8013e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8013e0e:	fb02 f303 	mul.w	r3, r2, r3
 8013e12:	3304      	adds	r3, #4
 8013e14:	4418      	add	r0, r3
 8013e16:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8013e1a:	b12b      	cbz	r3, 8013e28 <uxr_next_input_reliable_buffer_available+0x80>
 8013e1c:	6923      	ldr	r3, [r4, #16]
 8013e1e:	4798      	blx	r3
 8013e20:	2802      	cmp	r0, #2
 8013e22:	d01b      	beq.n	8013e5c <uxr_next_input_reliable_buffer_available+0xb4>
 8013e24:	2801      	cmp	r0, #1
 8013e26:	d0e3      	beq.n	8013df0 <uxr_next_input_reliable_buffer_available+0x48>
 8013e28:	2000      	movs	r0, #0
 8013e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e2e:	464a      	mov	r2, r9
 8013e30:	4631      	mov	r1, r6
 8013e32:	4638      	mov	r0, r7
 8013e34:	f7f6 fa34 	bl	800a2a0 <ucdr_init_buffer>
 8013e38:	8921      	ldrh	r1, [r4, #8]
 8013e3a:	fbb5 f2f1 	udiv	r2, r5, r1
 8013e3e:	fb01 5212 	mls	r2, r1, r2, r5
 8013e42:	b292      	uxth	r2, r2
 8013e44:	6863      	ldr	r3, [r4, #4]
 8013e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8013e4a:	fb02 f303 	mul.w	r3, r2, r3
 8013e4e:	6822      	ldr	r2, [r4, #0]
 8013e50:	f842 a003 	str.w	sl, [r2, r3]
 8013e54:	2001      	movs	r0, #1
 8013e56:	81a5      	strh	r5, [r4, #12]
 8013e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e5c:	8920      	ldrh	r0, [r4, #8]
 8013e5e:	fbb5 f3f0 	udiv	r3, r5, r0
 8013e62:	fb00 5513 	mls	r5, r0, r3, r5
 8013e66:	b2ad      	uxth	r5, r5
 8013e68:	6863      	ldr	r3, [r4, #4]
 8013e6a:	fbb3 f3f0 	udiv	r3, r3, r0
 8013e6e:	fb03 f505 	mul.w	r5, r3, r5
 8013e72:	6823      	ldr	r3, [r4, #0]
 8013e74:	2000      	movs	r0, #0
 8013e76:	5158      	str	r0, [r3, r5]
 8013e78:	eb06 0108 	add.w	r1, r6, r8
 8013e7c:	eba9 0208 	sub.w	r2, r9, r8
 8013e80:	4638      	mov	r0, r7
 8013e82:	f7f6 fa0d 	bl	800a2a0 <ucdr_init_buffer>
 8013e86:	4638      	mov	r0, r7
 8013e88:	4903      	ldr	r1, [pc, #12]	@ (8013e98 <uxr_next_input_reliable_buffer_available+0xf0>)
 8013e8a:	4622      	mov	r2, r4
 8013e8c:	f7f6 f9dc 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 8013e90:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8013e94:	2001      	movs	r0, #1
 8013e96:	e7c8      	b.n	8013e2a <uxr_next_input_reliable_buffer_available+0x82>
 8013e98:	08013b9d 	.word	0x08013b9d

08013e9c <uxr_process_heartbeat>:
 8013e9c:	b538      	push	{r3, r4, r5, lr}
 8013e9e:	4611      	mov	r1, r2
 8013ea0:	4604      	mov	r4, r0
 8013ea2:	89c0      	ldrh	r0, [r0, #14]
 8013ea4:	4615      	mov	r5, r2
 8013ea6:	f000 fce3 	bl	8014870 <uxr_seq_num_cmp>
 8013eaa:	2800      	cmp	r0, #0
 8013eac:	bfb8      	it	lt
 8013eae:	81e5      	strhlt	r5, [r4, #14]
 8013eb0:	bd38      	pop	{r3, r4, r5, pc}
 8013eb2:	bf00      	nop

08013eb4 <uxr_compute_acknack>:
 8013eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013eb8:	8903      	ldrh	r3, [r0, #8]
 8013eba:	8985      	ldrh	r5, [r0, #12]
 8013ebc:	4604      	mov	r4, r0
 8013ebe:	460e      	mov	r6, r1
 8013ec0:	b1d3      	cbz	r3, 8013ef8 <uxr_compute_acknack+0x44>
 8013ec2:	4628      	mov	r0, r5
 8013ec4:	2701      	movs	r7, #1
 8013ec6:	e003      	b.n	8013ed0 <uxr_compute_acknack+0x1c>
 8013ec8:	4567      	cmp	r7, ip
 8013eca:	d215      	bcs.n	8013ef8 <uxr_compute_acknack+0x44>
 8013ecc:	89a0      	ldrh	r0, [r4, #12]
 8013ece:	3701      	adds	r7, #1
 8013ed0:	b2b9      	uxth	r1, r7
 8013ed2:	f000 fcc5 	bl	8014860 <uxr_seq_num_add>
 8013ed6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8013eda:	fbb0 f3fc 	udiv	r3, r0, ip
 8013ede:	fb0c 0313 	mls	r3, ip, r3, r0
 8013ee2:	b29a      	uxth	r2, r3
 8013ee4:	e9d4 1300 	ldrd	r1, r3, [r4]
 8013ee8:	fbb3 f3fc 	udiv	r3, r3, ip
 8013eec:	fb02 f303 	mul.w	r3, r2, r3
 8013ef0:	58cb      	ldr	r3, [r1, r3]
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d1e8      	bne.n	8013ec8 <uxr_compute_acknack+0x14>
 8013ef6:	4605      	mov	r5, r0
 8013ef8:	8035      	strh	r5, [r6, #0]
 8013efa:	2101      	movs	r1, #1
 8013efc:	4628      	mov	r0, r5
 8013efe:	89e7      	ldrh	r7, [r4, #14]
 8013f00:	f000 fcb2 	bl	8014868 <uxr_seq_num_sub>
 8013f04:	4601      	mov	r1, r0
 8013f06:	4638      	mov	r0, r7
 8013f08:	f000 fcae 	bl	8014868 <uxr_seq_num_sub>
 8013f0c:	4605      	mov	r5, r0
 8013f0e:	b318      	cbz	r0, 8013f58 <uxr_compute_acknack+0xa4>
 8013f10:	f04f 0900 	mov.w	r9, #0
 8013f14:	464f      	mov	r7, r9
 8013f16:	f04f 0801 	mov.w	r8, #1
 8013f1a:	fa1f f189 	uxth.w	r1, r9
 8013f1e:	8830      	ldrh	r0, [r6, #0]
 8013f20:	f000 fc9e 	bl	8014860 <uxr_seq_num_add>
 8013f24:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8013f28:	fbb0 f3fc 	udiv	r3, r0, ip
 8013f2c:	e9d4 1200 	ldrd	r1, r2, [r4]
 8013f30:	fb03 001c 	mls	r0, r3, ip, r0
 8013f34:	b283      	uxth	r3, r0
 8013f36:	fbb2 f2fc 	udiv	r2, r2, ip
 8013f3a:	fb02 f303 	mul.w	r3, r2, r3
 8013f3e:	fa08 f209 	lsl.w	r2, r8, r9
 8013f42:	58cb      	ldr	r3, [r1, r3]
 8013f44:	f109 0901 	add.w	r9, r9, #1
 8013f48:	b90b      	cbnz	r3, 8013f4e <uxr_compute_acknack+0x9a>
 8013f4a:	4317      	orrs	r7, r2
 8013f4c:	b2bf      	uxth	r7, r7
 8013f4e:	454d      	cmp	r5, r9
 8013f50:	d1e3      	bne.n	8013f1a <uxr_compute_acknack+0x66>
 8013f52:	4638      	mov	r0, r7
 8013f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f58:	4607      	mov	r7, r0
 8013f5a:	4638      	mov	r0, r7
 8013f5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013f60 <uxr_init_output_best_effort_stream>:
 8013f60:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8013f64:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8013f68:	6001      	str	r1, [r0, #0]
 8013f6a:	7303      	strb	r3, [r0, #12]
 8013f6c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8013f70:	4770      	bx	lr
 8013f72:	bf00      	nop

08013f74 <uxr_reset_output_best_effort_stream>:
 8013f74:	7b02      	ldrb	r2, [r0, #12]
 8013f76:	6042      	str	r2, [r0, #4]
 8013f78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013f7c:	81c3      	strh	r3, [r0, #14]
 8013f7e:	4770      	bx	lr

08013f80 <uxr_prepare_best_effort_buffer_to_write>:
 8013f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013f82:	4604      	mov	r4, r0
 8013f84:	b083      	sub	sp, #12
 8013f86:	6840      	ldr	r0, [r0, #4]
 8013f88:	460d      	mov	r5, r1
 8013f8a:	4616      	mov	r6, r2
 8013f8c:	f7f9 fd0c 	bl	800d9a8 <uxr_submessage_padding>
 8013f90:	6863      	ldr	r3, [r4, #4]
 8013f92:	4418      	add	r0, r3
 8013f94:	68a3      	ldr	r3, [r4, #8]
 8013f96:	1942      	adds	r2, r0, r5
 8013f98:	4293      	cmp	r3, r2
 8013f9a:	bf2c      	ite	cs
 8013f9c:	2701      	movcs	r7, #1
 8013f9e:	2700      	movcc	r7, #0
 8013fa0:	d202      	bcs.n	8013fa8 <uxr_prepare_best_effort_buffer_to_write+0x28>
 8013fa2:	4638      	mov	r0, r7
 8013fa4:	b003      	add	sp, #12
 8013fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013fa8:	9000      	str	r0, [sp, #0]
 8013faa:	6821      	ldr	r1, [r4, #0]
 8013fac:	4630      	mov	r0, r6
 8013fae:	2300      	movs	r3, #0
 8013fb0:	f7f6 f964 	bl	800a27c <ucdr_init_buffer_origin_offset>
 8013fb4:	6861      	ldr	r1, [r4, #4]
 8013fb6:	4638      	mov	r0, r7
 8013fb8:	4429      	add	r1, r5
 8013fba:	6061      	str	r1, [r4, #4]
 8013fbc:	b003      	add	sp, #12
 8013fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013fc0 <uxr_prepare_best_effort_buffer_to_send>:
 8013fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fc4:	4604      	mov	r4, r0
 8013fc6:	461d      	mov	r5, r3
 8013fc8:	6840      	ldr	r0, [r0, #4]
 8013fca:	7b23      	ldrb	r3, [r4, #12]
 8013fcc:	4298      	cmp	r0, r3
 8013fce:	bf8c      	ite	hi
 8013fd0:	2601      	movhi	r6, #1
 8013fd2:	2600      	movls	r6, #0
 8013fd4:	d802      	bhi.n	8013fdc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8013fd6:	4630      	mov	r0, r6
 8013fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fdc:	4688      	mov	r8, r1
 8013fde:	89e0      	ldrh	r0, [r4, #14]
 8013fe0:	2101      	movs	r1, #1
 8013fe2:	4617      	mov	r7, r2
 8013fe4:	f000 fc3c 	bl	8014860 <uxr_seq_num_add>
 8013fe8:	6823      	ldr	r3, [r4, #0]
 8013fea:	81e0      	strh	r0, [r4, #14]
 8013fec:	8028      	strh	r0, [r5, #0]
 8013fee:	f8c8 3000 	str.w	r3, [r8]
 8013ff2:	6863      	ldr	r3, [r4, #4]
 8013ff4:	603b      	str	r3, [r7, #0]
 8013ff6:	7b23      	ldrb	r3, [r4, #12]
 8013ff8:	6063      	str	r3, [r4, #4]
 8013ffa:	4630      	mov	r0, r6
 8013ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014000 <on_full_output_buffer>:
 8014000:	b538      	push	{r3, r4, r5, lr}
 8014002:	6802      	ldr	r2, [r0, #0]
 8014004:	460c      	mov	r4, r1
 8014006:	6809      	ldr	r1, [r1, #0]
 8014008:	8923      	ldrh	r3, [r4, #8]
 801400a:	eba2 0c01 	sub.w	ip, r2, r1
 801400e:	6862      	ldr	r2, [r4, #4]
 8014010:	fbb2 f2f3 	udiv	r2, r2, r3
 8014014:	fbbc fcf2 	udiv	ip, ip, r2
 8014018:	f10c 0c01 	add.w	ip, ip, #1
 801401c:	fa1f fc8c 	uxth.w	ip, ip
 8014020:	fbbc fef3 	udiv	lr, ip, r3
 8014024:	fb03 c31e 	mls	r3, r3, lr, ip
 8014028:	b29b      	uxth	r3, r3
 801402a:	fb02 f303 	mul.w	r3, r2, r3
 801402e:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8014032:	58ca      	ldr	r2, [r1, r3]
 8014034:	4463      	add	r3, ip
 8014036:	eba2 020c 	sub.w	r2, r2, ip
 801403a:	3308      	adds	r3, #8
 801403c:	4605      	mov	r5, r0
 801403e:	4419      	add	r1, r3
 8014040:	3a04      	subs	r2, #4
 8014042:	6903      	ldr	r3, [r0, #16]
 8014044:	f7f6 f924 	bl	800a290 <ucdr_init_buffer_origin>
 8014048:	4628      	mov	r0, r5
 801404a:	4903      	ldr	r1, [pc, #12]	@ (8014058 <on_full_output_buffer+0x58>)
 801404c:	4622      	mov	r2, r4
 801404e:	f7f6 f8fb 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 8014052:	2000      	movs	r0, #0
 8014054:	bd38      	pop	{r3, r4, r5, pc}
 8014056:	bf00      	nop
 8014058:	08014001 	.word	0x08014001

0801405c <uxr_init_output_reliable_stream>:
 801405c:	b410      	push	{r4}
 801405e:	f89d c004 	ldrb.w	ip, [sp, #4]
 8014062:	8103      	strh	r3, [r0, #8]
 8014064:	e9c0 1200 	strd	r1, r2, [r0]
 8014068:	f880 c00c 	strb.w	ip, [r0, #12]
 801406c:	b1d3      	cbz	r3, 80140a4 <uxr_init_output_reliable_stream+0x48>
 801406e:	f8c1 c000 	str.w	ip, [r1]
 8014072:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8014076:	f1bc 0f01 	cmp.w	ip, #1
 801407a:	d913      	bls.n	80140a4 <uxr_init_output_reliable_stream+0x48>
 801407c:	2301      	movs	r3, #1
 801407e:	fbb3 f1fc 	udiv	r1, r3, ip
 8014082:	fb0c 3111 	mls	r1, ip, r1, r3
 8014086:	b289      	uxth	r1, r1
 8014088:	6842      	ldr	r2, [r0, #4]
 801408a:	6804      	ldr	r4, [r0, #0]
 801408c:	fbb2 f2fc 	udiv	r2, r2, ip
 8014090:	fb01 f202 	mul.w	r2, r1, r2
 8014094:	7b01      	ldrb	r1, [r0, #12]
 8014096:	50a1      	str	r1, [r4, r2]
 8014098:	3301      	adds	r3, #1
 801409a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801409e:	b29b      	uxth	r3, r3
 80140a0:	459c      	cmp	ip, r3
 80140a2:	d8ec      	bhi.n	801407e <uxr_init_output_reliable_stream+0x22>
 80140a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80140a8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80140ac:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80140b0:	4905      	ldr	r1, [pc, #20]	@ (80140c8 <uxr_init_output_reliable_stream+0x6c>)
 80140b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140b6:	f8c0 100e 	str.w	r1, [r0, #14]
 80140ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80140be:	2300      	movs	r3, #0
 80140c0:	8242      	strh	r2, [r0, #18]
 80140c2:	8403      	strh	r3, [r0, #32]
 80140c4:	4770      	bx	lr
 80140c6:	bf00      	nop
 80140c8:	ffff0000 	.word	0xffff0000

080140cc <uxr_reset_output_reliable_stream>:
 80140cc:	8901      	ldrh	r1, [r0, #8]
 80140ce:	b1b1      	cbz	r1, 80140fe <uxr_reset_output_reliable_stream+0x32>
 80140d0:	f04f 0c00 	mov.w	ip, #0
 80140d4:	4663      	mov	r3, ip
 80140d6:	fbb3 f2f1 	udiv	r2, r3, r1
 80140da:	fb01 3312 	mls	r3, r1, r2, r3
 80140de:	b29b      	uxth	r3, r3
 80140e0:	6842      	ldr	r2, [r0, #4]
 80140e2:	fbb2 f2f1 	udiv	r2, r2, r1
 80140e6:	6801      	ldr	r1, [r0, #0]
 80140e8:	fb02 f303 	mul.w	r3, r2, r3
 80140ec:	7b02      	ldrb	r2, [r0, #12]
 80140ee:	50ca      	str	r2, [r1, r3]
 80140f0:	f10c 0c01 	add.w	ip, ip, #1
 80140f4:	8901      	ldrh	r1, [r0, #8]
 80140f6:	fa1f f38c 	uxth.w	r3, ip
 80140fa:	4299      	cmp	r1, r3
 80140fc:	d8eb      	bhi.n	80140d6 <uxr_reset_output_reliable_stream+0xa>
 80140fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014102:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8014106:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801410a:	4904      	ldr	r1, [pc, #16]	@ (801411c <uxr_reset_output_reliable_stream+0x50>)
 801410c:	f8c0 100e 	str.w	r1, [r0, #14]
 8014110:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014114:	2300      	movs	r3, #0
 8014116:	8242      	strh	r2, [r0, #18]
 8014118:	8403      	strh	r3, [r0, #32]
 801411a:	4770      	bx	lr
 801411c:	ffff0000 	.word	0xffff0000

08014120 <uxr_prepare_reliable_buffer_to_write>:
 8014120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014124:	4604      	mov	r4, r0
 8014126:	b091      	sub	sp, #68	@ 0x44
 8014128:	8900      	ldrh	r0, [r0, #8]
 801412a:	89e6      	ldrh	r6, [r4, #14]
 801412c:	6823      	ldr	r3, [r4, #0]
 801412e:	9204      	str	r2, [sp, #16]
 8014130:	fbb6 f2f0 	udiv	r2, r6, r0
 8014134:	fb00 6212 	mls	r2, r0, r2, r6
 8014138:	b292      	uxth	r2, r2
 801413a:	6865      	ldr	r5, [r4, #4]
 801413c:	fbb5 f5f0 	udiv	r5, r5, r0
 8014140:	fb05 3202 	mla	r2, r5, r2, r3
 8014144:	3204      	adds	r2, #4
 8014146:	f852 8c04 	ldr.w	r8, [r2, #-4]
 801414a:	f894 900c 	ldrb.w	r9, [r4, #12]
 801414e:	9203      	str	r2, [sp, #12]
 8014150:	468b      	mov	fp, r1
 8014152:	1f2f      	subs	r7, r5, #4
 8014154:	2800      	cmp	r0, #0
 8014156:	f000 814c 	beq.w	80143f2 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801415a:	f04f 0c00 	mov.w	ip, #0
 801415e:	46e2      	mov	sl, ip
 8014160:	4661      	mov	r1, ip
 8014162:	fbb1 f2f0 	udiv	r2, r1, r0
 8014166:	fb00 1212 	mls	r2, r0, r2, r1
 801416a:	b292      	uxth	r2, r2
 801416c:	fb05 f202 	mul.w	r2, r5, r2
 8014170:	f10c 0c01 	add.w	ip, ip, #1
 8014174:	589a      	ldr	r2, [r3, r2]
 8014176:	454a      	cmp	r2, r9
 8014178:	bf08      	it	eq
 801417a:	f10a 0a01 	addeq.w	sl, sl, #1
 801417e:	fa1f f18c 	uxth.w	r1, ip
 8014182:	bf08      	it	eq
 8014184:	fa1f fa8a 	uxtheq.w	sl, sl
 8014188:	4281      	cmp	r1, r0
 801418a:	d3ea      	bcc.n	8014162 <uxr_prepare_reliable_buffer_to_write+0x42>
 801418c:	4640      	mov	r0, r8
 801418e:	2104      	movs	r1, #4
 8014190:	f8cd a014 	str.w	sl, [sp, #20]
 8014194:	f7f6 f888 	bl	800a2a8 <ucdr_alignment>
 8014198:	4480      	add	r8, r0
 801419a:	eb08 020b 	add.w	r2, r8, fp
 801419e:	42ba      	cmp	r2, r7
 80141a0:	f240 80cd 	bls.w	801433e <uxr_prepare_reliable_buffer_to_write+0x21e>
 80141a4:	7b22      	ldrb	r2, [r4, #12]
 80141a6:	445a      	add	r2, fp
 80141a8:	42ba      	cmp	r2, r7
 80141aa:	f240 80b5 	bls.w	8014318 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 80141ae:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 80141b2:	33fc      	adds	r3, #252	@ 0xfc
 80141b4:	b2ba      	uxth	r2, r7
 80141b6:	4413      	add	r3, r2
 80141b8:	b29b      	uxth	r3, r3
 80141ba:	fb0a f903 	mul.w	r9, sl, r3
 80141be:	45d9      	cmp	r9, fp
 80141c0:	9305      	str	r3, [sp, #20]
 80141c2:	9306      	str	r3, [sp, #24]
 80141c4:	f0c0 80b7 	bcc.w	8014336 <uxr_prepare_reliable_buffer_to_write+0x216>
 80141c8:	f108 0304 	add.w	r3, r8, #4
 80141cc:	42bb      	cmp	r3, r7
 80141ce:	f080 80db 	bcs.w	8014388 <uxr_prepare_reliable_buffer_to_write+0x268>
 80141d2:	f1a2 0904 	sub.w	r9, r2, #4
 80141d6:	eba9 0908 	sub.w	r9, r9, r8
 80141da:	9b05      	ldr	r3, [sp, #20]
 80141dc:	fa1f f989 	uxth.w	r9, r9
 80141e0:	ebab 0b09 	sub.w	fp, fp, r9
 80141e4:	fbbb f2f3 	udiv	r2, fp, r3
 80141e8:	fb03 b312 	mls	r3, r3, r2, fp
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	f000 80c8 	beq.w	8014382 <uxr_prepare_reliable_buffer_to_write+0x262>
 80141f2:	3201      	adds	r2, #1
 80141f4:	b292      	uxth	r2, r2
 80141f6:	9306      	str	r3, [sp, #24]
 80141f8:	4552      	cmp	r2, sl
 80141fa:	f200 809c 	bhi.w	8014336 <uxr_prepare_reliable_buffer_to_write+0x216>
 80141fe:	f10d 0b20 	add.w	fp, sp, #32
 8014202:	2a00      	cmp	r2, #0
 8014204:	d042      	beq.n	801428c <uxr_prepare_reliable_buffer_to_write+0x16c>
 8014206:	f8cd 801c 	str.w	r8, [sp, #28]
 801420a:	f04f 0a00 	mov.w	sl, #0
 801420e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8014212:	9505      	str	r5, [sp, #20]
 8014214:	f10d 0b20 	add.w	fp, sp, #32
 8014218:	4615      	mov	r5, r2
 801421a:	e000      	b.n	801421e <uxr_prepare_reliable_buffer_to_write+0xfe>
 801421c:	46c1      	mov	r9, r8
 801421e:	8920      	ldrh	r0, [r4, #8]
 8014220:	fbb6 f2f0 	udiv	r2, r6, r0
 8014224:	fb00 6112 	mls	r1, r0, r2, r6
 8014228:	b28a      	uxth	r2, r1
 801422a:	6863      	ldr	r3, [r4, #4]
 801422c:	fbb3 f1f0 	udiv	r1, r3, r0
 8014230:	6823      	ldr	r3, [r4, #0]
 8014232:	fb02 f101 	mul.w	r1, r2, r1
 8014236:	3104      	adds	r1, #4
 8014238:	4419      	add	r1, r3
 801423a:	4658      	mov	r0, fp
 801423c:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8014240:	9200      	str	r2, [sp, #0]
 8014242:	2300      	movs	r3, #0
 8014244:	463a      	mov	r2, r7
 8014246:	f7f6 f819 	bl	800a27c <ucdr_init_buffer_origin_offset>
 801424a:	464a      	mov	r2, r9
 801424c:	2300      	movs	r3, #0
 801424e:	210d      	movs	r1, #13
 8014250:	4658      	mov	r0, fp
 8014252:	f7f9 fb69 	bl	800d928 <uxr_buffer_submessage_header>
 8014256:	8921      	ldrh	r1, [r4, #8]
 8014258:	fbb6 f2f1 	udiv	r2, r6, r1
 801425c:	fb01 6212 	mls	r2, r1, r2, r6
 8014260:	b292      	uxth	r2, r2
 8014262:	6863      	ldr	r3, [r4, #4]
 8014264:	fbb3 f3f1 	udiv	r3, r3, r1
 8014268:	fb02 f303 	mul.w	r3, r2, r3
 801426c:	6822      	ldr	r2, [r4, #0]
 801426e:	4630      	mov	r0, r6
 8014270:	50d7      	str	r7, [r2, r3]
 8014272:	2101      	movs	r1, #1
 8014274:	f000 faf4 	bl	8014860 <uxr_seq_num_add>
 8014278:	f10a 0a01 	add.w	sl, sl, #1
 801427c:	fa1f f38a 	uxth.w	r3, sl
 8014280:	429d      	cmp	r5, r3
 8014282:	4606      	mov	r6, r0
 8014284:	d8ca      	bhi.n	801421c <uxr_prepare_reliable_buffer_to_write+0xfc>
 8014286:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801428a:	9d05      	ldr	r5, [sp, #20]
 801428c:	8920      	ldrh	r0, [r4, #8]
 801428e:	fbb6 f3f0 	udiv	r3, r6, r0
 8014292:	fb00 6313 	mls	r3, r0, r3, r6
 8014296:	b299      	uxth	r1, r3
 8014298:	6863      	ldr	r3, [r4, #4]
 801429a:	fbb3 f3f0 	udiv	r3, r3, r0
 801429e:	fb01 f303 	mul.w	r3, r1, r3
 80142a2:	6821      	ldr	r1, [r4, #0]
 80142a4:	3304      	adds	r3, #4
 80142a6:	4419      	add	r1, r3
 80142a8:	463a      	mov	r2, r7
 80142aa:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80142ae:	9000      	str	r0, [sp, #0]
 80142b0:	2300      	movs	r3, #0
 80142b2:	4658      	mov	r0, fp
 80142b4:	f7f5 ffe2 	bl	800a27c <ucdr_init_buffer_origin_offset>
 80142b8:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80142bc:	4658      	mov	r0, fp
 80142be:	fa1f f289 	uxth.w	r2, r9
 80142c2:	2302      	movs	r3, #2
 80142c4:	210d      	movs	r1, #13
 80142c6:	f7f9 fb2f 	bl	800d928 <uxr_buffer_submessage_header>
 80142ca:	9b03      	ldr	r3, [sp, #12]
 80142cc:	8927      	ldrh	r7, [r4, #8]
 80142ce:	7b20      	ldrb	r0, [r4, #12]
 80142d0:	f108 0104 	add.w	r1, r8, #4
 80142d4:	440b      	add	r3, r1
 80142d6:	4619      	mov	r1, r3
 80142d8:	fbb6 f3f7 	udiv	r3, r6, r7
 80142dc:	fb07 6313 	mls	r3, r7, r3, r6
 80142e0:	f1a5 0208 	sub.w	r2, r5, #8
 80142e4:	b29d      	uxth	r5, r3
 80142e6:	3004      	adds	r0, #4
 80142e8:	6863      	ldr	r3, [r4, #4]
 80142ea:	fbb3 f3f7 	udiv	r3, r3, r7
 80142ee:	fb05 f303 	mul.w	r3, r5, r3
 80142f2:	6825      	ldr	r5, [r4, #0]
 80142f4:	4448      	add	r0, r9
 80142f6:	50e8      	str	r0, [r5, r3]
 80142f8:	9d04      	ldr	r5, [sp, #16]
 80142fa:	eba2 0208 	sub.w	r2, r2, r8
 80142fe:	4628      	mov	r0, r5
 8014300:	f7f5 ffce 	bl	800a2a0 <ucdr_init_buffer>
 8014304:	4628      	mov	r0, r5
 8014306:	493c      	ldr	r1, [pc, #240]	@ (80143f8 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 8014308:	4622      	mov	r2, r4
 801430a:	f7f5 ff9d 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 801430e:	2001      	movs	r0, #1
 8014310:	81e6      	strh	r6, [r4, #14]
 8014312:	b011      	add	sp, #68	@ 0x44
 8014314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014318:	2101      	movs	r1, #1
 801431a:	89e0      	ldrh	r0, [r4, #14]
 801431c:	f000 faa0 	bl	8014860 <uxr_seq_num_add>
 8014320:	8921      	ldrh	r1, [r4, #8]
 8014322:	4605      	mov	r5, r0
 8014324:	8a60      	ldrh	r0, [r4, #18]
 8014326:	f000 fa9b 	bl	8014860 <uxr_seq_num_add>
 801432a:	4601      	mov	r1, r0
 801432c:	4628      	mov	r0, r5
 801432e:	f000 fa9f 	bl	8014870 <uxr_seq_num_cmp>
 8014332:	2800      	cmp	r0, #0
 8014334:	dd42      	ble.n	80143bc <uxr_prepare_reliable_buffer_to_write+0x29c>
 8014336:	2000      	movs	r0, #0
 8014338:	b011      	add	sp, #68	@ 0x44
 801433a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801433e:	8921      	ldrh	r1, [r4, #8]
 8014340:	8a60      	ldrh	r0, [r4, #18]
 8014342:	9205      	str	r2, [sp, #20]
 8014344:	f000 fa8c 	bl	8014860 <uxr_seq_num_add>
 8014348:	4601      	mov	r1, r0
 801434a:	4630      	mov	r0, r6
 801434c:	f000 fa90 	bl	8014870 <uxr_seq_num_cmp>
 8014350:	2800      	cmp	r0, #0
 8014352:	9a05      	ldr	r2, [sp, #20]
 8014354:	dcef      	bgt.n	8014336 <uxr_prepare_reliable_buffer_to_write+0x216>
 8014356:	8927      	ldrh	r7, [r4, #8]
 8014358:	fbb6 f3f7 	udiv	r3, r6, r7
 801435c:	fb07 6313 	mls	r3, r7, r3, r6
 8014360:	b29d      	uxth	r5, r3
 8014362:	6863      	ldr	r3, [r4, #4]
 8014364:	6824      	ldr	r4, [r4, #0]
 8014366:	fbb3 f3f7 	udiv	r3, r3, r7
 801436a:	fb05 f303 	mul.w	r3, r5, r3
 801436e:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8014372:	50e2      	str	r2, [r4, r3]
 8014374:	2300      	movs	r3, #0
 8014376:	f8cd 8000 	str.w	r8, [sp]
 801437a:	f7f5 ff7f 	bl	800a27c <ucdr_init_buffer_origin_offset>
 801437e:	2001      	movs	r0, #1
 8014380:	e7da      	b.n	8014338 <uxr_prepare_reliable_buffer_to_write+0x218>
 8014382:	b293      	uxth	r3, r2
 8014384:	461a      	mov	r2, r3
 8014386:	e737      	b.n	80141f8 <uxr_prepare_reliable_buffer_to_write+0xd8>
 8014388:	4630      	mov	r0, r6
 801438a:	2101      	movs	r1, #1
 801438c:	9207      	str	r2, [sp, #28]
 801438e:	f000 fa67 	bl	8014860 <uxr_seq_num_add>
 8014392:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8014396:	fbb0 f1fc 	udiv	r1, r0, ip
 801439a:	fb0c 0111 	mls	r1, ip, r1, r0
 801439e:	4606      	mov	r6, r0
 80143a0:	b288      	uxth	r0, r1
 80143a2:	6863      	ldr	r3, [r4, #4]
 80143a4:	fbb3 f1fc 	udiv	r1, r3, ip
 80143a8:	6823      	ldr	r3, [r4, #0]
 80143aa:	9a07      	ldr	r2, [sp, #28]
 80143ac:	fb00 f101 	mul.w	r1, r0, r1
 80143b0:	3104      	adds	r1, #4
 80143b2:	440b      	add	r3, r1
 80143b4:	9303      	str	r3, [sp, #12]
 80143b6:	f853 8c04 	ldr.w	r8, [r3, #-4]
 80143ba:	e70a      	b.n	80141d2 <uxr_prepare_reliable_buffer_to_write+0xb2>
 80143bc:	8921      	ldrh	r1, [r4, #8]
 80143be:	fbb5 f3f1 	udiv	r3, r5, r1
 80143c2:	fb01 5313 	mls	r3, r1, r3, r5
 80143c6:	b29a      	uxth	r2, r3
 80143c8:	6863      	ldr	r3, [r4, #4]
 80143ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80143ce:	6821      	ldr	r1, [r4, #0]
 80143d0:	9804      	ldr	r0, [sp, #16]
 80143d2:	fb02 f303 	mul.w	r3, r2, r3
 80143d6:	3304      	adds	r3, #4
 80143d8:	7b22      	ldrb	r2, [r4, #12]
 80143da:	4419      	add	r1, r3
 80143dc:	445a      	add	r2, fp
 80143de:	f841 2c04 	str.w	r2, [r1, #-4]
 80143e2:	7b23      	ldrb	r3, [r4, #12]
 80143e4:	9300      	str	r3, [sp, #0]
 80143e6:	2300      	movs	r3, #0
 80143e8:	f7f5 ff48 	bl	800a27c <ucdr_init_buffer_origin_offset>
 80143ec:	81e5      	strh	r5, [r4, #14]
 80143ee:	2001      	movs	r0, #1
 80143f0:	e7a2      	b.n	8014338 <uxr_prepare_reliable_buffer_to_write+0x218>
 80143f2:	4682      	mov	sl, r0
 80143f4:	e6ca      	b.n	801418c <uxr_prepare_reliable_buffer_to_write+0x6c>
 80143f6:	bf00      	nop
 80143f8:	08014001 	.word	0x08014001

080143fc <uxr_prepare_next_reliable_buffer_to_send>:
 80143fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143fe:	4604      	mov	r4, r0
 8014400:	460f      	mov	r7, r1
 8014402:	8a00      	ldrh	r0, [r0, #16]
 8014404:	2101      	movs	r1, #1
 8014406:	4616      	mov	r6, r2
 8014408:	461d      	mov	r5, r3
 801440a:	f000 fa29 	bl	8014860 <uxr_seq_num_add>
 801440e:	8028      	strh	r0, [r5, #0]
 8014410:	8922      	ldrh	r2, [r4, #8]
 8014412:	fbb0 f3f2 	udiv	r3, r0, r2
 8014416:	fb02 0c13 	mls	ip, r2, r3, r0
 801441a:	fa1f fc8c 	uxth.w	ip, ip
 801441e:	6863      	ldr	r3, [r4, #4]
 8014420:	fbb3 f3f2 	udiv	r3, r3, r2
 8014424:	fb0c fc03 	mul.w	ip, ip, r3
 8014428:	6823      	ldr	r3, [r4, #0]
 801442a:	89e1      	ldrh	r1, [r4, #14]
 801442c:	f10c 0c04 	add.w	ip, ip, #4
 8014430:	4463      	add	r3, ip
 8014432:	603b      	str	r3, [r7, #0]
 8014434:	6823      	ldr	r3, [r4, #0]
 8014436:	449c      	add	ip, r3
 8014438:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801443c:	6033      	str	r3, [r6, #0]
 801443e:	f000 fa17 	bl	8014870 <uxr_seq_num_cmp>
 8014442:	2800      	cmp	r0, #0
 8014444:	dd01      	ble.n	801444a <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8014446:	2000      	movs	r0, #0
 8014448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801444a:	7b23      	ldrb	r3, [r4, #12]
 801444c:	6832      	ldr	r2, [r6, #0]
 801444e:	429a      	cmp	r2, r3
 8014450:	d9f9      	bls.n	8014446 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8014452:	8a61      	ldrh	r1, [r4, #18]
 8014454:	8a20      	ldrh	r0, [r4, #16]
 8014456:	f000 fa07 	bl	8014868 <uxr_seq_num_sub>
 801445a:	8923      	ldrh	r3, [r4, #8]
 801445c:	4283      	cmp	r3, r0
 801445e:	d0f2      	beq.n	8014446 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8014460:	8828      	ldrh	r0, [r5, #0]
 8014462:	89e3      	ldrh	r3, [r4, #14]
 8014464:	8220      	strh	r0, [r4, #16]
 8014466:	4298      	cmp	r0, r3
 8014468:	d001      	beq.n	801446e <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801446a:	2001      	movs	r0, #1
 801446c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801446e:	2101      	movs	r1, #1
 8014470:	f000 f9f6 	bl	8014860 <uxr_seq_num_add>
 8014474:	81e0      	strh	r0, [r4, #14]
 8014476:	2001      	movs	r0, #1
 8014478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801447a:	bf00      	nop

0801447c <uxr_update_output_stream_heartbeat_timestamp>:
 801447c:	b570      	push	{r4, r5, r6, lr}
 801447e:	8a01      	ldrh	r1, [r0, #16]
 8014480:	4604      	mov	r4, r0
 8014482:	8a40      	ldrh	r0, [r0, #18]
 8014484:	4615      	mov	r5, r2
 8014486:	461e      	mov	r6, r3
 8014488:	f000 f9f2 	bl	8014870 <uxr_seq_num_cmp>
 801448c:	2800      	cmp	r0, #0
 801448e:	db07      	blt.n	80144a0 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8014490:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014494:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8014498:	e9c4 2306 	strd	r2, r3, [r4, #24]
 801449c:	2000      	movs	r0, #0
 801449e:	bd70      	pop	{r4, r5, r6, pc}
 80144a0:	f894 0020 	ldrb.w	r0, [r4, #32]
 80144a4:	b940      	cbnz	r0, 80144b8 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 80144a6:	2301      	movs	r3, #1
 80144a8:	f884 3020 	strb.w	r3, [r4, #32]
 80144ac:	3564      	adds	r5, #100	@ 0x64
 80144ae:	f146 0600 	adc.w	r6, r6, #0
 80144b2:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80144b6:	bd70      	pop	{r4, r5, r6, pc}
 80144b8:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 80144bc:	4295      	cmp	r5, r2
 80144be:	eb76 0303 	sbcs.w	r3, r6, r3
 80144c2:	bfa5      	ittet	ge
 80144c4:	3001      	addge	r0, #1
 80144c6:	f884 0020 	strbge.w	r0, [r4, #32]
 80144ca:	2000      	movlt	r0, #0
 80144cc:	2001      	movge	r0, #1
 80144ce:	e7ed      	b.n	80144ac <uxr_update_output_stream_heartbeat_timestamp+0x30>

080144d0 <uxr_begin_output_nack_buffer_it>:
 80144d0:	8a40      	ldrh	r0, [r0, #18]
 80144d2:	4770      	bx	lr

080144d4 <uxr_next_reliable_nack_buffer_to_send>:
 80144d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144d8:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 80144dc:	b082      	sub	sp, #8
 80144de:	f1b8 0f00 	cmp.w	r8, #0
 80144e2:	d011      	beq.n	8014508 <uxr_next_reliable_nack_buffer_to_send+0x34>
 80144e4:	4604      	mov	r4, r0
 80144e6:	8818      	ldrh	r0, [r3, #0]
 80144e8:	460e      	mov	r6, r1
 80144ea:	4617      	mov	r7, r2
 80144ec:	461d      	mov	r5, r3
 80144ee:	2101      	movs	r1, #1
 80144f0:	f000 f9b6 	bl	8014860 <uxr_seq_num_add>
 80144f4:	8028      	strh	r0, [r5, #0]
 80144f6:	8a21      	ldrh	r1, [r4, #16]
 80144f8:	f000 f9ba 	bl	8014870 <uxr_seq_num_cmp>
 80144fc:	2800      	cmp	r0, #0
 80144fe:	dd07      	ble.n	8014510 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 8014500:	f04f 0800 	mov.w	r8, #0
 8014504:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 8014508:	4640      	mov	r0, r8
 801450a:	b002      	add	sp, #8
 801450c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014510:	8921      	ldrh	r1, [r4, #8]
 8014512:	8828      	ldrh	r0, [r5, #0]
 8014514:	6823      	ldr	r3, [r4, #0]
 8014516:	fbb0 f2f1 	udiv	r2, r0, r1
 801451a:	fb01 0c12 	mls	ip, r1, r2, r0
 801451e:	fa1f f28c 	uxth.w	r2, ip
 8014522:	9301      	str	r3, [sp, #4]
 8014524:	6863      	ldr	r3, [r4, #4]
 8014526:	fbb3 fcf1 	udiv	ip, r3, r1
 801452a:	9b01      	ldr	r3, [sp, #4]
 801452c:	fb02 fc0c 	mul.w	ip, r2, ip
 8014530:	f10c 0c04 	add.w	ip, ip, #4
 8014534:	4463      	add	r3, ip
 8014536:	6033      	str	r3, [r6, #0]
 8014538:	6823      	ldr	r3, [r4, #0]
 801453a:	4463      	add	r3, ip
 801453c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8014540:	603b      	str	r3, [r7, #0]
 8014542:	7b22      	ldrb	r2, [r4, #12]
 8014544:	429a      	cmp	r2, r3
 8014546:	d0d2      	beq.n	80144ee <uxr_next_reliable_nack_buffer_to_send+0x1a>
 8014548:	4640      	mov	r0, r8
 801454a:	b002      	add	sp, #8
 801454c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014550 <uxr_process_acknack>:
 8014550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014552:	4604      	mov	r4, r0
 8014554:	460e      	mov	r6, r1
 8014556:	4610      	mov	r0, r2
 8014558:	2101      	movs	r1, #1
 801455a:	f000 f985 	bl	8014868 <uxr_seq_num_sub>
 801455e:	8a61      	ldrh	r1, [r4, #18]
 8014560:	f000 f982 	bl	8014868 <uxr_seq_num_sub>
 8014564:	b1c0      	cbz	r0, 8014598 <uxr_process_acknack+0x48>
 8014566:	4605      	mov	r5, r0
 8014568:	2700      	movs	r7, #0
 801456a:	2101      	movs	r1, #1
 801456c:	8a60      	ldrh	r0, [r4, #18]
 801456e:	f000 f977 	bl	8014860 <uxr_seq_num_add>
 8014572:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8014576:	fbb0 f1fc 	udiv	r1, r0, ip
 801457a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801457e:	fb0c 0111 	mls	r1, ip, r1, r0
 8014582:	b289      	uxth	r1, r1
 8014584:	3701      	adds	r7, #1
 8014586:	fbb3 f3fc 	udiv	r3, r3, ip
 801458a:	fb01 f303 	mul.w	r3, r1, r3
 801458e:	42bd      	cmp	r5, r7
 8014590:	7b21      	ldrb	r1, [r4, #12]
 8014592:	8260      	strh	r0, [r4, #18]
 8014594:	50d1      	str	r1, [r2, r3]
 8014596:	d1e8      	bne.n	801456a <uxr_process_acknack+0x1a>
 8014598:	3e00      	subs	r6, #0
 801459a:	f04f 0300 	mov.w	r3, #0
 801459e:	bf18      	it	ne
 80145a0:	2601      	movne	r6, #1
 80145a2:	f884 3020 	strb.w	r3, [r4, #32]
 80145a6:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 80145aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080145ac <uxr_is_output_up_to_date>:
 80145ac:	8a01      	ldrh	r1, [r0, #16]
 80145ae:	8a40      	ldrh	r0, [r0, #18]
 80145b0:	b508      	push	{r3, lr}
 80145b2:	f000 f95d 	bl	8014870 <uxr_seq_num_cmp>
 80145b6:	fab0 f080 	clz	r0, r0
 80145ba:	0940      	lsrs	r0, r0, #5
 80145bc:	bd08      	pop	{r3, pc}
 80145be:	bf00      	nop

080145c0 <get_available_free_slots>:
 80145c0:	8902      	ldrh	r2, [r0, #8]
 80145c2:	b1da      	cbz	r2, 80145fc <get_available_free_slots+0x3c>
 80145c4:	b530      	push	{r4, r5, lr}
 80145c6:	2100      	movs	r1, #0
 80145c8:	6843      	ldr	r3, [r0, #4]
 80145ca:	6805      	ldr	r5, [r0, #0]
 80145cc:	7b04      	ldrb	r4, [r0, #12]
 80145ce:	fbb3 fef2 	udiv	lr, r3, r2
 80145d2:	4608      	mov	r0, r1
 80145d4:	460b      	mov	r3, r1
 80145d6:	fbb3 fcf2 	udiv	ip, r3, r2
 80145da:	fb02 331c 	mls	r3, r2, ip, r3
 80145de:	b29b      	uxth	r3, r3
 80145e0:	fb0e f303 	mul.w	r3, lr, r3
 80145e4:	3101      	adds	r1, #1
 80145e6:	f855 c003 	ldr.w	ip, [r5, r3]
 80145ea:	4564      	cmp	r4, ip
 80145ec:	bf08      	it	eq
 80145ee:	3001      	addeq	r0, #1
 80145f0:	b28b      	uxth	r3, r1
 80145f2:	bf08      	it	eq
 80145f4:	b280      	uxtheq	r0, r0
 80145f6:	4293      	cmp	r3, r2
 80145f8:	d3ed      	bcc.n	80145d6 <get_available_free_slots+0x16>
 80145fa:	bd30      	pop	{r4, r5, pc}
 80145fc:	4610      	mov	r0, r2
 80145fe:	4770      	bx	lr

08014600 <uxr_buffer_request_data>:
 8014600:	b530      	push	{r4, r5, lr}
 8014602:	b095      	sub	sp, #84	@ 0x54
 8014604:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8014608:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801460a:	9303      	str	r3, [sp, #12]
 801460c:	2200      	movs	r2, #0
 801460e:	2d00      	cmp	r5, #0
 8014610:	bf14      	ite	ne
 8014612:	2101      	movne	r1, #1
 8014614:	4611      	moveq	r1, r2
 8014616:	4604      	mov	r4, r0
 8014618:	f88d 301c 	strb.w	r3, [sp, #28]
 801461c:	f88d 201d 	strb.w	r2, [sp, #29]
 8014620:	f88d 201e 	strb.w	r2, [sp, #30]
 8014624:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8014628:	d021      	beq.n	801466e <uxr_buffer_request_data+0x6e>
 801462a:	682a      	ldr	r2, [r5, #0]
 801462c:	686b      	ldr	r3, [r5, #4]
 801462e:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 8014632:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8014636:	2210      	movs	r2, #16
 8014638:	2308      	movs	r3, #8
 801463a:	2100      	movs	r1, #0
 801463c:	e9cd 3100 	strd	r3, r1, [sp]
 8014640:	4620      	mov	r0, r4
 8014642:	9905      	ldr	r1, [sp, #20]
 8014644:	ab0c      	add	r3, sp, #48	@ 0x30
 8014646:	f7f8 fed1 	bl	800d3ec <uxr_prepare_stream_to_write_submessage>
 801464a:	b918      	cbnz	r0, 8014654 <uxr_buffer_request_data+0x54>
 801464c:	4604      	mov	r4, r0
 801464e:	4620      	mov	r0, r4
 8014650:	b015      	add	sp, #84	@ 0x54
 8014652:	bd30      	pop	{r4, r5, pc}
 8014654:	9904      	ldr	r1, [sp, #16]
 8014656:	aa06      	add	r2, sp, #24
 8014658:	4620      	mov	r0, r4
 801465a:	f7f8 fffd 	bl	800d658 <uxr_init_base_object_request>
 801465e:	a906      	add	r1, sp, #24
 8014660:	4604      	mov	r4, r0
 8014662:	a80c      	add	r0, sp, #48	@ 0x30
 8014664:	f7fa faf8 	bl	800ec58 <uxr_serialize_READ_DATA_Payload>
 8014668:	4620      	mov	r0, r4
 801466a:	b015      	add	sp, #84	@ 0x54
 801466c:	bd30      	pop	{r4, r5, pc}
 801466e:	2208      	movs	r2, #8
 8014670:	e7e2      	b.n	8014638 <uxr_buffer_request_data+0x38>
 8014672:	bf00      	nop

08014674 <uxr_buffer_cancel_data>:
 8014674:	b510      	push	{r4, lr}
 8014676:	b094      	sub	sp, #80	@ 0x50
 8014678:	2300      	movs	r3, #0
 801467a:	9202      	str	r2, [sp, #8]
 801467c:	9205      	str	r2, [sp, #20]
 801467e:	9301      	str	r3, [sp, #4]
 8014680:	2201      	movs	r2, #1
 8014682:	f8ad 301c 	strh.w	r3, [sp, #28]
 8014686:	f88d 301e 	strb.w	r3, [sp, #30]
 801468a:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801468e:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8014692:	2308      	movs	r3, #8
 8014694:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8014698:	9300      	str	r3, [sp, #0]
 801469a:	2210      	movs	r2, #16
 801469c:	ab0c      	add	r3, sp, #48	@ 0x30
 801469e:	4604      	mov	r4, r0
 80146a0:	9103      	str	r1, [sp, #12]
 80146a2:	f7f8 fea3 	bl	800d3ec <uxr_prepare_stream_to_write_submessage>
 80146a6:	b918      	cbnz	r0, 80146b0 <uxr_buffer_cancel_data+0x3c>
 80146a8:	4604      	mov	r4, r0
 80146aa:	4620      	mov	r0, r4
 80146ac:	b014      	add	sp, #80	@ 0x50
 80146ae:	bd10      	pop	{r4, pc}
 80146b0:	9905      	ldr	r1, [sp, #20]
 80146b2:	aa06      	add	r2, sp, #24
 80146b4:	4620      	mov	r0, r4
 80146b6:	f7f8 ffcf 	bl	800d658 <uxr_init_base_object_request>
 80146ba:	a906      	add	r1, sp, #24
 80146bc:	4604      	mov	r4, r0
 80146be:	a80c      	add	r0, sp, #48	@ 0x30
 80146c0:	f7fa faca 	bl	800ec58 <uxr_serialize_READ_DATA_Payload>
 80146c4:	4620      	mov	r0, r4
 80146c6:	b014      	add	sp, #80	@ 0x50
 80146c8:	bd10      	pop	{r4, pc}
 80146ca:	bf00      	nop

080146cc <read_submessage_format>:
 80146cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80146d0:	b095      	sub	sp, #84	@ 0x54
 80146d2:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 80146d6:	b113      	cbz	r3, 80146de <read_submessage_format+0x12>
 80146d8:	b015      	add	sp, #84	@ 0x54
 80146da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80146de:	460c      	mov	r4, r1
 80146e0:	4615      	mov	r5, r2
 80146e2:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80146e6:	4607      	mov	r7, r0
 80146e8:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80146ea:	9004      	str	r0, [sp, #16]
 80146ec:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80146ee:	9005      	str	r0, [sp, #20]
 80146f0:	1a52      	subs	r2, r2, r1
 80146f2:	a80c      	add	r0, sp, #48	@ 0x30
 80146f4:	4699      	mov	r9, r3
 80146f6:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 80146fa:	f7f5 fdd1 	bl	800a2a0 <ucdr_init_buffer>
 80146fe:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8014702:	a80c      	add	r0, sp, #48	@ 0x30
 8014704:	f7f5 fda0 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 8014708:	69e2      	ldr	r2, [r4, #28]
 801470a:	b19a      	cbz	r2, 8014734 <read_submessage_format+0x68>
 801470c:	f1b8 0f07 	cmp.w	r8, #7
 8014710:	f882 9014 	strb.w	r9, [r2, #20]
 8014714:	d040      	beq.n	8014798 <read_submessage_format+0xcc>
 8014716:	f1b8 0f08 	cmp.w	r8, #8
 801471a:	d02e      	beq.n	801477a <read_submessage_format+0xae>
 801471c:	f1b8 0f06 	cmp.w	r8, #6
 8014720:	d011      	beq.n	8014746 <read_submessage_format+0x7a>
 8014722:	2301      	movs	r3, #1
 8014724:	7513      	strb	r3, [r2, #20]
 8014726:	4629      	mov	r1, r5
 8014728:	4620      	mov	r0, r4
 801472a:	f7f5 fe09 	bl	800a340 <ucdr_advance_buffer>
 801472e:	b015      	add	sp, #84	@ 0x54
 8014730:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014734:	f1b8 0f07 	cmp.w	r8, #7
 8014738:	d02e      	beq.n	8014798 <read_submessage_format+0xcc>
 801473a:	f1b8 0f08 	cmp.w	r8, #8
 801473e:	d01c      	beq.n	801477a <read_submessage_format+0xae>
 8014740:	f1b8 0f06 	cmp.w	r8, #6
 8014744:	d1ef      	bne.n	8014726 <read_submessage_format+0x5a>
 8014746:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 801474a:	f1b8 0f00 	cmp.w	r8, #0
 801474e:	d011      	beq.n	8014774 <read_submessage_format+0xa8>
 8014750:	ab0c      	add	r3, sp, #48	@ 0x30
 8014752:	e9cd 3500 	strd	r3, r5, [sp]
 8014756:	2306      	movs	r3, #6
 8014758:	f88d 3016 	strb.w	r3, [sp, #22]
 801475c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014760:	9302      	str	r3, [sp, #8]
 8014762:	4632      	mov	r2, r6
 8014764:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8014768:	4638      	mov	r0, r7
 801476a:	47c0      	blx	r8
 801476c:	2301      	movs	r3, #1
 801476e:	69e2      	ldr	r2, [r4, #28]
 8014770:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8014774:	2a00      	cmp	r2, #0
 8014776:	d1d4      	bne.n	8014722 <read_submessage_format+0x56>
 8014778:	e7d5      	b.n	8014726 <read_submessage_format+0x5a>
 801477a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801477e:	2b00      	cmp	r3, #0
 8014780:	d0f8      	beq.n	8014774 <read_submessage_format+0xa8>
 8014782:	a906      	add	r1, sp, #24
 8014784:	a80c      	add	r0, sp, #48	@ 0x30
 8014786:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801478a:	f7fa fb2b 	bl	800ede4 <uxr_deserialize_SampleIdentity>
 801478e:	b9a0      	cbnz	r0, 80147ba <read_submessage_format+0xee>
 8014790:	69e2      	ldr	r2, [r4, #28]
 8014792:	2a00      	cmp	r2, #0
 8014794:	d1c5      	bne.n	8014722 <read_submessage_format+0x56>
 8014796:	e7c6      	b.n	8014726 <read_submessage_format+0x5a>
 8014798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801479c:	b13b      	cbz	r3, 80147ae <read_submessage_format+0xe2>
 801479e:	a906      	add	r1, sp, #24
 80147a0:	a80c      	add	r0, sp, #48	@ 0x30
 80147a2:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80147a6:	f7f9 fff1 	bl	800e78c <uxr_deserialize_BaseObjectRequest>
 80147aa:	bb60      	cbnz	r0, 8014806 <read_submessage_format+0x13a>
 80147ac:	69e2      	ldr	r2, [r4, #28]
 80147ae:	68a3      	ldr	r3, [r4, #8]
 80147b0:	442b      	add	r3, r5
 80147b2:	60a3      	str	r3, [r4, #8]
 80147b4:	2a00      	cmp	r2, #0
 80147b6:	d1b4      	bne.n	8014722 <read_submessage_format+0x56>
 80147b8:	e7b5      	b.n	8014726 <read_submessage_format+0x5a>
 80147ba:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80147be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80147c0:	1a52      	subs	r2, r2, r1
 80147c2:	eba8 0803 	sub.w	r8, r8, r3
 80147c6:	a80c      	add	r0, sp, #48	@ 0x30
 80147c8:	f7f5 fd6a 	bl	800a2a0 <ucdr_init_buffer>
 80147cc:	44a8      	add	r8, r5
 80147ce:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80147d2:	a80c      	add	r0, sp, #48	@ 0x30
 80147d4:	f7f5 fd38 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 80147d8:	fa1f f888 	uxth.w	r8, r8
 80147dc:	ab0c      	add	r3, sp, #48	@ 0x30
 80147de:	9300      	str	r3, [sp, #0]
 80147e0:	f8cd 8004 	str.w	r8, [sp, #4]
 80147e4:	2108      	movs	r1, #8
 80147e6:	f88d 1016 	strb.w	r1, [sp, #22]
 80147ea:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 80147ee:	9102      	str	r1, [sp, #8]
 80147f0:	ab06      	add	r3, sp, #24
 80147f2:	4632      	mov	r2, r6
 80147f4:	9905      	ldr	r1, [sp, #20]
 80147f6:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 80147fa:	4638      	mov	r0, r7
 80147fc:	47b0      	blx	r6
 80147fe:	2301      	movs	r3, #1
 8014800:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8014804:	e7c4      	b.n	8014790 <read_submessage_format+0xc4>
 8014806:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801480a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801480c:	1a52      	subs	r2, r2, r1
 801480e:	a80c      	add	r0, sp, #48	@ 0x30
 8014810:	eba8 0803 	sub.w	r8, r8, r3
 8014814:	f7f5 fd44 	bl	800a2a0 <ucdr_init_buffer>
 8014818:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801481c:	a80c      	add	r0, sp, #48	@ 0x30
 801481e:	f7f5 fd13 	bl	800a248 <ucdr_set_on_full_buffer_callback>
 8014822:	ab0c      	add	r3, sp, #48	@ 0x30
 8014824:	9300      	str	r3, [sp, #0]
 8014826:	f89d 1018 	ldrb.w	r1, [sp, #24]
 801482a:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801482e:	44a8      	add	r8, r5
 8014830:	fa1f f888 	uxth.w	r8, r8
 8014834:	f8cd 8004 	str.w	r8, [sp, #4]
 8014838:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801483c:	2107      	movs	r1, #7
 801483e:	f88d 1016 	strb.w	r1, [sp, #22]
 8014842:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8014846:	9102      	str	r1, [sp, #8]
 8014848:	4632      	mov	r2, r6
 801484a:	b29b      	uxth	r3, r3
 801484c:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 8014850:	9905      	ldr	r1, [sp, #20]
 8014852:	4638      	mov	r0, r7
 8014854:	47b0      	blx	r6
 8014856:	2301      	movs	r3, #1
 8014858:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 801485c:	e7a6      	b.n	80147ac <read_submessage_format+0xe0>
 801485e:	bf00      	nop

08014860 <uxr_seq_num_add>:
 8014860:	4408      	add	r0, r1
 8014862:	b280      	uxth	r0, r0
 8014864:	4770      	bx	lr
 8014866:	bf00      	nop

08014868 <uxr_seq_num_sub>:
 8014868:	1a40      	subs	r0, r0, r1
 801486a:	b280      	uxth	r0, r0
 801486c:	4770      	bx	lr
 801486e:	bf00      	nop

08014870 <uxr_seq_num_cmp>:
 8014870:	4288      	cmp	r0, r1
 8014872:	d011      	beq.n	8014898 <uxr_seq_num_cmp+0x28>
 8014874:	d309      	bcc.n	801488a <uxr_seq_num_cmp+0x1a>
 8014876:	4288      	cmp	r0, r1
 8014878:	d910      	bls.n	801489c <uxr_seq_num_cmp+0x2c>
 801487a:	1a40      	subs	r0, r0, r1
 801487c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8014880:	bfd4      	ite	le
 8014882:	2001      	movle	r0, #1
 8014884:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 8014888:	4770      	bx	lr
 801488a:	1a0b      	subs	r3, r1, r0
 801488c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014890:	daf1      	bge.n	8014876 <uxr_seq_num_cmp+0x6>
 8014892:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014896:	4770      	bx	lr
 8014898:	2000      	movs	r0, #0
 801489a:	4770      	bx	lr
 801489c:	2001      	movs	r0, #1
 801489e:	4770      	bx	lr

080148a0 <uxr_init_framing_io>:
 80148a0:	2300      	movs	r3, #0
 80148a2:	7041      	strb	r1, [r0, #1]
 80148a4:	7003      	strb	r3, [r0, #0]
 80148a6:	8583      	strh	r3, [r0, #44]	@ 0x2c
 80148a8:	4770      	bx	lr
 80148aa:	bf00      	nop

080148ac <uxr_write_framed_msg>:
 80148ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148b0:	4617      	mov	r7, r2
 80148b2:	7842      	ldrb	r2, [r0, #1]
 80148b4:	b083      	sub	sp, #12
 80148b6:	460e      	mov	r6, r1
 80148b8:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 80148bc:	469a      	mov	sl, r3
 80148be:	2901      	cmp	r1, #1
 80148c0:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 80148c4:	4604      	mov	r4, r0
 80148c6:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 80148ca:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 80148ce:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 80148d2:	f240 8137 	bls.w	8014b44 <uxr_write_framed_msg+0x298>
 80148d6:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 80148da:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 80148de:	2901      	cmp	r1, #1
 80148e0:	f04f 0202 	mov.w	r2, #2
 80148e4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80148e8:	f240 808f 	bls.w	8014a0a <uxr_write_framed_msg+0x15e>
 80148ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80148ee:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 80148f2:	b2dd      	uxtb	r5, r3
 80148f4:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80148f8:	2203      	movs	r2, #3
 80148fa:	2901      	cmp	r1, #1
 80148fc:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014900:	f240 809a 	bls.w	8014a38 <uxr_write_framed_msg+0x18c>
 8014904:	18a1      	adds	r1, r4, r2
 8014906:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014908:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801490c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8014910:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8014914:	3201      	adds	r2, #1
 8014916:	2801      	cmp	r0, #1
 8014918:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801491c:	f240 80a0 	bls.w	8014a60 <uxr_write_framed_msg+0x1b4>
 8014920:	18a0      	adds	r0, r4, r2
 8014922:	3201      	adds	r2, #1
 8014924:	b2d2      	uxtb	r2, r2
 8014926:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801492a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801492e:	2b00      	cmp	r3, #0
 8014930:	f000 80a9 	beq.w	8014a86 <uxr_write_framed_msg+0x1da>
 8014934:	f04f 0900 	mov.w	r9, #0
 8014938:	46c8      	mov	r8, r9
 801493a:	f81a 3008 	ldrb.w	r3, [sl, r8]
 801493e:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8014942:	2901      	cmp	r1, #1
 8014944:	f240 80c3 	bls.w	8014ace <uxr_write_framed_msg+0x222>
 8014948:	2a29      	cmp	r2, #41	@ 0x29
 801494a:	f200 809f 	bhi.w	8014a8c <uxr_write_framed_msg+0x1e0>
 801494e:	18a1      	adds	r1, r4, r2
 8014950:	3201      	adds	r2, #1
 8014952:	b2d2      	uxtb	r2, r2
 8014954:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8014958:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801495c:	ea89 0303 	eor.w	r3, r9, r3
 8014960:	498c      	ldr	r1, [pc, #560]	@ (8014b94 <uxr_write_framed_msg+0x2e8>)
 8014962:	b2db      	uxtb	r3, r3
 8014964:	f108 0801 	add.w	r8, r8, #1
 8014968:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801496c:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8014970:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014972:	4543      	cmp	r3, r8
 8014974:	d8e1      	bhi.n	801493a <uxr_write_framed_msg+0x8e>
 8014976:	ea4f 2319 	mov.w	r3, r9, lsr #8
 801497a:	fa5f f889 	uxtb.w	r8, r9
 801497e:	9301      	str	r3, [sp, #4]
 8014980:	f04f 0900 	mov.w	r9, #0
 8014984:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 8014988:	fa5f f18a 	uxtb.w	r1, sl
 801498c:	2901      	cmp	r1, #1
 801498e:	d921      	bls.n	80149d4 <uxr_write_framed_msg+0x128>
 8014990:	2a29      	cmp	r2, #41	@ 0x29
 8014992:	f240 80af 	bls.w	8014af4 <uxr_write_framed_msg+0x248>
 8014996:	2500      	movs	r5, #0
 8014998:	e000      	b.n	801499c <uxr_write_framed_msg+0xf0>
 801499a:	b160      	cbz	r0, 80149b6 <uxr_write_framed_msg+0x10a>
 801499c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80149a0:	1b52      	subs	r2, r2, r5
 80149a2:	465b      	mov	r3, fp
 80149a4:	4421      	add	r1, r4
 80149a6:	4638      	mov	r0, r7
 80149a8:	47b0      	blx	r6
 80149aa:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80149ae:	4405      	add	r5, r0
 80149b0:	4295      	cmp	r5, r2
 80149b2:	d3f2      	bcc.n	801499a <uxr_write_framed_msg+0xee>
 80149b4:	d003      	beq.n	80149be <uxr_write_framed_msg+0x112>
 80149b6:	2000      	movs	r0, #0
 80149b8:	b003      	add	sp, #12
 80149ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149be:	fa5f f18a 	uxtb.w	r1, sl
 80149c2:	f04f 0300 	mov.w	r3, #0
 80149c6:	2901      	cmp	r1, #1
 80149c8:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80149cc:	f04f 0200 	mov.w	r2, #0
 80149d0:	f200 8090 	bhi.w	8014af4 <uxr_write_framed_msg+0x248>
 80149d4:	1c51      	adds	r1, r2, #1
 80149d6:	b2c9      	uxtb	r1, r1
 80149d8:	2929      	cmp	r1, #41	@ 0x29
 80149da:	d8dc      	bhi.n	8014996 <uxr_write_framed_msg+0xea>
 80149dc:	18a5      	adds	r5, r4, r2
 80149de:	4421      	add	r1, r4
 80149e0:	3202      	adds	r2, #2
 80149e2:	f088 0820 	eor.w	r8, r8, #32
 80149e6:	4648      	mov	r0, r9
 80149e8:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 80149ec:	b2d2      	uxtb	r2, r2
 80149ee:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 80149f2:	f04f 0901 	mov.w	r9, #1
 80149f6:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80149fa:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80149fe:	2800      	cmp	r0, #0
 8014a00:	f040 8085 	bne.w	8014b0e <uxr_write_framed_msg+0x262>
 8014a04:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014a08:	e7bc      	b.n	8014984 <uxr_write_framed_msg+0xd8>
 8014a0a:	4611      	mov	r1, r2
 8014a0c:	f04f 0c03 	mov.w	ip, #3
 8014a10:	2204      	movs	r2, #4
 8014a12:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014a14:	4421      	add	r1, r4
 8014a16:	b2dd      	uxtb	r5, r3
 8014a18:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 8014a1c:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 8014a20:	44a4      	add	ip, r4
 8014a22:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8014a26:	f080 0020 	eor.w	r0, r0, #32
 8014a2a:	2901      	cmp	r1, #1
 8014a2c:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 8014a30:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014a34:	f63f af66 	bhi.w	8014904 <uxr_write_framed_msg+0x58>
 8014a38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014a3a:	18a0      	adds	r0, r4, r2
 8014a3c:	f085 0520 	eor.w	r5, r5, #32
 8014a40:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8014a44:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8014a48:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 8014a4c:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 8014a50:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8014a54:	3202      	adds	r2, #2
 8014a56:	2801      	cmp	r0, #1
 8014a58:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014a5c:	f63f af60 	bhi.w	8014920 <uxr_write_framed_msg+0x74>
 8014a60:	1c50      	adds	r0, r2, #1
 8014a62:	18a5      	adds	r5, r4, r2
 8014a64:	fa54 f080 	uxtab	r0, r4, r0
 8014a68:	3202      	adds	r2, #2
 8014a6a:	f081 0120 	eor.w	r1, r1, #32
 8014a6e:	b2d2      	uxtb	r2, r2
 8014a70:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8014a74:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 8014a78:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8014a7c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	f47f af57 	bne.w	8014934 <uxr_write_framed_msg+0x88>
 8014a86:	9301      	str	r3, [sp, #4]
 8014a88:	4698      	mov	r8, r3
 8014a8a:	e779      	b.n	8014980 <uxr_write_framed_msg+0xd4>
 8014a8c:	2500      	movs	r5, #0
 8014a8e:	e001      	b.n	8014a94 <uxr_write_framed_msg+0x1e8>
 8014a90:	2800      	cmp	r0, #0
 8014a92:	d090      	beq.n	80149b6 <uxr_write_framed_msg+0x10a>
 8014a94:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8014a98:	1b52      	subs	r2, r2, r5
 8014a9a:	465b      	mov	r3, fp
 8014a9c:	4421      	add	r1, r4
 8014a9e:	4638      	mov	r0, r7
 8014aa0:	47b0      	blx	r6
 8014aa2:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8014aa6:	4405      	add	r5, r0
 8014aa8:	4295      	cmp	r5, r2
 8014aaa:	d3f1      	bcc.n	8014a90 <uxr_write_framed_msg+0x1e4>
 8014aac:	d183      	bne.n	80149b6 <uxr_write_framed_msg+0x10a>
 8014aae:	f04f 0300 	mov.w	r3, #0
 8014ab2:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8014ab6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ab8:	4543      	cmp	r3, r8
 8014aba:	d964      	bls.n	8014b86 <uxr_write_framed_msg+0x2da>
 8014abc:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8014ac0:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8014ac4:	2901      	cmp	r1, #1
 8014ac6:	f04f 0200 	mov.w	r2, #0
 8014aca:	f63f af3d 	bhi.w	8014948 <uxr_write_framed_msg+0x9c>
 8014ace:	1c51      	adds	r1, r2, #1
 8014ad0:	b2c9      	uxtb	r1, r1
 8014ad2:	2929      	cmp	r1, #41	@ 0x29
 8014ad4:	d8da      	bhi.n	8014a8c <uxr_write_framed_msg+0x1e0>
 8014ad6:	18a0      	adds	r0, r4, r2
 8014ad8:	4421      	add	r1, r4
 8014ada:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 8014ade:	3202      	adds	r2, #2
 8014ae0:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 8014ae4:	b2d2      	uxtb	r2, r2
 8014ae6:	f083 0020 	eor.w	r0, r3, #32
 8014aea:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8014aee:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014af2:	e733      	b.n	801495c <uxr_write_framed_msg+0xb0>
 8014af4:	18a1      	adds	r1, r4, r2
 8014af6:	3201      	adds	r2, #1
 8014af8:	4648      	mov	r0, r9
 8014afa:	b2d2      	uxtb	r2, r2
 8014afc:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8014b00:	f04f 0901 	mov.w	r9, #1
 8014b04:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014b08:	2800      	cmp	r0, #0
 8014b0a:	f43f af7b 	beq.w	8014a04 <uxr_write_framed_msg+0x158>
 8014b0e:	2500      	movs	r5, #0
 8014b10:	e002      	b.n	8014b18 <uxr_write_framed_msg+0x26c>
 8014b12:	2800      	cmp	r0, #0
 8014b14:	f43f af4f 	beq.w	80149b6 <uxr_write_framed_msg+0x10a>
 8014b18:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8014b1c:	1b52      	subs	r2, r2, r5
 8014b1e:	465b      	mov	r3, fp
 8014b20:	4421      	add	r1, r4
 8014b22:	4638      	mov	r0, r7
 8014b24:	47b0      	blx	r6
 8014b26:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8014b2a:	4405      	add	r5, r0
 8014b2c:	4295      	cmp	r5, r2
 8014b2e:	d3f0      	bcc.n	8014b12 <uxr_write_framed_msg+0x266>
 8014b30:	f47f af41 	bne.w	80149b6 <uxr_write_framed_msg+0x10a>
 8014b34:	2300      	movs	r3, #0
 8014b36:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8014b3a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014b3c:	b298      	uxth	r0, r3
 8014b3e:	b003      	add	sp, #12
 8014b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b44:	217d      	movs	r1, #125	@ 0x7d
 8014b46:	f082 0220 	eor.w	r2, r2, #32
 8014b4a:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8014b4e:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8014b52:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 8014b56:	2901      	cmp	r1, #1
 8014b58:	f04f 0203 	mov.w	r2, #3
 8014b5c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014b60:	d804      	bhi.n	8014b6c <uxr_write_framed_msg+0x2c0>
 8014b62:	4611      	mov	r1, r2
 8014b64:	f04f 0c04 	mov.w	ip, #4
 8014b68:	2205      	movs	r2, #5
 8014b6a:	e752      	b.n	8014a12 <uxr_write_framed_msg+0x166>
 8014b6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014b6e:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8014b72:	b2dd      	uxtb	r5, r3
 8014b74:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8014b78:	2204      	movs	r2, #4
 8014b7a:	2901      	cmp	r1, #1
 8014b7c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014b80:	f63f aec0 	bhi.w	8014904 <uxr_write_framed_msg+0x58>
 8014b84:	e758      	b.n	8014a38 <uxr_write_framed_msg+0x18c>
 8014b86:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8014b8a:	fa5f f889 	uxtb.w	r8, r9
 8014b8e:	9301      	str	r3, [sp, #4]
 8014b90:	2200      	movs	r2, #0
 8014b92:	e6f5      	b.n	8014980 <uxr_write_framed_msg+0xd4>
 8014b94:	08017d08 	.word	0x08017d08

08014b98 <uxr_framing_read_transport>:
 8014b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b9c:	4604      	mov	r4, r0
 8014b9e:	b083      	sub	sp, #12
 8014ba0:	461f      	mov	r7, r3
 8014ba2:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8014ba6:	4689      	mov	r9, r1
 8014ba8:	4692      	mov	sl, r2
 8014baa:	f7f8 ff03 	bl	800d9b4 <uxr_millis>
 8014bae:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8014bb2:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8014bb6:	42b3      	cmp	r3, r6
 8014bb8:	4680      	mov	r8, r0
 8014bba:	d061      	beq.n	8014c80 <uxr_framing_read_transport+0xe8>
 8014bbc:	d81c      	bhi.n	8014bf8 <uxr_framing_read_transport+0x60>
 8014bbe:	1e75      	subs	r5, r6, #1
 8014bc0:	1aed      	subs	r5, r5, r3
 8014bc2:	b2ed      	uxtb	r5, r5
 8014bc4:	2600      	movs	r6, #0
 8014bc6:	455d      	cmp	r5, fp
 8014bc8:	d81f      	bhi.n	8014c0a <uxr_framing_read_transport+0x72>
 8014bca:	19ab      	adds	r3, r5, r6
 8014bcc:	455b      	cmp	r3, fp
 8014bce:	bf84      	itt	hi
 8014bd0:	ebab 0605 	subhi.w	r6, fp, r5
 8014bd4:	b2f6      	uxtbhi	r6, r6
 8014bd6:	b9ed      	cbnz	r5, 8014c14 <uxr_framing_read_transport+0x7c>
 8014bd8:	f04f 0b00 	mov.w	fp, #0
 8014bdc:	f7f8 feea 	bl	800d9b4 <uxr_millis>
 8014be0:	683b      	ldr	r3, [r7, #0]
 8014be2:	eba0 0808 	sub.w	r8, r0, r8
 8014be6:	eba3 0308 	sub.w	r3, r3, r8
 8014bea:	4658      	mov	r0, fp
 8014bec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014bf0:	603b      	str	r3, [r7, #0]
 8014bf2:	b003      	add	sp, #12
 8014bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bf8:	2e00      	cmp	r6, #0
 8014bfa:	d049      	beq.n	8014c90 <uxr_framing_read_transport+0xf8>
 8014bfc:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 8014c00:	b2ed      	uxtb	r5, r5
 8014c02:	3e01      	subs	r6, #1
 8014c04:	455d      	cmp	r5, fp
 8014c06:	b2f6      	uxtb	r6, r6
 8014c08:	d9df      	bls.n	8014bca <uxr_framing_read_transport+0x32>
 8014c0a:	fa5f f58b 	uxtb.w	r5, fp
 8014c0e:	2600      	movs	r6, #0
 8014c10:	2d00      	cmp	r5, #0
 8014c12:	d0e1      	beq.n	8014bd8 <uxr_framing_read_transport+0x40>
 8014c14:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014c18:	3102      	adds	r1, #2
 8014c1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c1c:	9300      	str	r3, [sp, #0]
 8014c1e:	683b      	ldr	r3, [r7, #0]
 8014c20:	4421      	add	r1, r4
 8014c22:	462a      	mov	r2, r5
 8014c24:	4650      	mov	r0, sl
 8014c26:	47c8      	blx	r9
 8014c28:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8014c2c:	4a1a      	ldr	r2, [pc, #104]	@ (8014c98 <uxr_framing_read_transport+0x100>)
 8014c2e:	4403      	add	r3, r0
 8014c30:	0859      	lsrs	r1, r3, #1
 8014c32:	fba2 2101 	umull	r2, r1, r2, r1
 8014c36:	0889      	lsrs	r1, r1, #2
 8014c38:	222a      	movs	r2, #42	@ 0x2a
 8014c3a:	fb02 3111 	mls	r1, r2, r1, r3
 8014c3e:	4683      	mov	fp, r0
 8014c40:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8014c44:	2800      	cmp	r0, #0
 8014c46:	d0c7      	beq.n	8014bd8 <uxr_framing_read_transport+0x40>
 8014c48:	42a8      	cmp	r0, r5
 8014c4a:	d1c7      	bne.n	8014bdc <uxr_framing_read_transport+0x44>
 8014c4c:	2e00      	cmp	r6, #0
 8014c4e:	d0c5      	beq.n	8014bdc <uxr_framing_read_transport+0x44>
 8014c50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c52:	9300      	str	r3, [sp, #0]
 8014c54:	3102      	adds	r1, #2
 8014c56:	4632      	mov	r2, r6
 8014c58:	4421      	add	r1, r4
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	4650      	mov	r0, sl
 8014c5e:	47c8      	blx	r9
 8014c60:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014c64:	4a0c      	ldr	r2, [pc, #48]	@ (8014c98 <uxr_framing_read_transport+0x100>)
 8014c66:	180b      	adds	r3, r1, r0
 8014c68:	0859      	lsrs	r1, r3, #1
 8014c6a:	fba2 1201 	umull	r1, r2, r2, r1
 8014c6e:	0892      	lsrs	r2, r2, #2
 8014c70:	212a      	movs	r1, #42	@ 0x2a
 8014c72:	fb01 3312 	mls	r3, r1, r2, r3
 8014c76:	eb00 0b05 	add.w	fp, r0, r5
 8014c7a:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8014c7e:	e7ad      	b.n	8014bdc <uxr_framing_read_transport+0x44>
 8014c80:	2600      	movs	r6, #0
 8014c82:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 8014c86:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8014c88:	d9bf      	bls.n	8014c0a <uxr_framing_read_transport+0x72>
 8014c8a:	2102      	movs	r1, #2
 8014c8c:	2529      	movs	r5, #41	@ 0x29
 8014c8e:	e7c4      	b.n	8014c1a <uxr_framing_read_transport+0x82>
 8014c90:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8014c94:	b2ed      	uxtb	r5, r5
 8014c96:	e796      	b.n	8014bc6 <uxr_framing_read_transport+0x2e>
 8014c98:	30c30c31 	.word	0x30c30c31

08014c9c <uxr_read_framed_msg>:
 8014c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ca0:	461e      	mov	r6, r3
 8014ca2:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 8014ca6:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8014caa:	429d      	cmp	r5, r3
 8014cac:	b083      	sub	sp, #12
 8014cae:	4604      	mov	r4, r0
 8014cb0:	4688      	mov	r8, r1
 8014cb2:	4691      	mov	r9, r2
 8014cb4:	f000 8188 	beq.w	8014fc8 <uxr_read_framed_msg+0x32c>
 8014cb8:	7823      	ldrb	r3, [r4, #0]
 8014cba:	4dc1      	ldr	r5, [pc, #772]	@ (8014fc0 <uxr_read_framed_msg+0x324>)
 8014cbc:	4fc1      	ldr	r7, [pc, #772]	@ (8014fc4 <uxr_read_framed_msg+0x328>)
 8014cbe:	2b07      	cmp	r3, #7
 8014cc0:	d8fd      	bhi.n	8014cbe <uxr_read_framed_msg+0x22>
 8014cc2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8014cc6:	0115      	.short	0x0115
 8014cc8:	00d600f6 	.word	0x00d600f6
 8014ccc:	009000b9 	.word	0x009000b9
 8014cd0:	0030004d 	.word	0x0030004d
 8014cd4:	0008      	.short	0x0008
 8014cd6:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014cda:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8014cde:	4299      	cmp	r1, r3
 8014ce0:	f000 814a 	beq.w	8014f78 <uxr_read_framed_msg+0x2dc>
 8014ce4:	18e2      	adds	r2, r4, r3
 8014ce6:	7892      	ldrb	r2, [r2, #2]
 8014ce8:	2a7d      	cmp	r2, #125	@ 0x7d
 8014cea:	f000 8199 	beq.w	8015020 <uxr_read_framed_msg+0x384>
 8014cee:	3301      	adds	r3, #1
 8014cf0:	0858      	lsrs	r0, r3, #1
 8014cf2:	fba5 1000 	umull	r1, r0, r5, r0
 8014cf6:	0880      	lsrs	r0, r0, #2
 8014cf8:	212a      	movs	r1, #42	@ 0x2a
 8014cfa:	fb01 3310 	mls	r3, r1, r0, r3
 8014cfe:	2a7e      	cmp	r2, #126	@ 0x7e
 8014d00:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014d04:	f000 8252 	beq.w	80151ac <uxr_read_framed_msg+0x510>
 8014d08:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 8014d0a:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8014d0c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8014d10:	b29b      	uxth	r3, r3
 8014d12:	2200      	movs	r2, #0
 8014d14:	4299      	cmp	r1, r3
 8014d16:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8014d18:	7022      	strb	r2, [r4, #0]
 8014d1a:	f000 8179 	beq.w	8015010 <uxr_read_framed_msg+0x374>
 8014d1e:	2000      	movs	r0, #0
 8014d20:	b003      	add	sp, #12
 8014d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d26:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014d2a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8014d2e:	4299      	cmp	r1, r3
 8014d30:	f000 8131 	beq.w	8014f96 <uxr_read_framed_msg+0x2fa>
 8014d34:	18e2      	adds	r2, r4, r3
 8014d36:	7890      	ldrb	r0, [r2, #2]
 8014d38:	287d      	cmp	r0, #125	@ 0x7d
 8014d3a:	f000 8190 	beq.w	801505e <uxr_read_framed_msg+0x3c2>
 8014d3e:	3301      	adds	r3, #1
 8014d40:	085a      	lsrs	r2, r3, #1
 8014d42:	fba5 1202 	umull	r1, r2, r5, r2
 8014d46:	0892      	lsrs	r2, r2, #2
 8014d48:	212a      	movs	r1, #42	@ 0x2a
 8014d4a:	fb01 3312 	mls	r3, r1, r2, r3
 8014d4e:	287e      	cmp	r0, #126	@ 0x7e
 8014d50:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014d54:	f000 821a 	beq.w	801518c <uxr_read_framed_msg+0x4f0>
 8014d58:	2307      	movs	r3, #7
 8014d5a:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8014d5c:	7023      	strb	r3, [r4, #0]
 8014d5e:	e7ae      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014d60:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8014d62:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8014d66:	459e      	cmp	lr, r3
 8014d68:	d938      	bls.n	8014ddc <uxr_read_framed_msg+0x140>
 8014d6a:	ee07 8a90 	vmov	s15, r8
 8014d6e:	212a      	movs	r1, #42	@ 0x2a
 8014d70:	e020      	b.n	8014db4 <uxr_read_framed_msg+0x118>
 8014d72:	f89b c002 	ldrb.w	ip, [fp, #2]
 8014d76:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8014d7a:	f000 80d4 	beq.w	8014f26 <uxr_read_framed_msg+0x28a>
 8014d7e:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8014d82:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8014d86:	f000 8219 	beq.w	80151bc <uxr_read_framed_msg+0x520>
 8014d8a:	f806 c003 	strb.w	ip, [r6, r3]
 8014d8e:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8014d92:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8014d94:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8014d98:	ea8a 000c 	eor.w	r0, sl, ip
 8014d9c:	b2c0      	uxtb	r0, r0
 8014d9e:	3301      	adds	r3, #1
 8014da0:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8014da4:	b29b      	uxth	r3, r3
 8014da6:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8014daa:	4573      	cmp	r3, lr
 8014dac:	8663      	strh	r3, [r4, #50]	@ 0x32
 8014dae:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8014db0:	f080 8120 	bcs.w	8014ff4 <uxr_read_framed_msg+0x358>
 8014db4:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8014db8:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8014dbc:	f100 0c01 	add.w	ip, r0, #1
 8014dc0:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8014dc4:	fba5 8202 	umull	r8, r2, r5, r2
 8014dc8:	0892      	lsrs	r2, r2, #2
 8014dca:	4582      	cmp	sl, r0
 8014dcc:	eb04 0b00 	add.w	fp, r4, r0
 8014dd0:	fb01 c212 	mls	r2, r1, r2, ip
 8014dd4:	d1cd      	bne.n	8014d72 <uxr_read_framed_msg+0xd6>
 8014dd6:	ee17 8a90 	vmov	r8, s15
 8014dda:	459e      	cmp	lr, r3
 8014ddc:	f040 8111 	bne.w	8015002 <uxr_read_framed_msg+0x366>
 8014de0:	2306      	movs	r3, #6
 8014de2:	7023      	strb	r3, [r4, #0]
 8014de4:	e76b      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014de6:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8014dea:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8014dee:	4298      	cmp	r0, r3
 8014df0:	f000 80c2 	beq.w	8014f78 <uxr_read_framed_msg+0x2dc>
 8014df4:	18e2      	adds	r2, r4, r3
 8014df6:	7891      	ldrb	r1, [r2, #2]
 8014df8:	297d      	cmp	r1, #125	@ 0x7d
 8014dfa:	f000 814c 	beq.w	8015096 <uxr_read_framed_msg+0x3fa>
 8014dfe:	3301      	adds	r3, #1
 8014e00:	085a      	lsrs	r2, r3, #1
 8014e02:	fba5 0202 	umull	r0, r2, r5, r2
 8014e06:	0892      	lsrs	r2, r2, #2
 8014e08:	202a      	movs	r0, #42	@ 0x2a
 8014e0a:	fb00 3312 	mls	r3, r0, r2, r3
 8014e0e:	297e      	cmp	r1, #126	@ 0x7e
 8014e10:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014e14:	f000 81ca 	beq.w	80151ac <uxr_read_framed_msg+0x510>
 8014e18:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8014e1a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8014e1e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014e20:	b29b      	uxth	r3, r3
 8014e22:	2000      	movs	r0, #0
 8014e24:	428b      	cmp	r3, r1
 8014e26:	8623      	strh	r3, [r4, #48]	@ 0x30
 8014e28:	8660      	strh	r0, [r4, #50]	@ 0x32
 8014e2a:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8014e2c:	f240 80df 	bls.w	8014fee <uxr_read_framed_msg+0x352>
 8014e30:	7020      	strb	r0, [r4, #0]
 8014e32:	b003      	add	sp, #12
 8014e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e38:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014e3c:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8014e40:	4299      	cmp	r1, r3
 8014e42:	f000 80a8 	beq.w	8014f96 <uxr_read_framed_msg+0x2fa>
 8014e46:	18e2      	adds	r2, r4, r3
 8014e48:	7890      	ldrb	r0, [r2, #2]
 8014e4a:	287d      	cmp	r0, #125	@ 0x7d
 8014e4c:	f000 8164 	beq.w	8015118 <uxr_read_framed_msg+0x47c>
 8014e50:	3301      	adds	r3, #1
 8014e52:	085a      	lsrs	r2, r3, #1
 8014e54:	fba5 1202 	umull	r1, r2, r5, r2
 8014e58:	0892      	lsrs	r2, r2, #2
 8014e5a:	212a      	movs	r1, #42	@ 0x2a
 8014e5c:	fb01 3312 	mls	r3, r1, r2, r3
 8014e60:	287e      	cmp	r0, #126	@ 0x7e
 8014e62:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014e66:	f000 8191 	beq.w	801518c <uxr_read_framed_msg+0x4f0>
 8014e6a:	2304      	movs	r3, #4
 8014e6c:	8620      	strh	r0, [r4, #48]	@ 0x30
 8014e6e:	7023      	strb	r3, [r4, #0]
 8014e70:	e725      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014e72:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8014e76:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8014e7a:	4290      	cmp	r0, r2
 8014e7c:	f000 80b3 	beq.w	8014fe6 <uxr_read_framed_msg+0x34a>
 8014e80:	18a3      	adds	r3, r4, r2
 8014e82:	7899      	ldrb	r1, [r3, #2]
 8014e84:	297d      	cmp	r1, #125	@ 0x7d
 8014e86:	f000 8164 	beq.w	8015152 <uxr_read_framed_msg+0x4b6>
 8014e8a:	3201      	adds	r2, #1
 8014e8c:	0850      	lsrs	r0, r2, #1
 8014e8e:	fba5 3000 	umull	r3, r0, r5, r0
 8014e92:	0880      	lsrs	r0, r0, #2
 8014e94:	232a      	movs	r3, #42	@ 0x2a
 8014e96:	fb03 2210 	mls	r2, r3, r0, r2
 8014e9a:	297e      	cmp	r1, #126	@ 0x7e
 8014e9c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8014ea0:	f000 8188 	beq.w	80151b4 <uxr_read_framed_msg+0x518>
 8014ea4:	7863      	ldrb	r3, [r4, #1]
 8014ea6:	428b      	cmp	r3, r1
 8014ea8:	bf0c      	ite	eq
 8014eaa:	2303      	moveq	r3, #3
 8014eac:	2300      	movne	r3, #0
 8014eae:	7023      	strb	r3, [r4, #0]
 8014eb0:	e705      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014eb2:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014eb6:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8014eba:	2200      	movs	r2, #0
 8014ebc:	4299      	cmp	r1, r3
 8014ebe:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 8014ec2:	d06c      	beq.n	8014f9e <uxr_read_framed_msg+0x302>
 8014ec4:	18e2      	adds	r2, r4, r3
 8014ec6:	7890      	ldrb	r0, [r2, #2]
 8014ec8:	287d      	cmp	r0, #125	@ 0x7d
 8014eca:	f000 8101 	beq.w	80150d0 <uxr_read_framed_msg+0x434>
 8014ece:	3301      	adds	r3, #1
 8014ed0:	085a      	lsrs	r2, r3, #1
 8014ed2:	fba5 1202 	umull	r1, r2, r5, r2
 8014ed6:	0892      	lsrs	r2, r2, #2
 8014ed8:	212a      	movs	r1, #42	@ 0x2a
 8014eda:	fb01 3312 	mls	r3, r1, r2, r3
 8014ede:	287e      	cmp	r0, #126	@ 0x7e
 8014ee0:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8014ee4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014ee8:	d059      	beq.n	8014f9e <uxr_read_framed_msg+0x302>
 8014eea:	2302      	movs	r3, #2
 8014eec:	7023      	strb	r3, [r4, #0]
 8014eee:	e6e6      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014ef0:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8014ef4:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8014ef8:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8014efc:	1c51      	adds	r1, r2, #1
 8014efe:	084b      	lsrs	r3, r1, #1
 8014f00:	fba5 c303 	umull	ip, r3, r5, r3
 8014f04:	089b      	lsrs	r3, r3, #2
 8014f06:	fb0e 1313 	mls	r3, lr, r3, r1
 8014f0a:	4592      	cmp	sl, r2
 8014f0c:	eb04 0002 	add.w	r0, r4, r2
 8014f10:	b2da      	uxtb	r2, r3
 8014f12:	f43f af04 	beq.w	8014d1e <uxr_read_framed_msg+0x82>
 8014f16:	7883      	ldrb	r3, [r0, #2]
 8014f18:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8014f1c:	2b7e      	cmp	r3, #126	@ 0x7e
 8014f1e:	d1ed      	bne.n	8014efc <uxr_read_framed_msg+0x260>
 8014f20:	2301      	movs	r3, #1
 8014f22:	7023      	strb	r3, [r4, #0]
 8014f24:	e6cb      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014f26:	f100 0c01 	add.w	ip, r0, #1
 8014f2a:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8014f2e:	fba5 8202 	umull	r8, r2, r5, r2
 8014f32:	0892      	lsrs	r2, r2, #2
 8014f34:	fb01 c212 	mls	r2, r1, r2, ip
 8014f38:	eb04 0c02 	add.w	ip, r4, r2
 8014f3c:	b2d2      	uxtb	r2, r2
 8014f3e:	4592      	cmp	sl, r2
 8014f40:	f100 0002 	add.w	r0, r0, #2
 8014f44:	f43f af47 	beq.w	8014dd6 <uxr_read_framed_msg+0x13a>
 8014f48:	0842      	lsrs	r2, r0, #1
 8014f4a:	f89c a002 	ldrb.w	sl, [ip, #2]
 8014f4e:	fba5 8202 	umull	r8, r2, r5, r2
 8014f52:	0892      	lsrs	r2, r2, #2
 8014f54:	fb01 0012 	mls	r0, r1, r2, r0
 8014f58:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8014f5c:	f08a 0c20 	eor.w	ip, sl, #32
 8014f60:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8014f64:	f47f af11 	bne.w	8014d8a <uxr_read_framed_msg+0xee>
 8014f68:	459e      	cmp	lr, r3
 8014f6a:	ee17 8a90 	vmov	r8, s15
 8014f6e:	f43f af37 	beq.w	8014de0 <uxr_read_framed_msg+0x144>
 8014f72:	2301      	movs	r3, #1
 8014f74:	7023      	strb	r3, [r4, #0]
 8014f76:	e6a2      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014f78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014f7a:	9300      	str	r3, [sp, #0]
 8014f7c:	2301      	movs	r3, #1
 8014f7e:	9301      	str	r3, [sp, #4]
 8014f80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f82:	464a      	mov	r2, r9
 8014f84:	4641      	mov	r1, r8
 8014f86:	4620      	mov	r0, r4
 8014f88:	f7ff fe06 	bl	8014b98 <uxr_framing_read_transport>
 8014f8c:	2800      	cmp	r0, #0
 8014f8e:	f43f aec6 	beq.w	8014d1e <uxr_read_framed_msg+0x82>
 8014f92:	7823      	ldrb	r3, [r4, #0]
 8014f94:	e693      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014f96:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014f98:	9300      	str	r3, [sp, #0]
 8014f9a:	2302      	movs	r3, #2
 8014f9c:	e7ef      	b.n	8014f7e <uxr_read_framed_msg+0x2e2>
 8014f9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014fa0:	9300      	str	r3, [sp, #0]
 8014fa2:	2304      	movs	r3, #4
 8014fa4:	9301      	str	r3, [sp, #4]
 8014fa6:	464a      	mov	r2, r9
 8014fa8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014faa:	4641      	mov	r1, r8
 8014fac:	4620      	mov	r0, r4
 8014fae:	f7ff fdf3 	bl	8014b98 <uxr_framing_read_transport>
 8014fb2:	2800      	cmp	r0, #0
 8014fb4:	d1ed      	bne.n	8014f92 <uxr_read_framed_msg+0x2f6>
 8014fb6:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8014fba:	2b7e      	cmp	r3, #126	@ 0x7e
 8014fbc:	d0e9      	beq.n	8014f92 <uxr_read_framed_msg+0x2f6>
 8014fbe:	e6ae      	b.n	8014d1e <uxr_read_framed_msg+0x82>
 8014fc0:	30c30c31 	.word	0x30c30c31
 8014fc4:	08017d08 	.word	0x08017d08
 8014fc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014fca:	9300      	str	r3, [sp, #0]
 8014fcc:	2305      	movs	r3, #5
 8014fce:	9301      	str	r3, [sp, #4]
 8014fd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014fd2:	f7ff fde1 	bl	8014b98 <uxr_framing_read_transport>
 8014fd6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8014fda:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8014fde:	429a      	cmp	r2, r3
 8014fe0:	f43f ae9d 	beq.w	8014d1e <uxr_read_framed_msg+0x82>
 8014fe4:	e668      	b.n	8014cb8 <uxr_read_framed_msg+0x1c>
 8014fe6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014fe8:	9300      	str	r3, [sp, #0]
 8014fea:	2303      	movs	r3, #3
 8014fec:	e7c7      	b.n	8014f7e <uxr_read_framed_msg+0x2e2>
 8014fee:	2305      	movs	r3, #5
 8014ff0:	7023      	strb	r3, [r4, #0]
 8014ff2:	e664      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 8014ff4:	ee17 8a90 	vmov	r8, s15
 8014ff8:	f43f aef2 	beq.w	8014de0 <uxr_read_framed_msg+0x144>
 8014ffc:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8015000:	d08e      	beq.n	8014f20 <uxr_read_framed_msg+0x284>
 8015002:	ebae 0303 	sub.w	r3, lr, r3
 8015006:	3302      	adds	r3, #2
 8015008:	9301      	str	r3, [sp, #4]
 801500a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801500c:	9300      	str	r3, [sp, #0]
 801500e:	e7b7      	b.n	8014f80 <uxr_read_framed_msg+0x2e4>
 8015010:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015012:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8015016:	7013      	strb	r3, [r2, #0]
 8015018:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801501a:	b003      	add	sp, #12
 801501c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015020:	f103 0c01 	add.w	ip, r3, #1
 8015024:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8015028:	fba5 0202 	umull	r0, r2, r5, r2
 801502c:	0892      	lsrs	r2, r2, #2
 801502e:	202a      	movs	r0, #42	@ 0x2a
 8015030:	fb00 c212 	mls	r2, r0, r2, ip
 8015034:	fa5f fc82 	uxtb.w	ip, r2
 8015038:	4561      	cmp	r1, ip
 801503a:	d09d      	beq.n	8014f78 <uxr_read_framed_msg+0x2dc>
 801503c:	3302      	adds	r3, #2
 801503e:	4422      	add	r2, r4
 8015040:	0859      	lsrs	r1, r3, #1
 8015042:	7892      	ldrb	r2, [r2, #2]
 8015044:	fba5 c101 	umull	ip, r1, r5, r1
 8015048:	0889      	lsrs	r1, r1, #2
 801504a:	fb00 3311 	mls	r3, r0, r1, r3
 801504e:	2a7e      	cmp	r2, #126	@ 0x7e
 8015050:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8015054:	f000 80aa 	beq.w	80151ac <uxr_read_framed_msg+0x510>
 8015058:	f082 0220 	eor.w	r2, r2, #32
 801505c:	e654      	b.n	8014d08 <uxr_read_framed_msg+0x6c>
 801505e:	1c58      	adds	r0, r3, #1
 8015060:	0842      	lsrs	r2, r0, #1
 8015062:	fba5 c202 	umull	ip, r2, r5, r2
 8015066:	0892      	lsrs	r2, r2, #2
 8015068:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801506c:	fb0c 0212 	mls	r2, ip, r2, r0
 8015070:	b2d0      	uxtb	r0, r2
 8015072:	4281      	cmp	r1, r0
 8015074:	d08f      	beq.n	8014f96 <uxr_read_framed_msg+0x2fa>
 8015076:	4422      	add	r2, r4
 8015078:	3302      	adds	r3, #2
 801507a:	7890      	ldrb	r0, [r2, #2]
 801507c:	085a      	lsrs	r2, r3, #1
 801507e:	fba5 1202 	umull	r1, r2, r5, r2
 8015082:	0892      	lsrs	r2, r2, #2
 8015084:	fb0c 3312 	mls	r3, ip, r2, r3
 8015088:	287e      	cmp	r0, #126	@ 0x7e
 801508a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801508e:	d07d      	beq.n	801518c <uxr_read_framed_msg+0x4f0>
 8015090:	f080 0020 	eor.w	r0, r0, #32
 8015094:	e660      	b.n	8014d58 <uxr_read_framed_msg+0xbc>
 8015096:	1c59      	adds	r1, r3, #1
 8015098:	084a      	lsrs	r2, r1, #1
 801509a:	fba5 c202 	umull	ip, r2, r5, r2
 801509e:	0892      	lsrs	r2, r2, #2
 80150a0:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 80150a4:	fb0c 1212 	mls	r2, ip, r2, r1
 80150a8:	b2d1      	uxtb	r1, r2
 80150aa:	4288      	cmp	r0, r1
 80150ac:	f43f af64 	beq.w	8014f78 <uxr_read_framed_msg+0x2dc>
 80150b0:	4422      	add	r2, r4
 80150b2:	3302      	adds	r3, #2
 80150b4:	7891      	ldrb	r1, [r2, #2]
 80150b6:	085a      	lsrs	r2, r3, #1
 80150b8:	fba5 0202 	umull	r0, r2, r5, r2
 80150bc:	0892      	lsrs	r2, r2, #2
 80150be:	fb0c 3312 	mls	r3, ip, r2, r3
 80150c2:	297e      	cmp	r1, #126	@ 0x7e
 80150c4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80150c8:	d070      	beq.n	80151ac <uxr_read_framed_msg+0x510>
 80150ca:	f081 0120 	eor.w	r1, r1, #32
 80150ce:	e6a3      	b.n	8014e18 <uxr_read_framed_msg+0x17c>
 80150d0:	f103 0c01 	add.w	ip, r3, #1
 80150d4:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80150d8:	fba5 0202 	umull	r0, r2, r5, r2
 80150dc:	0892      	lsrs	r2, r2, #2
 80150de:	202a      	movs	r0, #42	@ 0x2a
 80150e0:	fb00 c212 	mls	r2, r0, r2, ip
 80150e4:	fa5f fc82 	uxtb.w	ip, r2
 80150e8:	4561      	cmp	r1, ip
 80150ea:	f43f af58 	beq.w	8014f9e <uxr_read_framed_msg+0x302>
 80150ee:	4422      	add	r2, r4
 80150f0:	3302      	adds	r3, #2
 80150f2:	7891      	ldrb	r1, [r2, #2]
 80150f4:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 80150f8:	085a      	lsrs	r2, r3, #1
 80150fa:	fba5 c202 	umull	ip, r2, r5, r2
 80150fe:	0892      	lsrs	r2, r2, #2
 8015100:	fb00 3312 	mls	r3, r0, r2, r3
 8015104:	297e      	cmp	r1, #126	@ 0x7e
 8015106:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801510a:	f43f af48 	beq.w	8014f9e <uxr_read_framed_msg+0x302>
 801510e:	f081 0120 	eor.w	r1, r1, #32
 8015112:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8015116:	e6e8      	b.n	8014eea <uxr_read_framed_msg+0x24e>
 8015118:	1c58      	adds	r0, r3, #1
 801511a:	0842      	lsrs	r2, r0, #1
 801511c:	fba5 c202 	umull	ip, r2, r5, r2
 8015120:	0892      	lsrs	r2, r2, #2
 8015122:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8015126:	fb0c 0212 	mls	r2, ip, r2, r0
 801512a:	b2d0      	uxtb	r0, r2
 801512c:	4281      	cmp	r1, r0
 801512e:	f43f af32 	beq.w	8014f96 <uxr_read_framed_msg+0x2fa>
 8015132:	4422      	add	r2, r4
 8015134:	3302      	adds	r3, #2
 8015136:	7890      	ldrb	r0, [r2, #2]
 8015138:	085a      	lsrs	r2, r3, #1
 801513a:	fba5 1202 	umull	r1, r2, r5, r2
 801513e:	0892      	lsrs	r2, r2, #2
 8015140:	fb0c 3312 	mls	r3, ip, r2, r3
 8015144:	287e      	cmp	r0, #126	@ 0x7e
 8015146:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801514a:	d01f      	beq.n	801518c <uxr_read_framed_msg+0x4f0>
 801514c:	f080 0020 	eor.w	r0, r0, #32
 8015150:	e68b      	b.n	8014e6a <uxr_read_framed_msg+0x1ce>
 8015152:	1c51      	adds	r1, r2, #1
 8015154:	084b      	lsrs	r3, r1, #1
 8015156:	fba5 c303 	umull	ip, r3, r5, r3
 801515a:	089b      	lsrs	r3, r3, #2
 801515c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8015160:	fb0c 1313 	mls	r3, ip, r3, r1
 8015164:	b2d9      	uxtb	r1, r3
 8015166:	4288      	cmp	r0, r1
 8015168:	f43f af3d 	beq.w	8014fe6 <uxr_read_framed_msg+0x34a>
 801516c:	3202      	adds	r2, #2
 801516e:	4423      	add	r3, r4
 8015170:	0850      	lsrs	r0, r2, #1
 8015172:	789b      	ldrb	r3, [r3, #2]
 8015174:	fba5 1000 	umull	r1, r0, r5, r0
 8015178:	0880      	lsrs	r0, r0, #2
 801517a:	fb0c 2210 	mls	r2, ip, r0, r2
 801517e:	2b7e      	cmp	r3, #126	@ 0x7e
 8015180:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8015184:	d016      	beq.n	80151b4 <uxr_read_framed_msg+0x518>
 8015186:	f083 0120 	eor.w	r1, r3, #32
 801518a:	e68b      	b.n	8014ea4 <uxr_read_framed_msg+0x208>
 801518c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801518e:	9300      	str	r3, [sp, #0]
 8015190:	2302      	movs	r3, #2
 8015192:	9301      	str	r3, [sp, #4]
 8015194:	464a      	mov	r2, r9
 8015196:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015198:	4641      	mov	r1, r8
 801519a:	4620      	mov	r0, r4
 801519c:	f7ff fcfc 	bl	8014b98 <uxr_framing_read_transport>
 80151a0:	2800      	cmp	r0, #0
 80151a2:	f47f aef6 	bne.w	8014f92 <uxr_read_framed_msg+0x2f6>
 80151a6:	2301      	movs	r3, #1
 80151a8:	7023      	strb	r3, [r4, #0]
 80151aa:	e588      	b.n	8014cbe <uxr_read_framed_msg+0x22>
 80151ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80151ae:	9300      	str	r3, [sp, #0]
 80151b0:	2301      	movs	r3, #1
 80151b2:	e7ee      	b.n	8015192 <uxr_read_framed_msg+0x4f6>
 80151b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80151b6:	9300      	str	r3, [sp, #0]
 80151b8:	2303      	movs	r3, #3
 80151ba:	e7ea      	b.n	8015192 <uxr_read_framed_msg+0x4f6>
 80151bc:	ee17 8a90 	vmov	r8, s15
 80151c0:	e6ae      	b.n	8014f20 <uxr_read_framed_msg+0x284>
 80151c2:	bf00      	nop

080151c4 <rcl_get_default_domain_id>:
 80151c4:	b530      	push	{r4, r5, lr}
 80151c6:	b083      	sub	sp, #12
 80151c8:	2300      	movs	r3, #0
 80151ca:	9300      	str	r3, [sp, #0]
 80151cc:	b1d0      	cbz	r0, 8015204 <rcl_get_default_domain_id+0x40>
 80151ce:	4604      	mov	r4, r0
 80151d0:	4669      	mov	r1, sp
 80151d2:	4815      	ldr	r0, [pc, #84]	@ (8015228 <rcl_get_default_domain_id+0x64>)
 80151d4:	f7fc fc60 	bl	8011a98 <rcutils_get_env>
 80151d8:	4602      	mov	r2, r0
 80151da:	b110      	cbz	r0, 80151e2 <rcl_get_default_domain_id+0x1e>
 80151dc:	2001      	movs	r0, #1
 80151de:	b003      	add	sp, #12
 80151e0:	bd30      	pop	{r4, r5, pc}
 80151e2:	9b00      	ldr	r3, [sp, #0]
 80151e4:	b18b      	cbz	r3, 801520a <rcl_get_default_domain_id+0x46>
 80151e6:	7818      	ldrb	r0, [r3, #0]
 80151e8:	2800      	cmp	r0, #0
 80151ea:	d0f8      	beq.n	80151de <rcl_get_default_domain_id+0x1a>
 80151ec:	a901      	add	r1, sp, #4
 80151ee:	4618      	mov	r0, r3
 80151f0:	9201      	str	r2, [sp, #4]
 80151f2:	f000 fe6d 	bl	8015ed0 <strtoul>
 80151f6:	4605      	mov	r5, r0
 80151f8:	b150      	cbz	r0, 8015210 <rcl_get_default_domain_id+0x4c>
 80151fa:	1c43      	adds	r3, r0, #1
 80151fc:	d00d      	beq.n	801521a <rcl_get_default_domain_id+0x56>
 80151fe:	6025      	str	r5, [r4, #0]
 8015200:	2000      	movs	r0, #0
 8015202:	e7ec      	b.n	80151de <rcl_get_default_domain_id+0x1a>
 8015204:	200b      	movs	r0, #11
 8015206:	b003      	add	sp, #12
 8015208:	bd30      	pop	{r4, r5, pc}
 801520a:	4618      	mov	r0, r3
 801520c:	b003      	add	sp, #12
 801520e:	bd30      	pop	{r4, r5, pc}
 8015210:	9b01      	ldr	r3, [sp, #4]
 8015212:	781b      	ldrb	r3, [r3, #0]
 8015214:	2b00      	cmp	r3, #0
 8015216:	d0f2      	beq.n	80151fe <rcl_get_default_domain_id+0x3a>
 8015218:	e7e0      	b.n	80151dc <rcl_get_default_domain_id+0x18>
 801521a:	f001 f8a5 	bl	8016368 <__errno>
 801521e:	6803      	ldr	r3, [r0, #0]
 8015220:	2b22      	cmp	r3, #34	@ 0x22
 8015222:	d1ec      	bne.n	80151fe <rcl_get_default_domain_id+0x3a>
 8015224:	e7da      	b.n	80151dc <rcl_get_default_domain_id+0x18>
 8015226:	bf00      	nop
 8015228:	08017f08 	.word	0x08017f08

0801522c <rcl_expand_topic_name>:
 801522c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015230:	b08b      	sub	sp, #44	@ 0x2c
 8015232:	9306      	str	r3, [sp, #24]
 8015234:	2800      	cmp	r0, #0
 8015236:	f000 80ad 	beq.w	8015394 <rcl_expand_topic_name+0x168>
 801523a:	460e      	mov	r6, r1
 801523c:	2900      	cmp	r1, #0
 801523e:	f000 80a9 	beq.w	8015394 <rcl_expand_topic_name+0x168>
 8015242:	4617      	mov	r7, r2
 8015244:	2a00      	cmp	r2, #0
 8015246:	f000 80a5 	beq.w	8015394 <rcl_expand_topic_name+0x168>
 801524a:	2b00      	cmp	r3, #0
 801524c:	f000 80a2 	beq.w	8015394 <rcl_expand_topic_name+0x168>
 8015250:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015252:	2b00      	cmp	r3, #0
 8015254:	f000 809e 	beq.w	8015394 <rcl_expand_topic_name+0x168>
 8015258:	2200      	movs	r2, #0
 801525a:	a909      	add	r1, sp, #36	@ 0x24
 801525c:	4680      	mov	r8, r0
 801525e:	f000 f9fb 	bl	8015658 <rcl_validate_topic_name>
 8015262:	4604      	mov	r4, r0
 8015264:	2800      	cmp	r0, #0
 8015266:	f040 8096 	bne.w	8015396 <rcl_expand_topic_name+0x16a>
 801526a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801526c:	2b00      	cmp	r3, #0
 801526e:	f040 809a 	bne.w	80153a6 <rcl_expand_topic_name+0x17a>
 8015272:	4602      	mov	r2, r0
 8015274:	a909      	add	r1, sp, #36	@ 0x24
 8015276:	4630      	mov	r0, r6
 8015278:	f7fd f86c 	bl	8012354 <rmw_validate_node_name>
 801527c:	2800      	cmp	r0, #0
 801527e:	f040 808e 	bne.w	801539e <rcl_expand_topic_name+0x172>
 8015282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015284:	2a00      	cmp	r2, #0
 8015286:	f040 8093 	bne.w	80153b0 <rcl_expand_topic_name+0x184>
 801528a:	a909      	add	r1, sp, #36	@ 0x24
 801528c:	4638      	mov	r0, r7
 801528e:	f7fd f843 	bl	8012318 <rmw_validate_namespace>
 8015292:	2800      	cmp	r0, #0
 8015294:	f040 8083 	bne.w	801539e <rcl_expand_topic_name+0x172>
 8015298:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801529a:	2c00      	cmp	r4, #0
 801529c:	f040 80ed 	bne.w	801547a <rcl_expand_topic_name+0x24e>
 80152a0:	217b      	movs	r1, #123	@ 0x7b
 80152a2:	4640      	mov	r0, r8
 80152a4:	f000 ffd4 	bl	8016250 <strchr>
 80152a8:	f898 3000 	ldrb.w	r3, [r8]
 80152ac:	2b2f      	cmp	r3, #47	@ 0x2f
 80152ae:	4605      	mov	r5, r0
 80152b0:	f000 809e 	beq.w	80153f0 <rcl_expand_topic_name+0x1c4>
 80152b4:	2b7e      	cmp	r3, #126	@ 0x7e
 80152b6:	f040 80a2 	bne.w	80153fe <rcl_expand_topic_name+0x1d2>
 80152ba:	4638      	mov	r0, r7
 80152bc:	f7ea ff9a 	bl	80001f4 <strlen>
 80152c0:	4a82      	ldr	r2, [pc, #520]	@ (80154cc <rcl_expand_topic_name+0x2a0>)
 80152c2:	4b83      	ldr	r3, [pc, #524]	@ (80154d0 <rcl_expand_topic_name+0x2a4>)
 80152c4:	2801      	cmp	r0, #1
 80152c6:	bf18      	it	ne
 80152c8:	4613      	movne	r3, r2
 80152ca:	9302      	str	r3, [sp, #8]
 80152cc:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80152ce:	9300      	str	r3, [sp, #0]
 80152d0:	e9cd 7603 	strd	r7, r6, [sp, #12]
 80152d4:	f108 0301 	add.w	r3, r8, #1
 80152d8:	9305      	str	r3, [sp, #20]
 80152da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80152de:	9301      	str	r3, [sp, #4]
 80152e0:	ab14      	add	r3, sp, #80	@ 0x50
 80152e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80152e4:	f7fc fc00 	bl	8011ae8 <rcutils_format_string_limit>
 80152e8:	4682      	mov	sl, r0
 80152ea:	2800      	cmp	r0, #0
 80152ec:	f000 80c7 	beq.w	801547e <rcl_expand_topic_name+0x252>
 80152f0:	2d00      	cmp	r5, #0
 80152f2:	f000 80a2 	beq.w	801543a <rcl_expand_topic_name+0x20e>
 80152f6:	217b      	movs	r1, #123	@ 0x7b
 80152f8:	f000 ffaa 	bl	8016250 <strchr>
 80152fc:	46d1      	mov	r9, sl
 80152fe:	4605      	mov	r5, r0
 8015300:	9407      	str	r4, [sp, #28]
 8015302:	46d3      	mov	fp, sl
 8015304:	464c      	mov	r4, r9
 8015306:	2d00      	cmp	r5, #0
 8015308:	f000 80be 	beq.w	8015488 <rcl_expand_topic_name+0x25c>
 801530c:	217d      	movs	r1, #125	@ 0x7d
 801530e:	4620      	mov	r0, r4
 8015310:	f000 ff9e 	bl	8016250 <strchr>
 8015314:	eba0 0905 	sub.w	r9, r0, r5
 8015318:	f109 0a01 	add.w	sl, r9, #1
 801531c:	486d      	ldr	r0, [pc, #436]	@ (80154d4 <rcl_expand_topic_name+0x2a8>)
 801531e:	4652      	mov	r2, sl
 8015320:	4629      	mov	r1, r5
 8015322:	f000 ffa2 	bl	801626a <strncmp>
 8015326:	2800      	cmp	r0, #0
 8015328:	d067      	beq.n	80153fa <rcl_expand_topic_name+0x1ce>
 801532a:	486b      	ldr	r0, [pc, #428]	@ (80154d8 <rcl_expand_topic_name+0x2ac>)
 801532c:	4652      	mov	r2, sl
 801532e:	4629      	mov	r1, r5
 8015330:	f000 ff9b 	bl	801626a <strncmp>
 8015334:	b130      	cbz	r0, 8015344 <rcl_expand_topic_name+0x118>
 8015336:	4869      	ldr	r0, [pc, #420]	@ (80154dc <rcl_expand_topic_name+0x2b0>)
 8015338:	4652      	mov	r2, sl
 801533a:	4629      	mov	r1, r5
 801533c:	f000 ff95 	bl	801626a <strncmp>
 8015340:	2800      	cmp	r0, #0
 8015342:	d137      	bne.n	80153b4 <rcl_expand_topic_name+0x188>
 8015344:	46b9      	mov	r9, r7
 8015346:	ab16      	add	r3, sp, #88	@ 0x58
 8015348:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801534c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015350:	ab14      	add	r3, sp, #80	@ 0x50
 8015352:	4628      	mov	r0, r5
 8015354:	cb0c      	ldmia	r3, {r2, r3}
 8015356:	4651      	mov	r1, sl
 8015358:	f7fc fd02 	bl	8011d60 <rcutils_strndup>
 801535c:	4605      	mov	r5, r0
 801535e:	2800      	cmp	r0, #0
 8015360:	f000 809c 	beq.w	801549c <rcl_expand_topic_name+0x270>
 8015364:	464a      	mov	r2, r9
 8015366:	4620      	mov	r0, r4
 8015368:	ab14      	add	r3, sp, #80	@ 0x50
 801536a:	4629      	mov	r1, r5
 801536c:	f7fc fbf6 	bl	8011b5c <rcutils_repl_str>
 8015370:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8015372:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8015374:	4604      	mov	r4, r0
 8015376:	4628      	mov	r0, r5
 8015378:	4798      	blx	r3
 801537a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801537c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801537e:	4658      	mov	r0, fp
 8015380:	4798      	blx	r3
 8015382:	2c00      	cmp	r4, #0
 8015384:	d07b      	beq.n	801547e <rcl_expand_topic_name+0x252>
 8015386:	217b      	movs	r1, #123	@ 0x7b
 8015388:	4620      	mov	r0, r4
 801538a:	f000 ff61 	bl	8016250 <strchr>
 801538e:	46a3      	mov	fp, r4
 8015390:	4605      	mov	r5, r0
 8015392:	e7b8      	b.n	8015306 <rcl_expand_topic_name+0xda>
 8015394:	240b      	movs	r4, #11
 8015396:	4620      	mov	r0, r4
 8015398:	b00b      	add	sp, #44	@ 0x2c
 801539a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801539e:	f7f9 fdd9 	bl	800ef54 <rcl_convert_rmw_ret_to_rcl_ret>
 80153a2:	4604      	mov	r4, r0
 80153a4:	e7f7      	b.n	8015396 <rcl_expand_topic_name+0x16a>
 80153a6:	2467      	movs	r4, #103	@ 0x67
 80153a8:	4620      	mov	r0, r4
 80153aa:	b00b      	add	sp, #44	@ 0x2c
 80153ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153b0:	24c9      	movs	r4, #201	@ 0xc9
 80153b2:	e7f0      	b.n	8015396 <rcl_expand_topic_name+0x16a>
 80153b4:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 80153b8:	9806      	ldr	r0, [sp, #24]
 80153ba:	1c69      	adds	r1, r5, #1
 80153bc:	f7fc fdea 	bl	8011f94 <rcutils_string_map_getn>
 80153c0:	4681      	mov	r9, r0
 80153c2:	2800      	cmp	r0, #0
 80153c4:	d1bf      	bne.n	8015346 <rcl_expand_topic_name+0x11a>
 80153c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80153c8:	aa16      	add	r2, sp, #88	@ 0x58
 80153ca:	6018      	str	r0, [r3, #0]
 80153cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80153ce:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80153d2:	ab14      	add	r3, sp, #80	@ 0x50
 80153d4:	cb0c      	ldmia	r3, {r2, r3}
 80153d6:	4651      	mov	r1, sl
 80153d8:	4628      	mov	r0, r5
 80153da:	f7fc fcc1 	bl	8011d60 <rcutils_strndup>
 80153de:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80153e0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80153e2:	4798      	blx	r3
 80153e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80153e6:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80153e8:	4658      	mov	r0, fp
 80153ea:	2469      	movs	r4, #105	@ 0x69
 80153ec:	4798      	blx	r3
 80153ee:	e7d2      	b.n	8015396 <rcl_expand_topic_name+0x16a>
 80153f0:	2800      	cmp	r0, #0
 80153f2:	d05b      	beq.n	80154ac <rcl_expand_topic_name+0x280>
 80153f4:	46c1      	mov	r9, r8
 80153f6:	46a2      	mov	sl, r4
 80153f8:	e782      	b.n	8015300 <rcl_expand_topic_name+0xd4>
 80153fa:	46b1      	mov	r9, r6
 80153fc:	e7a3      	b.n	8015346 <rcl_expand_topic_name+0x11a>
 80153fe:	2800      	cmp	r0, #0
 8015400:	d1f8      	bne.n	80153f4 <rcl_expand_topic_name+0x1c8>
 8015402:	4638      	mov	r0, r7
 8015404:	f7ea fef6 	bl	80001f4 <strlen>
 8015408:	4a35      	ldr	r2, [pc, #212]	@ (80154e0 <rcl_expand_topic_name+0x2b4>)
 801540a:	4b36      	ldr	r3, [pc, #216]	@ (80154e4 <rcl_expand_topic_name+0x2b8>)
 801540c:	f8cd 8010 	str.w	r8, [sp, #16]
 8015410:	2801      	cmp	r0, #1
 8015412:	bf18      	it	ne
 8015414:	4613      	movne	r3, r2
 8015416:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801541a:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801541e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8015420:	9703      	str	r7, [sp, #12]
 8015422:	9200      	str	r2, [sp, #0]
 8015424:	ab14      	add	r3, sp, #80	@ 0x50
 8015426:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015428:	f7fc fb5e 	bl	8011ae8 <rcutils_format_string_limit>
 801542c:	4682      	mov	sl, r0
 801542e:	4653      	mov	r3, sl
 8015430:	b32b      	cbz	r3, 801547e <rcl_expand_topic_name+0x252>
 8015432:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015434:	f8c3 a000 	str.w	sl, [r3]
 8015438:	e7ad      	b.n	8015396 <rcl_expand_topic_name+0x16a>
 801543a:	f89a 3000 	ldrb.w	r3, [sl]
 801543e:	2b2f      	cmp	r3, #47	@ 0x2f
 8015440:	d0f7      	beq.n	8015432 <rcl_expand_topic_name+0x206>
 8015442:	4638      	mov	r0, r7
 8015444:	f7ea fed6 	bl	80001f4 <strlen>
 8015448:	4a25      	ldr	r2, [pc, #148]	@ (80154e0 <rcl_expand_topic_name+0x2b4>)
 801544a:	4b26      	ldr	r3, [pc, #152]	@ (80154e4 <rcl_expand_topic_name+0x2b8>)
 801544c:	f8cd a010 	str.w	sl, [sp, #16]
 8015450:	2801      	cmp	r0, #1
 8015452:	bf18      	it	ne
 8015454:	4613      	movne	r3, r2
 8015456:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801545a:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801545e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8015460:	9703      	str	r7, [sp, #12]
 8015462:	9200      	str	r2, [sp, #0]
 8015464:	ab14      	add	r3, sp, #80	@ 0x50
 8015466:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015468:	f7fc fb3e 	bl	8011ae8 <rcutils_format_string_limit>
 801546c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801546e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8015470:	4605      	mov	r5, r0
 8015472:	4650      	mov	r0, sl
 8015474:	4798      	blx	r3
 8015476:	46aa      	mov	sl, r5
 8015478:	e7d9      	b.n	801542e <rcl_expand_topic_name+0x202>
 801547a:	24ca      	movs	r4, #202	@ 0xca
 801547c:	e78b      	b.n	8015396 <rcl_expand_topic_name+0x16a>
 801547e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015480:	2300      	movs	r3, #0
 8015482:	6013      	str	r3, [r2, #0]
 8015484:	240a      	movs	r4, #10
 8015486:	e786      	b.n	8015396 <rcl_expand_topic_name+0x16a>
 8015488:	465b      	mov	r3, fp
 801548a:	9c07      	ldr	r4, [sp, #28]
 801548c:	46da      	mov	sl, fp
 801548e:	2b00      	cmp	r3, #0
 8015490:	d1d3      	bne.n	801543a <rcl_expand_topic_name+0x20e>
 8015492:	f898 3000 	ldrb.w	r3, [r8]
 8015496:	2b2f      	cmp	r3, #47	@ 0x2f
 8015498:	d0cb      	beq.n	8015432 <rcl_expand_topic_name+0x206>
 801549a:	e7b2      	b.n	8015402 <rcl_expand_topic_name+0x1d6>
 801549c:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 80154a0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80154a2:	6015      	str	r5, [r2, #0]
 80154a4:	4658      	mov	r0, fp
 80154a6:	4798      	blx	r3
 80154a8:	240a      	movs	r4, #10
 80154aa:	e774      	b.n	8015396 <rcl_expand_topic_name+0x16a>
 80154ac:	ab17      	add	r3, sp, #92	@ 0x5c
 80154ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 80154b2:	e88d 0003 	stmia.w	sp, {r0, r1}
 80154b6:	ab14      	add	r3, sp, #80	@ 0x50
 80154b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80154ba:	4640      	mov	r0, r8
 80154bc:	f7fc fc2e 	bl	8011d1c <rcutils_strdup>
 80154c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80154c2:	2800      	cmp	r0, #0
 80154c4:	6018      	str	r0, [r3, #0]
 80154c6:	bf08      	it	eq
 80154c8:	240a      	moveq	r4, #10
 80154ca:	e764      	b.n	8015396 <rcl_expand_topic_name+0x16a>
 80154cc:	08017f18 	.word	0x08017f18
 80154d0:	080175ec 	.word	0x080175ec
 80154d4:	08017f20 	.word	0x08017f20
 80154d8:	08017f28 	.word	0x08017f28
 80154dc:	08017f30 	.word	0x08017f30
 80154e0:	08017774 	.word	0x08017774
 80154e4:	080175fc 	.word	0x080175fc

080154e8 <rcl_get_default_topic_name_substitutions>:
 80154e8:	2800      	cmp	r0, #0
 80154ea:	bf0c      	ite	eq
 80154ec:	200b      	moveq	r0, #11
 80154ee:	2000      	movne	r0, #0
 80154f0:	4770      	bx	lr
 80154f2:	bf00      	nop

080154f4 <rcl_get_zero_initialized_guard_condition>:
 80154f4:	4a03      	ldr	r2, [pc, #12]	@ (8015504 <rcl_get_zero_initialized_guard_condition+0x10>)
 80154f6:	4603      	mov	r3, r0
 80154f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80154fc:	e883 0003 	stmia.w	r3, {r0, r1}
 8015500:	4618      	mov	r0, r3
 8015502:	4770      	bx	lr
 8015504:	08017f3c 	.word	0x08017f3c

08015508 <rcl_guard_condition_init_from_rmw>:
 8015508:	b082      	sub	sp, #8
 801550a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801550e:	b086      	sub	sp, #24
 8015510:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8015514:	4604      	mov	r4, r0
 8015516:	f84c 3f04 	str.w	r3, [ip, #4]!
 801551a:	460e      	mov	r6, r1
 801551c:	4617      	mov	r7, r2
 801551e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015522:	f10d 0e04 	add.w	lr, sp, #4
 8015526:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801552a:	f8dc 3000 	ldr.w	r3, [ip]
 801552e:	f8ce 3000 	str.w	r3, [lr]
 8015532:	a801      	add	r0, sp, #4
 8015534:	f7f5 ff80 	bl	800b438 <rcutils_allocator_is_valid>
 8015538:	b350      	cbz	r0, 8015590 <rcl_guard_condition_init_from_rmw+0x88>
 801553a:	b34c      	cbz	r4, 8015590 <rcl_guard_condition_init_from_rmw+0x88>
 801553c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8015540:	f1b8 0f00 	cmp.w	r8, #0
 8015544:	d11e      	bne.n	8015584 <rcl_guard_condition_init_from_rmw+0x7c>
 8015546:	b31f      	cbz	r7, 8015590 <rcl_guard_condition_init_from_rmw+0x88>
 8015548:	4638      	mov	r0, r7
 801554a:	f7f9 fd21 	bl	800ef90 <rcl_context_is_valid>
 801554e:	b328      	cbz	r0, 801559c <rcl_guard_condition_init_from_rmw+0x94>
 8015550:	9b01      	ldr	r3, [sp, #4]
 8015552:	9905      	ldr	r1, [sp, #20]
 8015554:	201c      	movs	r0, #28
 8015556:	4798      	blx	r3
 8015558:	4605      	mov	r5, r0
 801555a:	6060      	str	r0, [r4, #4]
 801555c:	b358      	cbz	r0, 80155b6 <rcl_guard_condition_init_from_rmw+0xae>
 801555e:	b1fe      	cbz	r6, 80155a0 <rcl_guard_condition_init_from_rmw+0x98>
 8015560:	6006      	str	r6, [r0, #0]
 8015562:	f880 8004 	strb.w	r8, [r0, #4]
 8015566:	ac01      	add	r4, sp, #4
 8015568:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801556a:	f105 0c08 	add.w	ip, r5, #8
 801556e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015572:	6823      	ldr	r3, [r4, #0]
 8015574:	f8cc 3000 	str.w	r3, [ip]
 8015578:	2000      	movs	r0, #0
 801557a:	b006      	add	sp, #24
 801557c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015580:	b002      	add	sp, #8
 8015582:	4770      	bx	lr
 8015584:	2064      	movs	r0, #100	@ 0x64
 8015586:	b006      	add	sp, #24
 8015588:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801558c:	b002      	add	sp, #8
 801558e:	4770      	bx	lr
 8015590:	200b      	movs	r0, #11
 8015592:	b006      	add	sp, #24
 8015594:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015598:	b002      	add	sp, #8
 801559a:	4770      	bx	lr
 801559c:	2065      	movs	r0, #101	@ 0x65
 801559e:	e7f2      	b.n	8015586 <rcl_guard_condition_init_from_rmw+0x7e>
 80155a0:	6838      	ldr	r0, [r7, #0]
 80155a2:	3028      	adds	r0, #40	@ 0x28
 80155a4:	f000 fa3a 	bl	8015a1c <rmw_create_guard_condition>
 80155a8:	6028      	str	r0, [r5, #0]
 80155aa:	6865      	ldr	r5, [r4, #4]
 80155ac:	682e      	ldr	r6, [r5, #0]
 80155ae:	b126      	cbz	r6, 80155ba <rcl_guard_condition_init_from_rmw+0xb2>
 80155b0:	2301      	movs	r3, #1
 80155b2:	712b      	strb	r3, [r5, #4]
 80155b4:	e7d7      	b.n	8015566 <rcl_guard_condition_init_from_rmw+0x5e>
 80155b6:	200a      	movs	r0, #10
 80155b8:	e7e5      	b.n	8015586 <rcl_guard_condition_init_from_rmw+0x7e>
 80155ba:	4628      	mov	r0, r5
 80155bc:	9b02      	ldr	r3, [sp, #8]
 80155be:	9905      	ldr	r1, [sp, #20]
 80155c0:	4798      	blx	r3
 80155c2:	6066      	str	r6, [r4, #4]
 80155c4:	2001      	movs	r0, #1
 80155c6:	e7de      	b.n	8015586 <rcl_guard_condition_init_from_rmw+0x7e>

080155c8 <rcl_guard_condition_fini>:
 80155c8:	b570      	push	{r4, r5, r6, lr}
 80155ca:	b082      	sub	sp, #8
 80155cc:	b1f0      	cbz	r0, 801560c <rcl_guard_condition_fini+0x44>
 80155ce:	6843      	ldr	r3, [r0, #4]
 80155d0:	4604      	mov	r4, r0
 80155d2:	b163      	cbz	r3, 80155ee <rcl_guard_condition_fini+0x26>
 80155d4:	6818      	ldr	r0, [r3, #0]
 80155d6:	68de      	ldr	r6, [r3, #12]
 80155d8:	6999      	ldr	r1, [r3, #24]
 80155da:	b160      	cbz	r0, 80155f6 <rcl_guard_condition_fini+0x2e>
 80155dc:	791d      	ldrb	r5, [r3, #4]
 80155de:	b965      	cbnz	r5, 80155fa <rcl_guard_condition_fini+0x32>
 80155e0:	4618      	mov	r0, r3
 80155e2:	47b0      	blx	r6
 80155e4:	2300      	movs	r3, #0
 80155e6:	4628      	mov	r0, r5
 80155e8:	6063      	str	r3, [r4, #4]
 80155ea:	b002      	add	sp, #8
 80155ec:	bd70      	pop	{r4, r5, r6, pc}
 80155ee:	461d      	mov	r5, r3
 80155f0:	4628      	mov	r0, r5
 80155f2:	b002      	add	sp, #8
 80155f4:	bd70      	pop	{r4, r5, r6, pc}
 80155f6:	4605      	mov	r5, r0
 80155f8:	e7f2      	b.n	80155e0 <rcl_guard_condition_fini+0x18>
 80155fa:	9101      	str	r1, [sp, #4]
 80155fc:	f000 fa22 	bl	8015a44 <rmw_destroy_guard_condition>
 8015600:	1e05      	subs	r5, r0, #0
 8015602:	6863      	ldr	r3, [r4, #4]
 8015604:	9901      	ldr	r1, [sp, #4]
 8015606:	bf18      	it	ne
 8015608:	2501      	movne	r5, #1
 801560a:	e7e9      	b.n	80155e0 <rcl_guard_condition_fini+0x18>
 801560c:	250b      	movs	r5, #11
 801560e:	4628      	mov	r0, r5
 8015610:	b002      	add	sp, #8
 8015612:	bd70      	pop	{r4, r5, r6, pc}

08015614 <rcl_guard_condition_get_default_options>:
 8015614:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015616:	b087      	sub	sp, #28
 8015618:	4606      	mov	r6, r0
 801561a:	4668      	mov	r0, sp
 801561c:	f7f5 fefe 	bl	800b41c <rcutils_get_default_allocator>
 8015620:	4b09      	ldr	r3, [pc, #36]	@ (8015648 <rcl_guard_condition_get_default_options+0x34>)
 8015622:	46ee      	mov	lr, sp
 8015624:	469c      	mov	ip, r3
 8015626:	461d      	mov	r5, r3
 8015628:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801562c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015630:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015632:	4634      	mov	r4, r6
 8015634:	f8de 7000 	ldr.w	r7, [lr]
 8015638:	f8cc 7000 	str.w	r7, [ip]
 801563c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801563e:	4630      	mov	r0, r6
 8015640:	6027      	str	r7, [r4, #0]
 8015642:	b007      	add	sp, #28
 8015644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015646:	bf00      	nop
 8015648:	2000dd3c 	.word	0x2000dd3c

0801564c <rcl_guard_condition_get_rmw_handle>:
 801564c:	b110      	cbz	r0, 8015654 <rcl_guard_condition_get_rmw_handle+0x8>
 801564e:	6840      	ldr	r0, [r0, #4]
 8015650:	b100      	cbz	r0, 8015654 <rcl_guard_condition_get_rmw_handle+0x8>
 8015652:	6800      	ldr	r0, [r0, #0]
 8015654:	4770      	bx	lr
 8015656:	bf00      	nop

08015658 <rcl_validate_topic_name>:
 8015658:	2800      	cmp	r0, #0
 801565a:	d07a      	beq.n	8015752 <rcl_validate_topic_name+0xfa>
 801565c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015660:	460e      	mov	r6, r1
 8015662:	2900      	cmp	r1, #0
 8015664:	d07c      	beq.n	8015760 <rcl_validate_topic_name+0x108>
 8015666:	4617      	mov	r7, r2
 8015668:	4605      	mov	r5, r0
 801566a:	f7ea fdc3 	bl	80001f4 <strlen>
 801566e:	b1b0      	cbz	r0, 801569e <rcl_validate_topic_name+0x46>
 8015670:	f895 9000 	ldrb.w	r9, [r5]
 8015674:	f8df c180 	ldr.w	ip, [pc, #384]	@ 80157f8 <rcl_validate_topic_name+0x1a0>
 8015678:	f81c 3009 	ldrb.w	r3, [ip, r9]
 801567c:	f013 0304 	ands.w	r3, r3, #4
 8015680:	d169      	bne.n	8015756 <rcl_validate_topic_name+0xfe>
 8015682:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8015686:	f815 2008 	ldrb.w	r2, [r5, r8]
 801568a:	2a2f      	cmp	r2, #47	@ 0x2f
 801568c:	d10e      	bne.n	80156ac <rcl_validate_topic_name+0x54>
 801568e:	2202      	movs	r2, #2
 8015690:	6032      	str	r2, [r6, #0]
 8015692:	b36f      	cbz	r7, 80156f0 <rcl_validate_topic_name+0x98>
 8015694:	f8c7 8000 	str.w	r8, [r7]
 8015698:	4618      	mov	r0, r3
 801569a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801569e:	2301      	movs	r3, #1
 80156a0:	6033      	str	r3, [r6, #0]
 80156a2:	b32f      	cbz	r7, 80156f0 <rcl_validate_topic_name+0x98>
 80156a4:	2000      	movs	r0, #0
 80156a6:	6038      	str	r0, [r7, #0]
 80156a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156ac:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 80156b0:	461c      	mov	r4, r3
 80156b2:	4619      	mov	r1, r3
 80156b4:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 80156b8:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80156bc:	f1be 0f09 	cmp.w	lr, #9
 80156c0:	d919      	bls.n	80156f6 <rcl_validate_topic_name+0x9e>
 80156c2:	f022 0e20 	bic.w	lr, r2, #32
 80156c6:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 80156ca:	f1be 0f19 	cmp.w	lr, #25
 80156ce:	d912      	bls.n	80156f6 <rcl_validate_topic_name+0x9e>
 80156d0:	2a5f      	cmp	r2, #95	@ 0x5f
 80156d2:	d019      	beq.n	8015708 <rcl_validate_topic_name+0xb0>
 80156d4:	2a2f      	cmp	r2, #47	@ 0x2f
 80156d6:	d051      	beq.n	801577c <rcl_validate_topic_name+0x124>
 80156d8:	2a7e      	cmp	r2, #126	@ 0x7e
 80156da:	d048      	beq.n	801576e <rcl_validate_topic_name+0x116>
 80156dc:	2a7b      	cmp	r2, #123	@ 0x7b
 80156de:	d054      	beq.n	801578a <rcl_validate_topic_name+0x132>
 80156e0:	2a7d      	cmp	r2, #125	@ 0x7d
 80156e2:	d161      	bne.n	80157a8 <rcl_validate_topic_name+0x150>
 80156e4:	2c00      	cmp	r4, #0
 80156e6:	d155      	bne.n	8015794 <rcl_validate_topic_name+0x13c>
 80156e8:	2305      	movs	r3, #5
 80156ea:	6033      	str	r3, [r6, #0]
 80156ec:	b107      	cbz	r7, 80156f0 <rcl_validate_topic_name+0x98>
 80156ee:	6039      	str	r1, [r7, #0]
 80156f0:	2000      	movs	r0, #0
 80156f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156f6:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80156fa:	0752      	lsls	r2, r2, #29
 80156fc:	d504      	bpl.n	8015708 <rcl_validate_topic_name+0xb0>
 80156fe:	b11c      	cbz	r4, 8015708 <rcl_validate_topic_name+0xb0>
 8015700:	b111      	cbz	r1, 8015708 <rcl_validate_topic_name+0xb0>
 8015702:	1e4a      	subs	r2, r1, #1
 8015704:	429a      	cmp	r2, r3
 8015706:	d02d      	beq.n	8015764 <rcl_validate_topic_name+0x10c>
 8015708:	3101      	adds	r1, #1
 801570a:	4288      	cmp	r0, r1
 801570c:	d1d2      	bne.n	80156b4 <rcl_validate_topic_name+0x5c>
 801570e:	2c00      	cmp	r4, #0
 8015710:	d145      	bne.n	801579e <rcl_validate_topic_name+0x146>
 8015712:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 8015716:	d04f      	beq.n	80157b8 <rcl_validate_topic_name+0x160>
 8015718:	4620      	mov	r0, r4
 801571a:	2301      	movs	r3, #1
 801571c:	e006      	b.n	801572c <rcl_validate_topic_name+0xd4>
 801571e:	428b      	cmp	r3, r1
 8015720:	f105 0501 	add.w	r5, r5, #1
 8015724:	f103 0201 	add.w	r2, r3, #1
 8015728:	d236      	bcs.n	8015798 <rcl_validate_topic_name+0x140>
 801572a:	4613      	mov	r3, r2
 801572c:	4580      	cmp	r8, r0
 801572e:	f100 0001 	add.w	r0, r0, #1
 8015732:	d0f4      	beq.n	801571e <rcl_validate_topic_name+0xc6>
 8015734:	782a      	ldrb	r2, [r5, #0]
 8015736:	2a2f      	cmp	r2, #47	@ 0x2f
 8015738:	d1f1      	bne.n	801571e <rcl_validate_topic_name+0xc6>
 801573a:	786a      	ldrb	r2, [r5, #1]
 801573c:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8015740:	0754      	lsls	r4, r2, #29
 8015742:	d5ec      	bpl.n	801571e <rcl_validate_topic_name+0xc6>
 8015744:	2204      	movs	r2, #4
 8015746:	6032      	str	r2, [r6, #0]
 8015748:	2f00      	cmp	r7, #0
 801574a:	d0d1      	beq.n	80156f0 <rcl_validate_topic_name+0x98>
 801574c:	603b      	str	r3, [r7, #0]
 801574e:	2000      	movs	r0, #0
 8015750:	e7aa      	b.n	80156a8 <rcl_validate_topic_name+0x50>
 8015752:	200b      	movs	r0, #11
 8015754:	4770      	bx	lr
 8015756:	2304      	movs	r3, #4
 8015758:	6033      	str	r3, [r6, #0]
 801575a:	2f00      	cmp	r7, #0
 801575c:	d1a2      	bne.n	80156a4 <rcl_validate_topic_name+0x4c>
 801575e:	e7c7      	b.n	80156f0 <rcl_validate_topic_name+0x98>
 8015760:	200b      	movs	r0, #11
 8015762:	e7a1      	b.n	80156a8 <rcl_validate_topic_name+0x50>
 8015764:	2309      	movs	r3, #9
 8015766:	6033      	str	r3, [r6, #0]
 8015768:	2f00      	cmp	r7, #0
 801576a:	d1c0      	bne.n	80156ee <rcl_validate_topic_name+0x96>
 801576c:	e7c0      	b.n	80156f0 <rcl_validate_topic_name+0x98>
 801576e:	2900      	cmp	r1, #0
 8015770:	d0ca      	beq.n	8015708 <rcl_validate_topic_name+0xb0>
 8015772:	2306      	movs	r3, #6
 8015774:	6033      	str	r3, [r6, #0]
 8015776:	2f00      	cmp	r7, #0
 8015778:	d1b9      	bne.n	80156ee <rcl_validate_topic_name+0x96>
 801577a:	e7b9      	b.n	80156f0 <rcl_validate_topic_name+0x98>
 801577c:	2c00      	cmp	r4, #0
 801577e:	d0c3      	beq.n	8015708 <rcl_validate_topic_name+0xb0>
 8015780:	2308      	movs	r3, #8
 8015782:	6033      	str	r3, [r6, #0]
 8015784:	2f00      	cmp	r7, #0
 8015786:	d1b2      	bne.n	80156ee <rcl_validate_topic_name+0x96>
 8015788:	e7b2      	b.n	80156f0 <rcl_validate_topic_name+0x98>
 801578a:	2c00      	cmp	r4, #0
 801578c:	d1f8      	bne.n	8015780 <rcl_validate_topic_name+0x128>
 801578e:	460b      	mov	r3, r1
 8015790:	2401      	movs	r4, #1
 8015792:	e7b9      	b.n	8015708 <rcl_validate_topic_name+0xb0>
 8015794:	2400      	movs	r4, #0
 8015796:	e7b7      	b.n	8015708 <rcl_validate_topic_name+0xb0>
 8015798:	2000      	movs	r0, #0
 801579a:	6030      	str	r0, [r6, #0]
 801579c:	e784      	b.n	80156a8 <rcl_validate_topic_name+0x50>
 801579e:	2205      	movs	r2, #5
 80157a0:	6032      	str	r2, [r6, #0]
 80157a2:	2f00      	cmp	r7, #0
 80157a4:	d1d2      	bne.n	801574c <rcl_validate_topic_name+0xf4>
 80157a6:	e7a3      	b.n	80156f0 <rcl_validate_topic_name+0x98>
 80157a8:	2c00      	cmp	r4, #0
 80157aa:	bf14      	ite	ne
 80157ac:	2308      	movne	r3, #8
 80157ae:	2303      	moveq	r3, #3
 80157b0:	6033      	str	r3, [r6, #0]
 80157b2:	2f00      	cmp	r7, #0
 80157b4:	d19b      	bne.n	80156ee <rcl_validate_topic_name+0x96>
 80157b6:	e79b      	b.n	80156f0 <rcl_validate_topic_name+0x98>
 80157b8:	2301      	movs	r3, #1
 80157ba:	e00a      	b.n	80157d2 <rcl_validate_topic_name+0x17a>
 80157bc:	2c01      	cmp	r4, #1
 80157be:	d013      	beq.n	80157e8 <rcl_validate_topic_name+0x190>
 80157c0:	4299      	cmp	r1, r3
 80157c2:	f104 0401 	add.w	r4, r4, #1
 80157c6:	f105 0501 	add.w	r5, r5, #1
 80157ca:	f103 0201 	add.w	r2, r3, #1
 80157ce:	d9e3      	bls.n	8015798 <rcl_validate_topic_name+0x140>
 80157d0:	4613      	mov	r3, r2
 80157d2:	45a0      	cmp	r8, r4
 80157d4:	d0f4      	beq.n	80157c0 <rcl_validate_topic_name+0x168>
 80157d6:	782a      	ldrb	r2, [r5, #0]
 80157d8:	2a2f      	cmp	r2, #47	@ 0x2f
 80157da:	d1ef      	bne.n	80157bc <rcl_validate_topic_name+0x164>
 80157dc:	786a      	ldrb	r2, [r5, #1]
 80157de:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80157e2:	0752      	lsls	r2, r2, #29
 80157e4:	d5ec      	bpl.n	80157c0 <rcl_validate_topic_name+0x168>
 80157e6:	e7ad      	b.n	8015744 <rcl_validate_topic_name+0xec>
 80157e8:	2307      	movs	r3, #7
 80157ea:	6033      	str	r3, [r6, #0]
 80157ec:	2f00      	cmp	r7, #0
 80157ee:	f43f af7f 	beq.w	80156f0 <rcl_validate_topic_name+0x98>
 80157f2:	603c      	str	r4, [r7, #0]
 80157f4:	2000      	movs	r0, #0
 80157f6:	e757      	b.n	80156a8 <rcl_validate_topic_name+0x50>
 80157f8:	08017fb4 	.word	0x08017fb4

080157fc <rcutils_string_array_fini>:
 80157fc:	b320      	cbz	r0, 8015848 <rcutils_string_array_fini+0x4c>
 80157fe:	b570      	push	{r4, r5, r6, lr}
 8015800:	4604      	mov	r4, r0
 8015802:	6840      	ldr	r0, [r0, #4]
 8015804:	b1d8      	cbz	r0, 801583e <rcutils_string_array_fini+0x42>
 8015806:	f104 0008 	add.w	r0, r4, #8
 801580a:	f7f5 fe15 	bl	800b438 <rcutils_allocator_is_valid>
 801580e:	b1b8      	cbz	r0, 8015840 <rcutils_string_array_fini+0x44>
 8015810:	6823      	ldr	r3, [r4, #0]
 8015812:	b1bb      	cbz	r3, 8015844 <rcutils_string_array_fini+0x48>
 8015814:	2500      	movs	r5, #0
 8015816:	6860      	ldr	r0, [r4, #4]
 8015818:	462e      	mov	r6, r5
 801581a:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801581e:	68e3      	ldr	r3, [r4, #12]
 8015820:	69a1      	ldr	r1, [r4, #24]
 8015822:	4798      	blx	r3
 8015824:	e9d4 3000 	ldrd	r3, r0, [r4]
 8015828:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801582c:	3501      	adds	r5, #1
 801582e:	429d      	cmp	r5, r3
 8015830:	d3f3      	bcc.n	801581a <rcutils_string_array_fini+0x1e>
 8015832:	68e3      	ldr	r3, [r4, #12]
 8015834:	69a1      	ldr	r1, [r4, #24]
 8015836:	4798      	blx	r3
 8015838:	2000      	movs	r0, #0
 801583a:	e9c4 0000 	strd	r0, r0, [r4]
 801583e:	bd70      	pop	{r4, r5, r6, pc}
 8015840:	200b      	movs	r0, #11
 8015842:	bd70      	pop	{r4, r5, r6, pc}
 8015844:	6860      	ldr	r0, [r4, #4]
 8015846:	e7f4      	b.n	8015832 <rcutils_string_array_fini+0x36>
 8015848:	200b      	movs	r0, #11
 801584a:	4770      	bx	lr

0801584c <on_status>:
 801584c:	b082      	sub	sp, #8
 801584e:	b002      	add	sp, #8
 8015850:	4770      	bx	lr
 8015852:	bf00      	nop

08015854 <on_topic>:
 8015854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015858:	4a22      	ldr	r2, [pc, #136]	@ (80158e4 <on_topic+0x90>)
 801585a:	b094      	sub	sp, #80	@ 0x50
 801585c:	6812      	ldr	r2, [r2, #0]
 801585e:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8015860:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8015864:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8015868:	b3c2      	cbz	r2, 80158dc <on_topic+0x88>
 801586a:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 801586e:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8015872:	e001      	b.n	8015878 <on_topic+0x24>
 8015874:	6852      	ldr	r2, [r2, #4]
 8015876:	b38a      	cbz	r2, 80158dc <on_topic+0x88>
 8015878:	6894      	ldr	r4, [r2, #8]
 801587a:	8aa3      	ldrh	r3, [r4, #20]
 801587c:	428b      	cmp	r3, r1
 801587e:	d1f9      	bne.n	8015874 <on_topic+0x20>
 8015880:	7da3      	ldrb	r3, [r4, #22]
 8015882:	4283      	cmp	r3, r0
 8015884:	d1f6      	bne.n	8015874 <on_topic+0x20>
 8015886:	2248      	movs	r2, #72	@ 0x48
 8015888:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801588c:	4668      	mov	r0, sp
 801588e:	f000 fda0 	bl	80163d2 <memcpy>
 8015892:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8015896:	cb0c      	ldmia	r3, {r2, r3}
 8015898:	4620      	mov	r0, r4
 801589a:	f7f6 f9fd 	bl	800bc98 <rmw_uxrce_get_static_input_buffer_for_entity>
 801589e:	4607      	mov	r7, r0
 80158a0:	b1e0      	cbz	r0, 80158dc <on_topic+0x88>
 80158a2:	f8d0 8008 	ldr.w	r8, [r0, #8]
 80158a6:	4632      	mov	r2, r6
 80158a8:	4628      	mov	r0, r5
 80158aa:	f108 0110 	add.w	r1, r8, #16
 80158ae:	f7fd ffc9 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 80158b2:	b930      	cbnz	r0, 80158c2 <on_topic+0x6e>
 80158b4:	480c      	ldr	r0, [pc, #48]	@ (80158e8 <on_topic+0x94>)
 80158b6:	4639      	mov	r1, r7
 80158b8:	b014      	add	sp, #80	@ 0x50
 80158ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80158be:	f7fc bdb7 	b.w	8012430 <put_memory>
 80158c2:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 80158c6:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 80158ca:	f7fd fedf 	bl	801368c <rmw_uros_epoch_nanos>
 80158ce:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 80158d2:	2305      	movs	r3, #5
 80158d4:	e942 0102 	strd	r0, r1, [r2, #-8]
 80158d8:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 80158dc:	b014      	add	sp, #80	@ 0x50
 80158de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80158e2:	bf00      	nop
 80158e4:	2000db9c 	.word	0x2000db9c
 80158e8:	2000db8c 	.word	0x2000db8c

080158ec <on_request>:
 80158ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80158f0:	4823      	ldr	r0, [pc, #140]	@ (8015980 <on_request+0x94>)
 80158f2:	b094      	sub	sp, #80	@ 0x50
 80158f4:	6800      	ldr	r0, [r0, #0]
 80158f6:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 80158f8:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 80158fc:	9113      	str	r1, [sp, #76]	@ 0x4c
 80158fe:	2800      	cmp	r0, #0
 8015900:	d03b      	beq.n	801597a <on_request+0x8e>
 8015902:	461d      	mov	r5, r3
 8015904:	e001      	b.n	801590a <on_request+0x1e>
 8015906:	6840      	ldr	r0, [r0, #4]
 8015908:	b3b8      	cbz	r0, 801597a <on_request+0x8e>
 801590a:	6884      	ldr	r4, [r0, #8]
 801590c:	8b21      	ldrh	r1, [r4, #24]
 801590e:	4291      	cmp	r1, r2
 8015910:	d1f9      	bne.n	8015906 <on_request+0x1a>
 8015912:	2248      	movs	r2, #72	@ 0x48
 8015914:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8015918:	4668      	mov	r0, sp
 801591a:	f000 fd5a 	bl	80163d2 <memcpy>
 801591e:	f104 0320 	add.w	r3, r4, #32
 8015922:	cb0c      	ldmia	r3, {r2, r3}
 8015924:	4620      	mov	r0, r4
 8015926:	f7f6 f9b7 	bl	800bc98 <rmw_uxrce_get_static_input_buffer_for_entity>
 801592a:	4680      	mov	r8, r0
 801592c:	b328      	cbz	r0, 801597a <on_request+0x8e>
 801592e:	4638      	mov	r0, r7
 8015930:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8015934:	4632      	mov	r2, r6
 8015936:	f107 0110 	add.w	r1, r7, #16
 801593a:	f7fd ff83 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 801593e:	b930      	cbnz	r0, 801594e <on_request+0x62>
 8015940:	4810      	ldr	r0, [pc, #64]	@ (8015984 <on_request+0x98>)
 8015942:	4641      	mov	r1, r8
 8015944:	b014      	add	sp, #80	@ 0x50
 8015946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801594a:	f7fc bd71 	b.w	8012430 <put_memory>
 801594e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015950:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8015954:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8015958:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801595c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015960:	e895 0003 	ldmia.w	r5, {r0, r1}
 8015964:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015968:	f7fd fe90 	bl	801368c <rmw_uros_epoch_nanos>
 801596c:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8015970:	2303      	movs	r3, #3
 8015972:	e942 0102 	strd	r0, r1, [r2, #-8]
 8015976:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801597a:	b014      	add	sp, #80	@ 0x50
 801597c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015980:	2000db6c 	.word	0x2000db6c
 8015984:	2000db8c 	.word	0x2000db8c

08015988 <on_reply>:
 8015988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801598c:	4821      	ldr	r0, [pc, #132]	@ (8015a14 <on_reply+0x8c>)
 801598e:	b094      	sub	sp, #80	@ 0x50
 8015990:	6800      	ldr	r0, [r0, #0]
 8015992:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8015994:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8015998:	9113      	str	r1, [sp, #76]	@ 0x4c
 801599a:	b3b8      	cbz	r0, 8015a0c <on_reply+0x84>
 801599c:	461d      	mov	r5, r3
 801599e:	e001      	b.n	80159a4 <on_reply+0x1c>
 80159a0:	6840      	ldr	r0, [r0, #4]
 80159a2:	b398      	cbz	r0, 8015a0c <on_reply+0x84>
 80159a4:	6884      	ldr	r4, [r0, #8]
 80159a6:	8b21      	ldrh	r1, [r4, #24]
 80159a8:	4291      	cmp	r1, r2
 80159aa:	d1f9      	bne.n	80159a0 <on_reply+0x18>
 80159ac:	2248      	movs	r2, #72	@ 0x48
 80159ae:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 80159b2:	4668      	mov	r0, sp
 80159b4:	f000 fd0d 	bl	80163d2 <memcpy>
 80159b8:	f104 0320 	add.w	r3, r4, #32
 80159bc:	cb0c      	ldmia	r3, {r2, r3}
 80159be:	4620      	mov	r0, r4
 80159c0:	f7f6 f96a 	bl	800bc98 <rmw_uxrce_get_static_input_buffer_for_entity>
 80159c4:	4680      	mov	r8, r0
 80159c6:	b308      	cbz	r0, 8015a0c <on_reply+0x84>
 80159c8:	4638      	mov	r0, r7
 80159ca:	f8d8 7008 	ldr.w	r7, [r8, #8]
 80159ce:	4632      	mov	r2, r6
 80159d0:	f107 0110 	add.w	r1, r7, #16
 80159d4:	f7fd ff36 	bl	8013844 <ucdr_deserialize_array_uint8_t>
 80159d8:	b930      	cbnz	r0, 80159e8 <on_reply+0x60>
 80159da:	480f      	ldr	r0, [pc, #60]	@ (8015a18 <on_reply+0x90>)
 80159dc:	4641      	mov	r1, r8
 80159de:	b014      	add	sp, #80	@ 0x50
 80159e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80159e4:	f7fc bd24 	b.w	8012430 <put_memory>
 80159e8:	2200      	movs	r2, #0
 80159ea:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 80159ee:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 80159f2:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 80159f6:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 80159fa:	f7fd fe47 	bl	801368c <rmw_uros_epoch_nanos>
 80159fe:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8015a02:	2304      	movs	r3, #4
 8015a04:	e942 0102 	strd	r0, r1, [r2, #-8]
 8015a08:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8015a0c:	b014      	add	sp, #80	@ 0x50
 8015a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a12:	bf00      	nop
 8015a14:	20009280 	.word	0x20009280
 8015a18:	2000db8c 	.word	0x2000db8c

08015a1c <rmw_create_guard_condition>:
 8015a1c:	b538      	push	{r3, r4, r5, lr}
 8015a1e:	4605      	mov	r5, r0
 8015a20:	4807      	ldr	r0, [pc, #28]	@ (8015a40 <rmw_create_guard_condition+0x24>)
 8015a22:	f7fc fcf5 	bl	8012410 <get_memory>
 8015a26:	b148      	cbz	r0, 8015a3c <rmw_create_guard_condition+0x20>
 8015a28:	6884      	ldr	r4, [r0, #8]
 8015a2a:	2300      	movs	r3, #0
 8015a2c:	7423      	strb	r3, [r4, #16]
 8015a2e:	61e5      	str	r5, [r4, #28]
 8015a30:	f7fc fd56 	bl	80124e0 <rmw_get_implementation_identifier>
 8015a34:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8015a38:	f104 0014 	add.w	r0, r4, #20
 8015a3c:	bd38      	pop	{r3, r4, r5, pc}
 8015a3e:	bf00      	nop
 8015a40:	2000db2c 	.word	0x2000db2c

08015a44 <rmw_destroy_guard_condition>:
 8015a44:	b508      	push	{r3, lr}
 8015a46:	4b08      	ldr	r3, [pc, #32]	@ (8015a68 <rmw_destroy_guard_condition+0x24>)
 8015a48:	6819      	ldr	r1, [r3, #0]
 8015a4a:	b911      	cbnz	r1, 8015a52 <rmw_destroy_guard_condition+0xe>
 8015a4c:	e00a      	b.n	8015a64 <rmw_destroy_guard_condition+0x20>
 8015a4e:	6849      	ldr	r1, [r1, #4]
 8015a50:	b141      	cbz	r1, 8015a64 <rmw_destroy_guard_condition+0x20>
 8015a52:	688b      	ldr	r3, [r1, #8]
 8015a54:	3314      	adds	r3, #20
 8015a56:	4298      	cmp	r0, r3
 8015a58:	d1f9      	bne.n	8015a4e <rmw_destroy_guard_condition+0xa>
 8015a5a:	4803      	ldr	r0, [pc, #12]	@ (8015a68 <rmw_destroy_guard_condition+0x24>)
 8015a5c:	f7fc fce8 	bl	8012430 <put_memory>
 8015a60:	2000      	movs	r0, #0
 8015a62:	bd08      	pop	{r3, pc}
 8015a64:	2001      	movs	r0, #1
 8015a66:	bd08      	pop	{r3, pc}
 8015a68:	2000db2c 	.word	0x2000db2c

08015a6c <calloc>:
 8015a6c:	4b02      	ldr	r3, [pc, #8]	@ (8015a78 <calloc+0xc>)
 8015a6e:	460a      	mov	r2, r1
 8015a70:	4601      	mov	r1, r0
 8015a72:	6818      	ldr	r0, [r3, #0]
 8015a74:	f000 b802 	b.w	8015a7c <_calloc_r>
 8015a78:	20000268 	.word	0x20000268

08015a7c <_calloc_r>:
 8015a7c:	b570      	push	{r4, r5, r6, lr}
 8015a7e:	fba1 5402 	umull	r5, r4, r1, r2
 8015a82:	b93c      	cbnz	r4, 8015a94 <_calloc_r+0x18>
 8015a84:	4629      	mov	r1, r5
 8015a86:	f000 f887 	bl	8015b98 <_malloc_r>
 8015a8a:	4606      	mov	r6, r0
 8015a8c:	b928      	cbnz	r0, 8015a9a <_calloc_r+0x1e>
 8015a8e:	2600      	movs	r6, #0
 8015a90:	4630      	mov	r0, r6
 8015a92:	bd70      	pop	{r4, r5, r6, pc}
 8015a94:	220c      	movs	r2, #12
 8015a96:	6002      	str	r2, [r0, #0]
 8015a98:	e7f9      	b.n	8015a8e <_calloc_r+0x12>
 8015a9a:	462a      	mov	r2, r5
 8015a9c:	4621      	mov	r1, r4
 8015a9e:	f000 fbcf 	bl	8016240 <memset>
 8015aa2:	e7f5      	b.n	8015a90 <_calloc_r+0x14>

08015aa4 <getenv>:
 8015aa4:	b507      	push	{r0, r1, r2, lr}
 8015aa6:	4b04      	ldr	r3, [pc, #16]	@ (8015ab8 <getenv+0x14>)
 8015aa8:	4601      	mov	r1, r0
 8015aaa:	aa01      	add	r2, sp, #4
 8015aac:	6818      	ldr	r0, [r3, #0]
 8015aae:	f000 f805 	bl	8015abc <_findenv_r>
 8015ab2:	b003      	add	sp, #12
 8015ab4:	f85d fb04 	ldr.w	pc, [sp], #4
 8015ab8:	20000268 	.word	0x20000268

08015abc <_findenv_r>:
 8015abc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ac0:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8015b30 <_findenv_r+0x74>
 8015ac4:	4606      	mov	r6, r0
 8015ac6:	4689      	mov	r9, r1
 8015ac8:	4617      	mov	r7, r2
 8015aca:	f000 fcaf 	bl	801642c <__env_lock>
 8015ace:	f8da 4000 	ldr.w	r4, [sl]
 8015ad2:	b134      	cbz	r4, 8015ae2 <_findenv_r+0x26>
 8015ad4:	464b      	mov	r3, r9
 8015ad6:	4698      	mov	r8, r3
 8015ad8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015adc:	b13a      	cbz	r2, 8015aee <_findenv_r+0x32>
 8015ade:	2a3d      	cmp	r2, #61	@ 0x3d
 8015ae0:	d1f9      	bne.n	8015ad6 <_findenv_r+0x1a>
 8015ae2:	4630      	mov	r0, r6
 8015ae4:	f000 fca8 	bl	8016438 <__env_unlock>
 8015ae8:	2000      	movs	r0, #0
 8015aea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015aee:	eba8 0809 	sub.w	r8, r8, r9
 8015af2:	46a3      	mov	fp, r4
 8015af4:	f854 0b04 	ldr.w	r0, [r4], #4
 8015af8:	2800      	cmp	r0, #0
 8015afa:	d0f2      	beq.n	8015ae2 <_findenv_r+0x26>
 8015afc:	4642      	mov	r2, r8
 8015afe:	4649      	mov	r1, r9
 8015b00:	f000 fbb3 	bl	801626a <strncmp>
 8015b04:	2800      	cmp	r0, #0
 8015b06:	d1f4      	bne.n	8015af2 <_findenv_r+0x36>
 8015b08:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015b0c:	eb03 0508 	add.w	r5, r3, r8
 8015b10:	f813 3008 	ldrb.w	r3, [r3, r8]
 8015b14:	2b3d      	cmp	r3, #61	@ 0x3d
 8015b16:	d1ec      	bne.n	8015af2 <_findenv_r+0x36>
 8015b18:	f8da 3000 	ldr.w	r3, [sl]
 8015b1c:	ebab 0303 	sub.w	r3, fp, r3
 8015b20:	109b      	asrs	r3, r3, #2
 8015b22:	4630      	mov	r0, r6
 8015b24:	603b      	str	r3, [r7, #0]
 8015b26:	f000 fc87 	bl	8016438 <__env_unlock>
 8015b2a:	1c68      	adds	r0, r5, #1
 8015b2c:	e7dd      	b.n	8015aea <_findenv_r+0x2e>
 8015b2e:	bf00      	nop
 8015b30:	20000000 	.word	0x20000000

08015b34 <malloc>:
 8015b34:	4b02      	ldr	r3, [pc, #8]	@ (8015b40 <malloc+0xc>)
 8015b36:	4601      	mov	r1, r0
 8015b38:	6818      	ldr	r0, [r3, #0]
 8015b3a:	f000 b82d 	b.w	8015b98 <_malloc_r>
 8015b3e:	bf00      	nop
 8015b40:	20000268 	.word	0x20000268

08015b44 <free>:
 8015b44:	4b02      	ldr	r3, [pc, #8]	@ (8015b50 <free+0xc>)
 8015b46:	4601      	mov	r1, r0
 8015b48:	6818      	ldr	r0, [r3, #0]
 8015b4a:	f000 bc7b 	b.w	8016444 <_free_r>
 8015b4e:	bf00      	nop
 8015b50:	20000268 	.word	0x20000268

08015b54 <sbrk_aligned>:
 8015b54:	b570      	push	{r4, r5, r6, lr}
 8015b56:	4e0f      	ldr	r6, [pc, #60]	@ (8015b94 <sbrk_aligned+0x40>)
 8015b58:	460c      	mov	r4, r1
 8015b5a:	6831      	ldr	r1, [r6, #0]
 8015b5c:	4605      	mov	r5, r0
 8015b5e:	b911      	cbnz	r1, 8015b66 <sbrk_aligned+0x12>
 8015b60:	f000 fbe0 	bl	8016324 <_sbrk_r>
 8015b64:	6030      	str	r0, [r6, #0]
 8015b66:	4621      	mov	r1, r4
 8015b68:	4628      	mov	r0, r5
 8015b6a:	f000 fbdb 	bl	8016324 <_sbrk_r>
 8015b6e:	1c43      	adds	r3, r0, #1
 8015b70:	d103      	bne.n	8015b7a <sbrk_aligned+0x26>
 8015b72:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8015b76:	4620      	mov	r0, r4
 8015b78:	bd70      	pop	{r4, r5, r6, pc}
 8015b7a:	1cc4      	adds	r4, r0, #3
 8015b7c:	f024 0403 	bic.w	r4, r4, #3
 8015b80:	42a0      	cmp	r0, r4
 8015b82:	d0f8      	beq.n	8015b76 <sbrk_aligned+0x22>
 8015b84:	1a21      	subs	r1, r4, r0
 8015b86:	4628      	mov	r0, r5
 8015b88:	f000 fbcc 	bl	8016324 <_sbrk_r>
 8015b8c:	3001      	adds	r0, #1
 8015b8e:	d1f2      	bne.n	8015b76 <sbrk_aligned+0x22>
 8015b90:	e7ef      	b.n	8015b72 <sbrk_aligned+0x1e>
 8015b92:	bf00      	nop
 8015b94:	2000dd50 	.word	0x2000dd50

08015b98 <_malloc_r>:
 8015b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b9c:	1ccd      	adds	r5, r1, #3
 8015b9e:	f025 0503 	bic.w	r5, r5, #3
 8015ba2:	3508      	adds	r5, #8
 8015ba4:	2d0c      	cmp	r5, #12
 8015ba6:	bf38      	it	cc
 8015ba8:	250c      	movcc	r5, #12
 8015baa:	2d00      	cmp	r5, #0
 8015bac:	4606      	mov	r6, r0
 8015bae:	db01      	blt.n	8015bb4 <_malloc_r+0x1c>
 8015bb0:	42a9      	cmp	r1, r5
 8015bb2:	d904      	bls.n	8015bbe <_malloc_r+0x26>
 8015bb4:	230c      	movs	r3, #12
 8015bb6:	6033      	str	r3, [r6, #0]
 8015bb8:	2000      	movs	r0, #0
 8015bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015bbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015c94 <_malloc_r+0xfc>
 8015bc2:	f000 f869 	bl	8015c98 <__malloc_lock>
 8015bc6:	f8d8 3000 	ldr.w	r3, [r8]
 8015bca:	461c      	mov	r4, r3
 8015bcc:	bb44      	cbnz	r4, 8015c20 <_malloc_r+0x88>
 8015bce:	4629      	mov	r1, r5
 8015bd0:	4630      	mov	r0, r6
 8015bd2:	f7ff ffbf 	bl	8015b54 <sbrk_aligned>
 8015bd6:	1c43      	adds	r3, r0, #1
 8015bd8:	4604      	mov	r4, r0
 8015bda:	d158      	bne.n	8015c8e <_malloc_r+0xf6>
 8015bdc:	f8d8 4000 	ldr.w	r4, [r8]
 8015be0:	4627      	mov	r7, r4
 8015be2:	2f00      	cmp	r7, #0
 8015be4:	d143      	bne.n	8015c6e <_malloc_r+0xd6>
 8015be6:	2c00      	cmp	r4, #0
 8015be8:	d04b      	beq.n	8015c82 <_malloc_r+0xea>
 8015bea:	6823      	ldr	r3, [r4, #0]
 8015bec:	4639      	mov	r1, r7
 8015bee:	4630      	mov	r0, r6
 8015bf0:	eb04 0903 	add.w	r9, r4, r3
 8015bf4:	f000 fb96 	bl	8016324 <_sbrk_r>
 8015bf8:	4581      	cmp	r9, r0
 8015bfa:	d142      	bne.n	8015c82 <_malloc_r+0xea>
 8015bfc:	6821      	ldr	r1, [r4, #0]
 8015bfe:	1a6d      	subs	r5, r5, r1
 8015c00:	4629      	mov	r1, r5
 8015c02:	4630      	mov	r0, r6
 8015c04:	f7ff ffa6 	bl	8015b54 <sbrk_aligned>
 8015c08:	3001      	adds	r0, #1
 8015c0a:	d03a      	beq.n	8015c82 <_malloc_r+0xea>
 8015c0c:	6823      	ldr	r3, [r4, #0]
 8015c0e:	442b      	add	r3, r5
 8015c10:	6023      	str	r3, [r4, #0]
 8015c12:	f8d8 3000 	ldr.w	r3, [r8]
 8015c16:	685a      	ldr	r2, [r3, #4]
 8015c18:	bb62      	cbnz	r2, 8015c74 <_malloc_r+0xdc>
 8015c1a:	f8c8 7000 	str.w	r7, [r8]
 8015c1e:	e00f      	b.n	8015c40 <_malloc_r+0xa8>
 8015c20:	6822      	ldr	r2, [r4, #0]
 8015c22:	1b52      	subs	r2, r2, r5
 8015c24:	d420      	bmi.n	8015c68 <_malloc_r+0xd0>
 8015c26:	2a0b      	cmp	r2, #11
 8015c28:	d917      	bls.n	8015c5a <_malloc_r+0xc2>
 8015c2a:	1961      	adds	r1, r4, r5
 8015c2c:	42a3      	cmp	r3, r4
 8015c2e:	6025      	str	r5, [r4, #0]
 8015c30:	bf18      	it	ne
 8015c32:	6059      	strne	r1, [r3, #4]
 8015c34:	6863      	ldr	r3, [r4, #4]
 8015c36:	bf08      	it	eq
 8015c38:	f8c8 1000 	streq.w	r1, [r8]
 8015c3c:	5162      	str	r2, [r4, r5]
 8015c3e:	604b      	str	r3, [r1, #4]
 8015c40:	4630      	mov	r0, r6
 8015c42:	f000 f82f 	bl	8015ca4 <__malloc_unlock>
 8015c46:	f104 000b 	add.w	r0, r4, #11
 8015c4a:	1d23      	adds	r3, r4, #4
 8015c4c:	f020 0007 	bic.w	r0, r0, #7
 8015c50:	1ac2      	subs	r2, r0, r3
 8015c52:	bf1c      	itt	ne
 8015c54:	1a1b      	subne	r3, r3, r0
 8015c56:	50a3      	strne	r3, [r4, r2]
 8015c58:	e7af      	b.n	8015bba <_malloc_r+0x22>
 8015c5a:	6862      	ldr	r2, [r4, #4]
 8015c5c:	42a3      	cmp	r3, r4
 8015c5e:	bf0c      	ite	eq
 8015c60:	f8c8 2000 	streq.w	r2, [r8]
 8015c64:	605a      	strne	r2, [r3, #4]
 8015c66:	e7eb      	b.n	8015c40 <_malloc_r+0xa8>
 8015c68:	4623      	mov	r3, r4
 8015c6a:	6864      	ldr	r4, [r4, #4]
 8015c6c:	e7ae      	b.n	8015bcc <_malloc_r+0x34>
 8015c6e:	463c      	mov	r4, r7
 8015c70:	687f      	ldr	r7, [r7, #4]
 8015c72:	e7b6      	b.n	8015be2 <_malloc_r+0x4a>
 8015c74:	461a      	mov	r2, r3
 8015c76:	685b      	ldr	r3, [r3, #4]
 8015c78:	42a3      	cmp	r3, r4
 8015c7a:	d1fb      	bne.n	8015c74 <_malloc_r+0xdc>
 8015c7c:	2300      	movs	r3, #0
 8015c7e:	6053      	str	r3, [r2, #4]
 8015c80:	e7de      	b.n	8015c40 <_malloc_r+0xa8>
 8015c82:	230c      	movs	r3, #12
 8015c84:	6033      	str	r3, [r6, #0]
 8015c86:	4630      	mov	r0, r6
 8015c88:	f000 f80c 	bl	8015ca4 <__malloc_unlock>
 8015c8c:	e794      	b.n	8015bb8 <_malloc_r+0x20>
 8015c8e:	6005      	str	r5, [r0, #0]
 8015c90:	e7d6      	b.n	8015c40 <_malloc_r+0xa8>
 8015c92:	bf00      	nop
 8015c94:	2000dd54 	.word	0x2000dd54

08015c98 <__malloc_lock>:
 8015c98:	4801      	ldr	r0, [pc, #4]	@ (8015ca0 <__malloc_lock+0x8>)
 8015c9a:	f000 bb90 	b.w	80163be <__retarget_lock_acquire_recursive>
 8015c9e:	bf00      	nop
 8015ca0:	2000de99 	.word	0x2000de99

08015ca4 <__malloc_unlock>:
 8015ca4:	4801      	ldr	r0, [pc, #4]	@ (8015cac <__malloc_unlock+0x8>)
 8015ca6:	f000 bb8b 	b.w	80163c0 <__retarget_lock_release_recursive>
 8015caa:	bf00      	nop
 8015cac:	2000de99 	.word	0x2000de99

08015cb0 <srand>:
 8015cb0:	b538      	push	{r3, r4, r5, lr}
 8015cb2:	4b10      	ldr	r3, [pc, #64]	@ (8015cf4 <srand+0x44>)
 8015cb4:	681d      	ldr	r5, [r3, #0]
 8015cb6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015cb8:	4604      	mov	r4, r0
 8015cba:	b9b3      	cbnz	r3, 8015cea <srand+0x3a>
 8015cbc:	2018      	movs	r0, #24
 8015cbe:	f7ff ff39 	bl	8015b34 <malloc>
 8015cc2:	4602      	mov	r2, r0
 8015cc4:	6328      	str	r0, [r5, #48]	@ 0x30
 8015cc6:	b920      	cbnz	r0, 8015cd2 <srand+0x22>
 8015cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8015cf8 <srand+0x48>)
 8015cca:	480c      	ldr	r0, [pc, #48]	@ (8015cfc <srand+0x4c>)
 8015ccc:	2146      	movs	r1, #70	@ 0x46
 8015cce:	f000 fb8f 	bl	80163f0 <__assert_func>
 8015cd2:	490b      	ldr	r1, [pc, #44]	@ (8015d00 <srand+0x50>)
 8015cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8015d04 <srand+0x54>)
 8015cd6:	e9c0 1300 	strd	r1, r3, [r0]
 8015cda:	4b0b      	ldr	r3, [pc, #44]	@ (8015d08 <srand+0x58>)
 8015cdc:	6083      	str	r3, [r0, #8]
 8015cde:	230b      	movs	r3, #11
 8015ce0:	8183      	strh	r3, [r0, #12]
 8015ce2:	2100      	movs	r1, #0
 8015ce4:	2001      	movs	r0, #1
 8015ce6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8015cea:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015cec:	2200      	movs	r2, #0
 8015cee:	611c      	str	r4, [r3, #16]
 8015cf0:	615a      	str	r2, [r3, #20]
 8015cf2:	bd38      	pop	{r3, r4, r5, pc}
 8015cf4:	20000268 	.word	0x20000268
 8015cf8:	08017f44 	.word	0x08017f44
 8015cfc:	08017f5b 	.word	0x08017f5b
 8015d00:	abcd330e 	.word	0xabcd330e
 8015d04:	e66d1234 	.word	0xe66d1234
 8015d08:	0005deec 	.word	0x0005deec

08015d0c <rand>:
 8015d0c:	4b16      	ldr	r3, [pc, #88]	@ (8015d68 <rand+0x5c>)
 8015d0e:	b510      	push	{r4, lr}
 8015d10:	681c      	ldr	r4, [r3, #0]
 8015d12:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d14:	b9b3      	cbnz	r3, 8015d44 <rand+0x38>
 8015d16:	2018      	movs	r0, #24
 8015d18:	f7ff ff0c 	bl	8015b34 <malloc>
 8015d1c:	4602      	mov	r2, r0
 8015d1e:	6320      	str	r0, [r4, #48]	@ 0x30
 8015d20:	b920      	cbnz	r0, 8015d2c <rand+0x20>
 8015d22:	4b12      	ldr	r3, [pc, #72]	@ (8015d6c <rand+0x60>)
 8015d24:	4812      	ldr	r0, [pc, #72]	@ (8015d70 <rand+0x64>)
 8015d26:	2152      	movs	r1, #82	@ 0x52
 8015d28:	f000 fb62 	bl	80163f0 <__assert_func>
 8015d2c:	4911      	ldr	r1, [pc, #68]	@ (8015d74 <rand+0x68>)
 8015d2e:	4b12      	ldr	r3, [pc, #72]	@ (8015d78 <rand+0x6c>)
 8015d30:	e9c0 1300 	strd	r1, r3, [r0]
 8015d34:	4b11      	ldr	r3, [pc, #68]	@ (8015d7c <rand+0x70>)
 8015d36:	6083      	str	r3, [r0, #8]
 8015d38:	230b      	movs	r3, #11
 8015d3a:	8183      	strh	r3, [r0, #12]
 8015d3c:	2100      	movs	r1, #0
 8015d3e:	2001      	movs	r0, #1
 8015d40:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8015d44:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015d46:	480e      	ldr	r0, [pc, #56]	@ (8015d80 <rand+0x74>)
 8015d48:	690b      	ldr	r3, [r1, #16]
 8015d4a:	694c      	ldr	r4, [r1, #20]
 8015d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8015d84 <rand+0x78>)
 8015d4e:	4358      	muls	r0, r3
 8015d50:	fb02 0004 	mla	r0, r2, r4, r0
 8015d54:	fba3 3202 	umull	r3, r2, r3, r2
 8015d58:	3301      	adds	r3, #1
 8015d5a:	eb40 0002 	adc.w	r0, r0, r2
 8015d5e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8015d62:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8015d66:	bd10      	pop	{r4, pc}
 8015d68:	20000268 	.word	0x20000268
 8015d6c:	08017f44 	.word	0x08017f44
 8015d70:	08017f5b 	.word	0x08017f5b
 8015d74:	abcd330e 	.word	0xabcd330e
 8015d78:	e66d1234 	.word	0xe66d1234
 8015d7c:	0005deec 	.word	0x0005deec
 8015d80:	5851f42d 	.word	0x5851f42d
 8015d84:	4c957f2d 	.word	0x4c957f2d

08015d88 <realloc>:
 8015d88:	4b02      	ldr	r3, [pc, #8]	@ (8015d94 <realloc+0xc>)
 8015d8a:	460a      	mov	r2, r1
 8015d8c:	4601      	mov	r1, r0
 8015d8e:	6818      	ldr	r0, [r3, #0]
 8015d90:	f000 b802 	b.w	8015d98 <_realloc_r>
 8015d94:	20000268 	.word	0x20000268

08015d98 <_realloc_r>:
 8015d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d9c:	4680      	mov	r8, r0
 8015d9e:	4615      	mov	r5, r2
 8015da0:	460c      	mov	r4, r1
 8015da2:	b921      	cbnz	r1, 8015dae <_realloc_r+0x16>
 8015da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015da8:	4611      	mov	r1, r2
 8015daa:	f7ff bef5 	b.w	8015b98 <_malloc_r>
 8015dae:	b92a      	cbnz	r2, 8015dbc <_realloc_r+0x24>
 8015db0:	f000 fb48 	bl	8016444 <_free_r>
 8015db4:	2400      	movs	r4, #0
 8015db6:	4620      	mov	r0, r4
 8015db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015dbc:	f000 fb8c 	bl	80164d8 <_malloc_usable_size_r>
 8015dc0:	4285      	cmp	r5, r0
 8015dc2:	4606      	mov	r6, r0
 8015dc4:	d802      	bhi.n	8015dcc <_realloc_r+0x34>
 8015dc6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8015dca:	d8f4      	bhi.n	8015db6 <_realloc_r+0x1e>
 8015dcc:	4629      	mov	r1, r5
 8015dce:	4640      	mov	r0, r8
 8015dd0:	f7ff fee2 	bl	8015b98 <_malloc_r>
 8015dd4:	4607      	mov	r7, r0
 8015dd6:	2800      	cmp	r0, #0
 8015dd8:	d0ec      	beq.n	8015db4 <_realloc_r+0x1c>
 8015dda:	42b5      	cmp	r5, r6
 8015ddc:	462a      	mov	r2, r5
 8015dde:	4621      	mov	r1, r4
 8015de0:	bf28      	it	cs
 8015de2:	4632      	movcs	r2, r6
 8015de4:	f000 faf5 	bl	80163d2 <memcpy>
 8015de8:	4621      	mov	r1, r4
 8015dea:	4640      	mov	r0, r8
 8015dec:	f000 fb2a 	bl	8016444 <_free_r>
 8015df0:	463c      	mov	r4, r7
 8015df2:	e7e0      	b.n	8015db6 <_realloc_r+0x1e>

08015df4 <_strtoul_l.constprop.0>:
 8015df4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015df8:	4e34      	ldr	r6, [pc, #208]	@ (8015ecc <_strtoul_l.constprop.0+0xd8>)
 8015dfa:	4686      	mov	lr, r0
 8015dfc:	460d      	mov	r5, r1
 8015dfe:	4628      	mov	r0, r5
 8015e00:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015e04:	5d37      	ldrb	r7, [r6, r4]
 8015e06:	f017 0708 	ands.w	r7, r7, #8
 8015e0a:	d1f8      	bne.n	8015dfe <_strtoul_l.constprop.0+0xa>
 8015e0c:	2c2d      	cmp	r4, #45	@ 0x2d
 8015e0e:	d12f      	bne.n	8015e70 <_strtoul_l.constprop.0+0x7c>
 8015e10:	782c      	ldrb	r4, [r5, #0]
 8015e12:	2701      	movs	r7, #1
 8015e14:	1c85      	adds	r5, r0, #2
 8015e16:	f033 0010 	bics.w	r0, r3, #16
 8015e1a:	d109      	bne.n	8015e30 <_strtoul_l.constprop.0+0x3c>
 8015e1c:	2c30      	cmp	r4, #48	@ 0x30
 8015e1e:	d12c      	bne.n	8015e7a <_strtoul_l.constprop.0+0x86>
 8015e20:	7828      	ldrb	r0, [r5, #0]
 8015e22:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8015e26:	2858      	cmp	r0, #88	@ 0x58
 8015e28:	d127      	bne.n	8015e7a <_strtoul_l.constprop.0+0x86>
 8015e2a:	786c      	ldrb	r4, [r5, #1]
 8015e2c:	2310      	movs	r3, #16
 8015e2e:	3502      	adds	r5, #2
 8015e30:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8015e34:	2600      	movs	r6, #0
 8015e36:	fbb8 f8f3 	udiv	r8, r8, r3
 8015e3a:	fb03 f908 	mul.w	r9, r3, r8
 8015e3e:	ea6f 0909 	mvn.w	r9, r9
 8015e42:	4630      	mov	r0, r6
 8015e44:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8015e48:	f1bc 0f09 	cmp.w	ip, #9
 8015e4c:	d81c      	bhi.n	8015e88 <_strtoul_l.constprop.0+0x94>
 8015e4e:	4664      	mov	r4, ip
 8015e50:	42a3      	cmp	r3, r4
 8015e52:	dd2a      	ble.n	8015eaa <_strtoul_l.constprop.0+0xb6>
 8015e54:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8015e58:	d007      	beq.n	8015e6a <_strtoul_l.constprop.0+0x76>
 8015e5a:	4580      	cmp	r8, r0
 8015e5c:	d322      	bcc.n	8015ea4 <_strtoul_l.constprop.0+0xb0>
 8015e5e:	d101      	bne.n	8015e64 <_strtoul_l.constprop.0+0x70>
 8015e60:	45a1      	cmp	r9, r4
 8015e62:	db1f      	blt.n	8015ea4 <_strtoul_l.constprop.0+0xb0>
 8015e64:	fb00 4003 	mla	r0, r0, r3, r4
 8015e68:	2601      	movs	r6, #1
 8015e6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015e6e:	e7e9      	b.n	8015e44 <_strtoul_l.constprop.0+0x50>
 8015e70:	2c2b      	cmp	r4, #43	@ 0x2b
 8015e72:	bf04      	itt	eq
 8015e74:	782c      	ldrbeq	r4, [r5, #0]
 8015e76:	1c85      	addeq	r5, r0, #2
 8015e78:	e7cd      	b.n	8015e16 <_strtoul_l.constprop.0+0x22>
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	d1d8      	bne.n	8015e30 <_strtoul_l.constprop.0+0x3c>
 8015e7e:	2c30      	cmp	r4, #48	@ 0x30
 8015e80:	bf0c      	ite	eq
 8015e82:	2308      	moveq	r3, #8
 8015e84:	230a      	movne	r3, #10
 8015e86:	e7d3      	b.n	8015e30 <_strtoul_l.constprop.0+0x3c>
 8015e88:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8015e8c:	f1bc 0f19 	cmp.w	ip, #25
 8015e90:	d801      	bhi.n	8015e96 <_strtoul_l.constprop.0+0xa2>
 8015e92:	3c37      	subs	r4, #55	@ 0x37
 8015e94:	e7dc      	b.n	8015e50 <_strtoul_l.constprop.0+0x5c>
 8015e96:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8015e9a:	f1bc 0f19 	cmp.w	ip, #25
 8015e9e:	d804      	bhi.n	8015eaa <_strtoul_l.constprop.0+0xb6>
 8015ea0:	3c57      	subs	r4, #87	@ 0x57
 8015ea2:	e7d5      	b.n	8015e50 <_strtoul_l.constprop.0+0x5c>
 8015ea4:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8015ea8:	e7df      	b.n	8015e6a <_strtoul_l.constprop.0+0x76>
 8015eaa:	1c73      	adds	r3, r6, #1
 8015eac:	d106      	bne.n	8015ebc <_strtoul_l.constprop.0+0xc8>
 8015eae:	2322      	movs	r3, #34	@ 0x22
 8015eb0:	f8ce 3000 	str.w	r3, [lr]
 8015eb4:	4630      	mov	r0, r6
 8015eb6:	b932      	cbnz	r2, 8015ec6 <_strtoul_l.constprop.0+0xd2>
 8015eb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ebc:	b107      	cbz	r7, 8015ec0 <_strtoul_l.constprop.0+0xcc>
 8015ebe:	4240      	negs	r0, r0
 8015ec0:	2a00      	cmp	r2, #0
 8015ec2:	d0f9      	beq.n	8015eb8 <_strtoul_l.constprop.0+0xc4>
 8015ec4:	b106      	cbz	r6, 8015ec8 <_strtoul_l.constprop.0+0xd4>
 8015ec6:	1e69      	subs	r1, r5, #1
 8015ec8:	6011      	str	r1, [r2, #0]
 8015eca:	e7f5      	b.n	8015eb8 <_strtoul_l.constprop.0+0xc4>
 8015ecc:	08017fb4 	.word	0x08017fb4

08015ed0 <strtoul>:
 8015ed0:	4613      	mov	r3, r2
 8015ed2:	460a      	mov	r2, r1
 8015ed4:	4601      	mov	r1, r0
 8015ed6:	4802      	ldr	r0, [pc, #8]	@ (8015ee0 <strtoul+0x10>)
 8015ed8:	6800      	ldr	r0, [r0, #0]
 8015eda:	f7ff bf8b 	b.w	8015df4 <_strtoul_l.constprop.0>
 8015ede:	bf00      	nop
 8015ee0:	20000268 	.word	0x20000268

08015ee4 <std>:
 8015ee4:	2300      	movs	r3, #0
 8015ee6:	b510      	push	{r4, lr}
 8015ee8:	4604      	mov	r4, r0
 8015eea:	e9c0 3300 	strd	r3, r3, [r0]
 8015eee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015ef2:	6083      	str	r3, [r0, #8]
 8015ef4:	8181      	strh	r1, [r0, #12]
 8015ef6:	6643      	str	r3, [r0, #100]	@ 0x64
 8015ef8:	81c2      	strh	r2, [r0, #14]
 8015efa:	6183      	str	r3, [r0, #24]
 8015efc:	4619      	mov	r1, r3
 8015efe:	2208      	movs	r2, #8
 8015f00:	305c      	adds	r0, #92	@ 0x5c
 8015f02:	f000 f99d 	bl	8016240 <memset>
 8015f06:	4b0d      	ldr	r3, [pc, #52]	@ (8015f3c <std+0x58>)
 8015f08:	6263      	str	r3, [r4, #36]	@ 0x24
 8015f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8015f40 <std+0x5c>)
 8015f0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8015f44 <std+0x60>)
 8015f10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015f12:	4b0d      	ldr	r3, [pc, #52]	@ (8015f48 <std+0x64>)
 8015f14:	6323      	str	r3, [r4, #48]	@ 0x30
 8015f16:	4b0d      	ldr	r3, [pc, #52]	@ (8015f4c <std+0x68>)
 8015f18:	6224      	str	r4, [r4, #32]
 8015f1a:	429c      	cmp	r4, r3
 8015f1c:	d006      	beq.n	8015f2c <std+0x48>
 8015f1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015f22:	4294      	cmp	r4, r2
 8015f24:	d002      	beq.n	8015f2c <std+0x48>
 8015f26:	33d0      	adds	r3, #208	@ 0xd0
 8015f28:	429c      	cmp	r4, r3
 8015f2a:	d105      	bne.n	8015f38 <std+0x54>
 8015f2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f34:	f000 ba42 	b.w	80163bc <__retarget_lock_init_recursive>
 8015f38:	bd10      	pop	{r4, pc}
 8015f3a:	bf00      	nop
 8015f3c:	080160f5 	.word	0x080160f5
 8015f40:	08016117 	.word	0x08016117
 8015f44:	0801614f 	.word	0x0801614f
 8015f48:	08016173 	.word	0x08016173
 8015f4c:	2000dd58 	.word	0x2000dd58

08015f50 <stdio_exit_handler>:
 8015f50:	4a02      	ldr	r2, [pc, #8]	@ (8015f5c <stdio_exit_handler+0xc>)
 8015f52:	4903      	ldr	r1, [pc, #12]	@ (8015f60 <stdio_exit_handler+0x10>)
 8015f54:	4803      	ldr	r0, [pc, #12]	@ (8015f64 <stdio_exit_handler+0x14>)
 8015f56:	f000 b869 	b.w	801602c <_fwalk_sglue>
 8015f5a:	bf00      	nop
 8015f5c:	2000025c 	.word	0x2000025c
 8015f60:	08016e41 	.word	0x08016e41
 8015f64:	2000026c 	.word	0x2000026c

08015f68 <cleanup_stdio>:
 8015f68:	6841      	ldr	r1, [r0, #4]
 8015f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8015f9c <cleanup_stdio+0x34>)
 8015f6c:	4299      	cmp	r1, r3
 8015f6e:	b510      	push	{r4, lr}
 8015f70:	4604      	mov	r4, r0
 8015f72:	d001      	beq.n	8015f78 <cleanup_stdio+0x10>
 8015f74:	f000 ff64 	bl	8016e40 <_fflush_r>
 8015f78:	68a1      	ldr	r1, [r4, #8]
 8015f7a:	4b09      	ldr	r3, [pc, #36]	@ (8015fa0 <cleanup_stdio+0x38>)
 8015f7c:	4299      	cmp	r1, r3
 8015f7e:	d002      	beq.n	8015f86 <cleanup_stdio+0x1e>
 8015f80:	4620      	mov	r0, r4
 8015f82:	f000 ff5d 	bl	8016e40 <_fflush_r>
 8015f86:	68e1      	ldr	r1, [r4, #12]
 8015f88:	4b06      	ldr	r3, [pc, #24]	@ (8015fa4 <cleanup_stdio+0x3c>)
 8015f8a:	4299      	cmp	r1, r3
 8015f8c:	d004      	beq.n	8015f98 <cleanup_stdio+0x30>
 8015f8e:	4620      	mov	r0, r4
 8015f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f94:	f000 bf54 	b.w	8016e40 <_fflush_r>
 8015f98:	bd10      	pop	{r4, pc}
 8015f9a:	bf00      	nop
 8015f9c:	2000dd58 	.word	0x2000dd58
 8015fa0:	2000ddc0 	.word	0x2000ddc0
 8015fa4:	2000de28 	.word	0x2000de28

08015fa8 <global_stdio_init.part.0>:
 8015fa8:	b510      	push	{r4, lr}
 8015faa:	4b0b      	ldr	r3, [pc, #44]	@ (8015fd8 <global_stdio_init.part.0+0x30>)
 8015fac:	4c0b      	ldr	r4, [pc, #44]	@ (8015fdc <global_stdio_init.part.0+0x34>)
 8015fae:	4a0c      	ldr	r2, [pc, #48]	@ (8015fe0 <global_stdio_init.part.0+0x38>)
 8015fb0:	601a      	str	r2, [r3, #0]
 8015fb2:	4620      	mov	r0, r4
 8015fb4:	2200      	movs	r2, #0
 8015fb6:	2104      	movs	r1, #4
 8015fb8:	f7ff ff94 	bl	8015ee4 <std>
 8015fbc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015fc0:	2201      	movs	r2, #1
 8015fc2:	2109      	movs	r1, #9
 8015fc4:	f7ff ff8e 	bl	8015ee4 <std>
 8015fc8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015fcc:	2202      	movs	r2, #2
 8015fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015fd2:	2112      	movs	r1, #18
 8015fd4:	f7ff bf86 	b.w	8015ee4 <std>
 8015fd8:	2000de90 	.word	0x2000de90
 8015fdc:	2000dd58 	.word	0x2000dd58
 8015fe0:	08015f51 	.word	0x08015f51

08015fe4 <__sfp_lock_acquire>:
 8015fe4:	4801      	ldr	r0, [pc, #4]	@ (8015fec <__sfp_lock_acquire+0x8>)
 8015fe6:	f000 b9ea 	b.w	80163be <__retarget_lock_acquire_recursive>
 8015fea:	bf00      	nop
 8015fec:	2000de9a 	.word	0x2000de9a

08015ff0 <__sfp_lock_release>:
 8015ff0:	4801      	ldr	r0, [pc, #4]	@ (8015ff8 <__sfp_lock_release+0x8>)
 8015ff2:	f000 b9e5 	b.w	80163c0 <__retarget_lock_release_recursive>
 8015ff6:	bf00      	nop
 8015ff8:	2000de9a 	.word	0x2000de9a

08015ffc <__sinit>:
 8015ffc:	b510      	push	{r4, lr}
 8015ffe:	4604      	mov	r4, r0
 8016000:	f7ff fff0 	bl	8015fe4 <__sfp_lock_acquire>
 8016004:	6a23      	ldr	r3, [r4, #32]
 8016006:	b11b      	cbz	r3, 8016010 <__sinit+0x14>
 8016008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801600c:	f7ff bff0 	b.w	8015ff0 <__sfp_lock_release>
 8016010:	4b04      	ldr	r3, [pc, #16]	@ (8016024 <__sinit+0x28>)
 8016012:	6223      	str	r3, [r4, #32]
 8016014:	4b04      	ldr	r3, [pc, #16]	@ (8016028 <__sinit+0x2c>)
 8016016:	681b      	ldr	r3, [r3, #0]
 8016018:	2b00      	cmp	r3, #0
 801601a:	d1f5      	bne.n	8016008 <__sinit+0xc>
 801601c:	f7ff ffc4 	bl	8015fa8 <global_stdio_init.part.0>
 8016020:	e7f2      	b.n	8016008 <__sinit+0xc>
 8016022:	bf00      	nop
 8016024:	08015f69 	.word	0x08015f69
 8016028:	2000de90 	.word	0x2000de90

0801602c <_fwalk_sglue>:
 801602c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016030:	4607      	mov	r7, r0
 8016032:	4688      	mov	r8, r1
 8016034:	4614      	mov	r4, r2
 8016036:	2600      	movs	r6, #0
 8016038:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801603c:	f1b9 0901 	subs.w	r9, r9, #1
 8016040:	d505      	bpl.n	801604e <_fwalk_sglue+0x22>
 8016042:	6824      	ldr	r4, [r4, #0]
 8016044:	2c00      	cmp	r4, #0
 8016046:	d1f7      	bne.n	8016038 <_fwalk_sglue+0xc>
 8016048:	4630      	mov	r0, r6
 801604a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801604e:	89ab      	ldrh	r3, [r5, #12]
 8016050:	2b01      	cmp	r3, #1
 8016052:	d907      	bls.n	8016064 <_fwalk_sglue+0x38>
 8016054:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016058:	3301      	adds	r3, #1
 801605a:	d003      	beq.n	8016064 <_fwalk_sglue+0x38>
 801605c:	4629      	mov	r1, r5
 801605e:	4638      	mov	r0, r7
 8016060:	47c0      	blx	r8
 8016062:	4306      	orrs	r6, r0
 8016064:	3568      	adds	r5, #104	@ 0x68
 8016066:	e7e9      	b.n	801603c <_fwalk_sglue+0x10>

08016068 <iprintf>:
 8016068:	b40f      	push	{r0, r1, r2, r3}
 801606a:	b507      	push	{r0, r1, r2, lr}
 801606c:	4906      	ldr	r1, [pc, #24]	@ (8016088 <iprintf+0x20>)
 801606e:	ab04      	add	r3, sp, #16
 8016070:	6808      	ldr	r0, [r1, #0]
 8016072:	f853 2b04 	ldr.w	r2, [r3], #4
 8016076:	6881      	ldr	r1, [r0, #8]
 8016078:	9301      	str	r3, [sp, #4]
 801607a:	f000 fbb7 	bl	80167ec <_vfiprintf_r>
 801607e:	b003      	add	sp, #12
 8016080:	f85d eb04 	ldr.w	lr, [sp], #4
 8016084:	b004      	add	sp, #16
 8016086:	4770      	bx	lr
 8016088:	20000268 	.word	0x20000268

0801608c <sniprintf>:
 801608c:	b40c      	push	{r2, r3}
 801608e:	b530      	push	{r4, r5, lr}
 8016090:	4b17      	ldr	r3, [pc, #92]	@ (80160f0 <sniprintf+0x64>)
 8016092:	1e0c      	subs	r4, r1, #0
 8016094:	681d      	ldr	r5, [r3, #0]
 8016096:	b09d      	sub	sp, #116	@ 0x74
 8016098:	da08      	bge.n	80160ac <sniprintf+0x20>
 801609a:	238b      	movs	r3, #139	@ 0x8b
 801609c:	602b      	str	r3, [r5, #0]
 801609e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80160a2:	b01d      	add	sp, #116	@ 0x74
 80160a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80160a8:	b002      	add	sp, #8
 80160aa:	4770      	bx	lr
 80160ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80160b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80160b4:	bf14      	ite	ne
 80160b6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80160ba:	4623      	moveq	r3, r4
 80160bc:	9304      	str	r3, [sp, #16]
 80160be:	9307      	str	r3, [sp, #28]
 80160c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80160c4:	9002      	str	r0, [sp, #8]
 80160c6:	9006      	str	r0, [sp, #24]
 80160c8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80160cc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80160ce:	ab21      	add	r3, sp, #132	@ 0x84
 80160d0:	a902      	add	r1, sp, #8
 80160d2:	4628      	mov	r0, r5
 80160d4:	9301      	str	r3, [sp, #4]
 80160d6:	f000 fa63 	bl	80165a0 <_svfiprintf_r>
 80160da:	1c43      	adds	r3, r0, #1
 80160dc:	bfbc      	itt	lt
 80160de:	238b      	movlt	r3, #139	@ 0x8b
 80160e0:	602b      	strlt	r3, [r5, #0]
 80160e2:	2c00      	cmp	r4, #0
 80160e4:	d0dd      	beq.n	80160a2 <sniprintf+0x16>
 80160e6:	9b02      	ldr	r3, [sp, #8]
 80160e8:	2200      	movs	r2, #0
 80160ea:	701a      	strb	r2, [r3, #0]
 80160ec:	e7d9      	b.n	80160a2 <sniprintf+0x16>
 80160ee:	bf00      	nop
 80160f0:	20000268 	.word	0x20000268

080160f4 <__sread>:
 80160f4:	b510      	push	{r4, lr}
 80160f6:	460c      	mov	r4, r1
 80160f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80160fc:	f000 f900 	bl	8016300 <_read_r>
 8016100:	2800      	cmp	r0, #0
 8016102:	bfab      	itete	ge
 8016104:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016106:	89a3      	ldrhlt	r3, [r4, #12]
 8016108:	181b      	addge	r3, r3, r0
 801610a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801610e:	bfac      	ite	ge
 8016110:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016112:	81a3      	strhlt	r3, [r4, #12]
 8016114:	bd10      	pop	{r4, pc}

08016116 <__swrite>:
 8016116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801611a:	461f      	mov	r7, r3
 801611c:	898b      	ldrh	r3, [r1, #12]
 801611e:	05db      	lsls	r3, r3, #23
 8016120:	4605      	mov	r5, r0
 8016122:	460c      	mov	r4, r1
 8016124:	4616      	mov	r6, r2
 8016126:	d505      	bpl.n	8016134 <__swrite+0x1e>
 8016128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801612c:	2302      	movs	r3, #2
 801612e:	2200      	movs	r2, #0
 8016130:	f000 f8d4 	bl	80162dc <_lseek_r>
 8016134:	89a3      	ldrh	r3, [r4, #12]
 8016136:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801613a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801613e:	81a3      	strh	r3, [r4, #12]
 8016140:	4632      	mov	r2, r6
 8016142:	463b      	mov	r3, r7
 8016144:	4628      	mov	r0, r5
 8016146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801614a:	f000 b8fb 	b.w	8016344 <_write_r>

0801614e <__sseek>:
 801614e:	b510      	push	{r4, lr}
 8016150:	460c      	mov	r4, r1
 8016152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016156:	f000 f8c1 	bl	80162dc <_lseek_r>
 801615a:	1c43      	adds	r3, r0, #1
 801615c:	89a3      	ldrh	r3, [r4, #12]
 801615e:	bf15      	itete	ne
 8016160:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016162:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016166:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801616a:	81a3      	strheq	r3, [r4, #12]
 801616c:	bf18      	it	ne
 801616e:	81a3      	strhne	r3, [r4, #12]
 8016170:	bd10      	pop	{r4, pc}

08016172 <__sclose>:
 8016172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016176:	f000 b8a1 	b.w	80162bc <_close_r>

0801617a <_vsniprintf_r>:
 801617a:	b530      	push	{r4, r5, lr}
 801617c:	4614      	mov	r4, r2
 801617e:	2c00      	cmp	r4, #0
 8016180:	b09b      	sub	sp, #108	@ 0x6c
 8016182:	4605      	mov	r5, r0
 8016184:	461a      	mov	r2, r3
 8016186:	da05      	bge.n	8016194 <_vsniprintf_r+0x1a>
 8016188:	238b      	movs	r3, #139	@ 0x8b
 801618a:	6003      	str	r3, [r0, #0]
 801618c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016190:	b01b      	add	sp, #108	@ 0x6c
 8016192:	bd30      	pop	{r4, r5, pc}
 8016194:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8016198:	f8ad 300c 	strh.w	r3, [sp, #12]
 801619c:	bf14      	ite	ne
 801619e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80161a2:	4623      	moveq	r3, r4
 80161a4:	9302      	str	r3, [sp, #8]
 80161a6:	9305      	str	r3, [sp, #20]
 80161a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80161ac:	9100      	str	r1, [sp, #0]
 80161ae:	9104      	str	r1, [sp, #16]
 80161b0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80161b4:	4669      	mov	r1, sp
 80161b6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80161b8:	f000 f9f2 	bl	80165a0 <_svfiprintf_r>
 80161bc:	1c43      	adds	r3, r0, #1
 80161be:	bfbc      	itt	lt
 80161c0:	238b      	movlt	r3, #139	@ 0x8b
 80161c2:	602b      	strlt	r3, [r5, #0]
 80161c4:	2c00      	cmp	r4, #0
 80161c6:	d0e3      	beq.n	8016190 <_vsniprintf_r+0x16>
 80161c8:	9b00      	ldr	r3, [sp, #0]
 80161ca:	2200      	movs	r2, #0
 80161cc:	701a      	strb	r2, [r3, #0]
 80161ce:	e7df      	b.n	8016190 <_vsniprintf_r+0x16>

080161d0 <vsniprintf>:
 80161d0:	b507      	push	{r0, r1, r2, lr}
 80161d2:	9300      	str	r3, [sp, #0]
 80161d4:	4613      	mov	r3, r2
 80161d6:	460a      	mov	r2, r1
 80161d8:	4601      	mov	r1, r0
 80161da:	4803      	ldr	r0, [pc, #12]	@ (80161e8 <vsniprintf+0x18>)
 80161dc:	6800      	ldr	r0, [r0, #0]
 80161de:	f7ff ffcc 	bl	801617a <_vsniprintf_r>
 80161e2:	b003      	add	sp, #12
 80161e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80161e8:	20000268 	.word	0x20000268

080161ec <memcmp>:
 80161ec:	b510      	push	{r4, lr}
 80161ee:	3901      	subs	r1, #1
 80161f0:	4402      	add	r2, r0
 80161f2:	4290      	cmp	r0, r2
 80161f4:	d101      	bne.n	80161fa <memcmp+0xe>
 80161f6:	2000      	movs	r0, #0
 80161f8:	e005      	b.n	8016206 <memcmp+0x1a>
 80161fa:	7803      	ldrb	r3, [r0, #0]
 80161fc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8016200:	42a3      	cmp	r3, r4
 8016202:	d001      	beq.n	8016208 <memcmp+0x1c>
 8016204:	1b18      	subs	r0, r3, r4
 8016206:	bd10      	pop	{r4, pc}
 8016208:	3001      	adds	r0, #1
 801620a:	e7f2      	b.n	80161f2 <memcmp+0x6>

0801620c <memmove>:
 801620c:	4288      	cmp	r0, r1
 801620e:	b510      	push	{r4, lr}
 8016210:	eb01 0402 	add.w	r4, r1, r2
 8016214:	d902      	bls.n	801621c <memmove+0x10>
 8016216:	4284      	cmp	r4, r0
 8016218:	4623      	mov	r3, r4
 801621a:	d807      	bhi.n	801622c <memmove+0x20>
 801621c:	1e43      	subs	r3, r0, #1
 801621e:	42a1      	cmp	r1, r4
 8016220:	d008      	beq.n	8016234 <memmove+0x28>
 8016222:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016226:	f803 2f01 	strb.w	r2, [r3, #1]!
 801622a:	e7f8      	b.n	801621e <memmove+0x12>
 801622c:	4402      	add	r2, r0
 801622e:	4601      	mov	r1, r0
 8016230:	428a      	cmp	r2, r1
 8016232:	d100      	bne.n	8016236 <memmove+0x2a>
 8016234:	bd10      	pop	{r4, pc}
 8016236:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801623a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801623e:	e7f7      	b.n	8016230 <memmove+0x24>

08016240 <memset>:
 8016240:	4402      	add	r2, r0
 8016242:	4603      	mov	r3, r0
 8016244:	4293      	cmp	r3, r2
 8016246:	d100      	bne.n	801624a <memset+0xa>
 8016248:	4770      	bx	lr
 801624a:	f803 1b01 	strb.w	r1, [r3], #1
 801624e:	e7f9      	b.n	8016244 <memset+0x4>

08016250 <strchr>:
 8016250:	b2c9      	uxtb	r1, r1
 8016252:	4603      	mov	r3, r0
 8016254:	4618      	mov	r0, r3
 8016256:	f813 2b01 	ldrb.w	r2, [r3], #1
 801625a:	b112      	cbz	r2, 8016262 <strchr+0x12>
 801625c:	428a      	cmp	r2, r1
 801625e:	d1f9      	bne.n	8016254 <strchr+0x4>
 8016260:	4770      	bx	lr
 8016262:	2900      	cmp	r1, #0
 8016264:	bf18      	it	ne
 8016266:	2000      	movne	r0, #0
 8016268:	4770      	bx	lr

0801626a <strncmp>:
 801626a:	b510      	push	{r4, lr}
 801626c:	b16a      	cbz	r2, 801628a <strncmp+0x20>
 801626e:	3901      	subs	r1, #1
 8016270:	1884      	adds	r4, r0, r2
 8016272:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016276:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801627a:	429a      	cmp	r2, r3
 801627c:	d103      	bne.n	8016286 <strncmp+0x1c>
 801627e:	42a0      	cmp	r0, r4
 8016280:	d001      	beq.n	8016286 <strncmp+0x1c>
 8016282:	2a00      	cmp	r2, #0
 8016284:	d1f5      	bne.n	8016272 <strncmp+0x8>
 8016286:	1ad0      	subs	r0, r2, r3
 8016288:	bd10      	pop	{r4, pc}
 801628a:	4610      	mov	r0, r2
 801628c:	e7fc      	b.n	8016288 <strncmp+0x1e>

0801628e <strstr>:
 801628e:	780a      	ldrb	r2, [r1, #0]
 8016290:	b570      	push	{r4, r5, r6, lr}
 8016292:	b96a      	cbnz	r2, 80162b0 <strstr+0x22>
 8016294:	bd70      	pop	{r4, r5, r6, pc}
 8016296:	429a      	cmp	r2, r3
 8016298:	d109      	bne.n	80162ae <strstr+0x20>
 801629a:	460c      	mov	r4, r1
 801629c:	4605      	mov	r5, r0
 801629e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	d0f6      	beq.n	8016294 <strstr+0x6>
 80162a6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80162aa:	429e      	cmp	r6, r3
 80162ac:	d0f7      	beq.n	801629e <strstr+0x10>
 80162ae:	3001      	adds	r0, #1
 80162b0:	7803      	ldrb	r3, [r0, #0]
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d1ef      	bne.n	8016296 <strstr+0x8>
 80162b6:	4618      	mov	r0, r3
 80162b8:	e7ec      	b.n	8016294 <strstr+0x6>
	...

080162bc <_close_r>:
 80162bc:	b538      	push	{r3, r4, r5, lr}
 80162be:	4d06      	ldr	r5, [pc, #24]	@ (80162d8 <_close_r+0x1c>)
 80162c0:	2300      	movs	r3, #0
 80162c2:	4604      	mov	r4, r0
 80162c4:	4608      	mov	r0, r1
 80162c6:	602b      	str	r3, [r5, #0]
 80162c8:	f7ec f996 	bl	80025f8 <_close>
 80162cc:	1c43      	adds	r3, r0, #1
 80162ce:	d102      	bne.n	80162d6 <_close_r+0x1a>
 80162d0:	682b      	ldr	r3, [r5, #0]
 80162d2:	b103      	cbz	r3, 80162d6 <_close_r+0x1a>
 80162d4:	6023      	str	r3, [r4, #0]
 80162d6:	bd38      	pop	{r3, r4, r5, pc}
 80162d8:	2000de94 	.word	0x2000de94

080162dc <_lseek_r>:
 80162dc:	b538      	push	{r3, r4, r5, lr}
 80162de:	4d07      	ldr	r5, [pc, #28]	@ (80162fc <_lseek_r+0x20>)
 80162e0:	4604      	mov	r4, r0
 80162e2:	4608      	mov	r0, r1
 80162e4:	4611      	mov	r1, r2
 80162e6:	2200      	movs	r2, #0
 80162e8:	602a      	str	r2, [r5, #0]
 80162ea:	461a      	mov	r2, r3
 80162ec:	f7ec f9ab 	bl	8002646 <_lseek>
 80162f0:	1c43      	adds	r3, r0, #1
 80162f2:	d102      	bne.n	80162fa <_lseek_r+0x1e>
 80162f4:	682b      	ldr	r3, [r5, #0]
 80162f6:	b103      	cbz	r3, 80162fa <_lseek_r+0x1e>
 80162f8:	6023      	str	r3, [r4, #0]
 80162fa:	bd38      	pop	{r3, r4, r5, pc}
 80162fc:	2000de94 	.word	0x2000de94

08016300 <_read_r>:
 8016300:	b538      	push	{r3, r4, r5, lr}
 8016302:	4d07      	ldr	r5, [pc, #28]	@ (8016320 <_read_r+0x20>)
 8016304:	4604      	mov	r4, r0
 8016306:	4608      	mov	r0, r1
 8016308:	4611      	mov	r1, r2
 801630a:	2200      	movs	r2, #0
 801630c:	602a      	str	r2, [r5, #0]
 801630e:	461a      	mov	r2, r3
 8016310:	f7ec f939 	bl	8002586 <_read>
 8016314:	1c43      	adds	r3, r0, #1
 8016316:	d102      	bne.n	801631e <_read_r+0x1e>
 8016318:	682b      	ldr	r3, [r5, #0]
 801631a:	b103      	cbz	r3, 801631e <_read_r+0x1e>
 801631c:	6023      	str	r3, [r4, #0]
 801631e:	bd38      	pop	{r3, r4, r5, pc}
 8016320:	2000de94 	.word	0x2000de94

08016324 <_sbrk_r>:
 8016324:	b538      	push	{r3, r4, r5, lr}
 8016326:	4d06      	ldr	r5, [pc, #24]	@ (8016340 <_sbrk_r+0x1c>)
 8016328:	2300      	movs	r3, #0
 801632a:	4604      	mov	r4, r0
 801632c:	4608      	mov	r0, r1
 801632e:	602b      	str	r3, [r5, #0]
 8016330:	f7ec f996 	bl	8002660 <_sbrk>
 8016334:	1c43      	adds	r3, r0, #1
 8016336:	d102      	bne.n	801633e <_sbrk_r+0x1a>
 8016338:	682b      	ldr	r3, [r5, #0]
 801633a:	b103      	cbz	r3, 801633e <_sbrk_r+0x1a>
 801633c:	6023      	str	r3, [r4, #0]
 801633e:	bd38      	pop	{r3, r4, r5, pc}
 8016340:	2000de94 	.word	0x2000de94

08016344 <_write_r>:
 8016344:	b538      	push	{r3, r4, r5, lr}
 8016346:	4d07      	ldr	r5, [pc, #28]	@ (8016364 <_write_r+0x20>)
 8016348:	4604      	mov	r4, r0
 801634a:	4608      	mov	r0, r1
 801634c:	4611      	mov	r1, r2
 801634e:	2200      	movs	r2, #0
 8016350:	602a      	str	r2, [r5, #0]
 8016352:	461a      	mov	r2, r3
 8016354:	f7ec f934 	bl	80025c0 <_write>
 8016358:	1c43      	adds	r3, r0, #1
 801635a:	d102      	bne.n	8016362 <_write_r+0x1e>
 801635c:	682b      	ldr	r3, [r5, #0]
 801635e:	b103      	cbz	r3, 8016362 <_write_r+0x1e>
 8016360:	6023      	str	r3, [r4, #0]
 8016362:	bd38      	pop	{r3, r4, r5, pc}
 8016364:	2000de94 	.word	0x2000de94

08016368 <__errno>:
 8016368:	4b01      	ldr	r3, [pc, #4]	@ (8016370 <__errno+0x8>)
 801636a:	6818      	ldr	r0, [r3, #0]
 801636c:	4770      	bx	lr
 801636e:	bf00      	nop
 8016370:	20000268 	.word	0x20000268

08016374 <__libc_init_array>:
 8016374:	b570      	push	{r4, r5, r6, lr}
 8016376:	4d0d      	ldr	r5, [pc, #52]	@ (80163ac <__libc_init_array+0x38>)
 8016378:	4c0d      	ldr	r4, [pc, #52]	@ (80163b0 <__libc_init_array+0x3c>)
 801637a:	1b64      	subs	r4, r4, r5
 801637c:	10a4      	asrs	r4, r4, #2
 801637e:	2600      	movs	r6, #0
 8016380:	42a6      	cmp	r6, r4
 8016382:	d109      	bne.n	8016398 <__libc_init_array+0x24>
 8016384:	4d0b      	ldr	r5, [pc, #44]	@ (80163b4 <__libc_init_array+0x40>)
 8016386:	4c0c      	ldr	r4, [pc, #48]	@ (80163b8 <__libc_init_array+0x44>)
 8016388:	f000 fef8 	bl	801717c <_init>
 801638c:	1b64      	subs	r4, r4, r5
 801638e:	10a4      	asrs	r4, r4, #2
 8016390:	2600      	movs	r6, #0
 8016392:	42a6      	cmp	r6, r4
 8016394:	d105      	bne.n	80163a2 <__libc_init_array+0x2e>
 8016396:	bd70      	pop	{r4, r5, r6, pc}
 8016398:	f855 3b04 	ldr.w	r3, [r5], #4
 801639c:	4798      	blx	r3
 801639e:	3601      	adds	r6, #1
 80163a0:	e7ee      	b.n	8016380 <__libc_init_array+0xc>
 80163a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80163a6:	4798      	blx	r3
 80163a8:	3601      	adds	r6, #1
 80163aa:	e7f2      	b.n	8016392 <__libc_init_array+0x1e>
 80163ac:	0801812c 	.word	0x0801812c
 80163b0:	0801812c 	.word	0x0801812c
 80163b4:	0801812c 	.word	0x0801812c
 80163b8:	08018138 	.word	0x08018138

080163bc <__retarget_lock_init_recursive>:
 80163bc:	4770      	bx	lr

080163be <__retarget_lock_acquire_recursive>:
 80163be:	4770      	bx	lr

080163c0 <__retarget_lock_release_recursive>:
 80163c0:	4770      	bx	lr

080163c2 <strcpy>:
 80163c2:	4603      	mov	r3, r0
 80163c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80163c8:	f803 2b01 	strb.w	r2, [r3], #1
 80163cc:	2a00      	cmp	r2, #0
 80163ce:	d1f9      	bne.n	80163c4 <strcpy+0x2>
 80163d0:	4770      	bx	lr

080163d2 <memcpy>:
 80163d2:	440a      	add	r2, r1
 80163d4:	4291      	cmp	r1, r2
 80163d6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80163da:	d100      	bne.n	80163de <memcpy+0xc>
 80163dc:	4770      	bx	lr
 80163de:	b510      	push	{r4, lr}
 80163e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80163e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80163e8:	4291      	cmp	r1, r2
 80163ea:	d1f9      	bne.n	80163e0 <memcpy+0xe>
 80163ec:	bd10      	pop	{r4, pc}
	...

080163f0 <__assert_func>:
 80163f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80163f2:	4614      	mov	r4, r2
 80163f4:	461a      	mov	r2, r3
 80163f6:	4b09      	ldr	r3, [pc, #36]	@ (801641c <__assert_func+0x2c>)
 80163f8:	681b      	ldr	r3, [r3, #0]
 80163fa:	4605      	mov	r5, r0
 80163fc:	68d8      	ldr	r0, [r3, #12]
 80163fe:	b954      	cbnz	r4, 8016416 <__assert_func+0x26>
 8016400:	4b07      	ldr	r3, [pc, #28]	@ (8016420 <__assert_func+0x30>)
 8016402:	461c      	mov	r4, r3
 8016404:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016408:	9100      	str	r1, [sp, #0]
 801640a:	462b      	mov	r3, r5
 801640c:	4905      	ldr	r1, [pc, #20]	@ (8016424 <__assert_func+0x34>)
 801640e:	f000 fd3f 	bl	8016e90 <fiprintf>
 8016412:	f000 fde3 	bl	8016fdc <abort>
 8016416:	4b04      	ldr	r3, [pc, #16]	@ (8016428 <__assert_func+0x38>)
 8016418:	e7f4      	b.n	8016404 <__assert_func+0x14>
 801641a:	bf00      	nop
 801641c:	20000268 	.word	0x20000268
 8016420:	080180ef 	.word	0x080180ef
 8016424:	080180c1 	.word	0x080180c1
 8016428:	080180b4 	.word	0x080180b4

0801642c <__env_lock>:
 801642c:	4801      	ldr	r0, [pc, #4]	@ (8016434 <__env_lock+0x8>)
 801642e:	f7ff bfc6 	b.w	80163be <__retarget_lock_acquire_recursive>
 8016432:	bf00      	nop
 8016434:	2000de98 	.word	0x2000de98

08016438 <__env_unlock>:
 8016438:	4801      	ldr	r0, [pc, #4]	@ (8016440 <__env_unlock+0x8>)
 801643a:	f7ff bfc1 	b.w	80163c0 <__retarget_lock_release_recursive>
 801643e:	bf00      	nop
 8016440:	2000de98 	.word	0x2000de98

08016444 <_free_r>:
 8016444:	b538      	push	{r3, r4, r5, lr}
 8016446:	4605      	mov	r5, r0
 8016448:	2900      	cmp	r1, #0
 801644a:	d041      	beq.n	80164d0 <_free_r+0x8c>
 801644c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016450:	1f0c      	subs	r4, r1, #4
 8016452:	2b00      	cmp	r3, #0
 8016454:	bfb8      	it	lt
 8016456:	18e4      	addlt	r4, r4, r3
 8016458:	f7ff fc1e 	bl	8015c98 <__malloc_lock>
 801645c:	4a1d      	ldr	r2, [pc, #116]	@ (80164d4 <_free_r+0x90>)
 801645e:	6813      	ldr	r3, [r2, #0]
 8016460:	b933      	cbnz	r3, 8016470 <_free_r+0x2c>
 8016462:	6063      	str	r3, [r4, #4]
 8016464:	6014      	str	r4, [r2, #0]
 8016466:	4628      	mov	r0, r5
 8016468:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801646c:	f7ff bc1a 	b.w	8015ca4 <__malloc_unlock>
 8016470:	42a3      	cmp	r3, r4
 8016472:	d908      	bls.n	8016486 <_free_r+0x42>
 8016474:	6820      	ldr	r0, [r4, #0]
 8016476:	1821      	adds	r1, r4, r0
 8016478:	428b      	cmp	r3, r1
 801647a:	bf01      	itttt	eq
 801647c:	6819      	ldreq	r1, [r3, #0]
 801647e:	685b      	ldreq	r3, [r3, #4]
 8016480:	1809      	addeq	r1, r1, r0
 8016482:	6021      	streq	r1, [r4, #0]
 8016484:	e7ed      	b.n	8016462 <_free_r+0x1e>
 8016486:	461a      	mov	r2, r3
 8016488:	685b      	ldr	r3, [r3, #4]
 801648a:	b10b      	cbz	r3, 8016490 <_free_r+0x4c>
 801648c:	42a3      	cmp	r3, r4
 801648e:	d9fa      	bls.n	8016486 <_free_r+0x42>
 8016490:	6811      	ldr	r1, [r2, #0]
 8016492:	1850      	adds	r0, r2, r1
 8016494:	42a0      	cmp	r0, r4
 8016496:	d10b      	bne.n	80164b0 <_free_r+0x6c>
 8016498:	6820      	ldr	r0, [r4, #0]
 801649a:	4401      	add	r1, r0
 801649c:	1850      	adds	r0, r2, r1
 801649e:	4283      	cmp	r3, r0
 80164a0:	6011      	str	r1, [r2, #0]
 80164a2:	d1e0      	bne.n	8016466 <_free_r+0x22>
 80164a4:	6818      	ldr	r0, [r3, #0]
 80164a6:	685b      	ldr	r3, [r3, #4]
 80164a8:	6053      	str	r3, [r2, #4]
 80164aa:	4408      	add	r0, r1
 80164ac:	6010      	str	r0, [r2, #0]
 80164ae:	e7da      	b.n	8016466 <_free_r+0x22>
 80164b0:	d902      	bls.n	80164b8 <_free_r+0x74>
 80164b2:	230c      	movs	r3, #12
 80164b4:	602b      	str	r3, [r5, #0]
 80164b6:	e7d6      	b.n	8016466 <_free_r+0x22>
 80164b8:	6820      	ldr	r0, [r4, #0]
 80164ba:	1821      	adds	r1, r4, r0
 80164bc:	428b      	cmp	r3, r1
 80164be:	bf04      	itt	eq
 80164c0:	6819      	ldreq	r1, [r3, #0]
 80164c2:	685b      	ldreq	r3, [r3, #4]
 80164c4:	6063      	str	r3, [r4, #4]
 80164c6:	bf04      	itt	eq
 80164c8:	1809      	addeq	r1, r1, r0
 80164ca:	6021      	streq	r1, [r4, #0]
 80164cc:	6054      	str	r4, [r2, #4]
 80164ce:	e7ca      	b.n	8016466 <_free_r+0x22>
 80164d0:	bd38      	pop	{r3, r4, r5, pc}
 80164d2:	bf00      	nop
 80164d4:	2000dd54 	.word	0x2000dd54

080164d8 <_malloc_usable_size_r>:
 80164d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80164dc:	1f18      	subs	r0, r3, #4
 80164de:	2b00      	cmp	r3, #0
 80164e0:	bfbc      	itt	lt
 80164e2:	580b      	ldrlt	r3, [r1, r0]
 80164e4:	18c0      	addlt	r0, r0, r3
 80164e6:	4770      	bx	lr

080164e8 <__ssputs_r>:
 80164e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80164ec:	688e      	ldr	r6, [r1, #8]
 80164ee:	461f      	mov	r7, r3
 80164f0:	42be      	cmp	r6, r7
 80164f2:	680b      	ldr	r3, [r1, #0]
 80164f4:	4682      	mov	sl, r0
 80164f6:	460c      	mov	r4, r1
 80164f8:	4690      	mov	r8, r2
 80164fa:	d82d      	bhi.n	8016558 <__ssputs_r+0x70>
 80164fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016500:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016504:	d026      	beq.n	8016554 <__ssputs_r+0x6c>
 8016506:	6965      	ldr	r5, [r4, #20]
 8016508:	6909      	ldr	r1, [r1, #16]
 801650a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801650e:	eba3 0901 	sub.w	r9, r3, r1
 8016512:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016516:	1c7b      	adds	r3, r7, #1
 8016518:	444b      	add	r3, r9
 801651a:	106d      	asrs	r5, r5, #1
 801651c:	429d      	cmp	r5, r3
 801651e:	bf38      	it	cc
 8016520:	461d      	movcc	r5, r3
 8016522:	0553      	lsls	r3, r2, #21
 8016524:	d527      	bpl.n	8016576 <__ssputs_r+0x8e>
 8016526:	4629      	mov	r1, r5
 8016528:	f7ff fb36 	bl	8015b98 <_malloc_r>
 801652c:	4606      	mov	r6, r0
 801652e:	b360      	cbz	r0, 801658a <__ssputs_r+0xa2>
 8016530:	6921      	ldr	r1, [r4, #16]
 8016532:	464a      	mov	r2, r9
 8016534:	f7ff ff4d 	bl	80163d2 <memcpy>
 8016538:	89a3      	ldrh	r3, [r4, #12]
 801653a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801653e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016542:	81a3      	strh	r3, [r4, #12]
 8016544:	6126      	str	r6, [r4, #16]
 8016546:	6165      	str	r5, [r4, #20]
 8016548:	444e      	add	r6, r9
 801654a:	eba5 0509 	sub.w	r5, r5, r9
 801654e:	6026      	str	r6, [r4, #0]
 8016550:	60a5      	str	r5, [r4, #8]
 8016552:	463e      	mov	r6, r7
 8016554:	42be      	cmp	r6, r7
 8016556:	d900      	bls.n	801655a <__ssputs_r+0x72>
 8016558:	463e      	mov	r6, r7
 801655a:	6820      	ldr	r0, [r4, #0]
 801655c:	4632      	mov	r2, r6
 801655e:	4641      	mov	r1, r8
 8016560:	f7ff fe54 	bl	801620c <memmove>
 8016564:	68a3      	ldr	r3, [r4, #8]
 8016566:	1b9b      	subs	r3, r3, r6
 8016568:	60a3      	str	r3, [r4, #8]
 801656a:	6823      	ldr	r3, [r4, #0]
 801656c:	4433      	add	r3, r6
 801656e:	6023      	str	r3, [r4, #0]
 8016570:	2000      	movs	r0, #0
 8016572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016576:	462a      	mov	r2, r5
 8016578:	f7ff fc0e 	bl	8015d98 <_realloc_r>
 801657c:	4606      	mov	r6, r0
 801657e:	2800      	cmp	r0, #0
 8016580:	d1e0      	bne.n	8016544 <__ssputs_r+0x5c>
 8016582:	6921      	ldr	r1, [r4, #16]
 8016584:	4650      	mov	r0, sl
 8016586:	f7ff ff5d 	bl	8016444 <_free_r>
 801658a:	230c      	movs	r3, #12
 801658c:	f8ca 3000 	str.w	r3, [sl]
 8016590:	89a3      	ldrh	r3, [r4, #12]
 8016592:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016596:	81a3      	strh	r3, [r4, #12]
 8016598:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801659c:	e7e9      	b.n	8016572 <__ssputs_r+0x8a>
	...

080165a0 <_svfiprintf_r>:
 80165a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165a4:	4698      	mov	r8, r3
 80165a6:	898b      	ldrh	r3, [r1, #12]
 80165a8:	061b      	lsls	r3, r3, #24
 80165aa:	b09d      	sub	sp, #116	@ 0x74
 80165ac:	4607      	mov	r7, r0
 80165ae:	460d      	mov	r5, r1
 80165b0:	4614      	mov	r4, r2
 80165b2:	d510      	bpl.n	80165d6 <_svfiprintf_r+0x36>
 80165b4:	690b      	ldr	r3, [r1, #16]
 80165b6:	b973      	cbnz	r3, 80165d6 <_svfiprintf_r+0x36>
 80165b8:	2140      	movs	r1, #64	@ 0x40
 80165ba:	f7ff faed 	bl	8015b98 <_malloc_r>
 80165be:	6028      	str	r0, [r5, #0]
 80165c0:	6128      	str	r0, [r5, #16]
 80165c2:	b930      	cbnz	r0, 80165d2 <_svfiprintf_r+0x32>
 80165c4:	230c      	movs	r3, #12
 80165c6:	603b      	str	r3, [r7, #0]
 80165c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80165cc:	b01d      	add	sp, #116	@ 0x74
 80165ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165d2:	2340      	movs	r3, #64	@ 0x40
 80165d4:	616b      	str	r3, [r5, #20]
 80165d6:	2300      	movs	r3, #0
 80165d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80165da:	2320      	movs	r3, #32
 80165dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80165e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80165e4:	2330      	movs	r3, #48	@ 0x30
 80165e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016784 <_svfiprintf_r+0x1e4>
 80165ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80165ee:	f04f 0901 	mov.w	r9, #1
 80165f2:	4623      	mov	r3, r4
 80165f4:	469a      	mov	sl, r3
 80165f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80165fa:	b10a      	cbz	r2, 8016600 <_svfiprintf_r+0x60>
 80165fc:	2a25      	cmp	r2, #37	@ 0x25
 80165fe:	d1f9      	bne.n	80165f4 <_svfiprintf_r+0x54>
 8016600:	ebba 0b04 	subs.w	fp, sl, r4
 8016604:	d00b      	beq.n	801661e <_svfiprintf_r+0x7e>
 8016606:	465b      	mov	r3, fp
 8016608:	4622      	mov	r2, r4
 801660a:	4629      	mov	r1, r5
 801660c:	4638      	mov	r0, r7
 801660e:	f7ff ff6b 	bl	80164e8 <__ssputs_r>
 8016612:	3001      	adds	r0, #1
 8016614:	f000 80a7 	beq.w	8016766 <_svfiprintf_r+0x1c6>
 8016618:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801661a:	445a      	add	r2, fp
 801661c:	9209      	str	r2, [sp, #36]	@ 0x24
 801661e:	f89a 3000 	ldrb.w	r3, [sl]
 8016622:	2b00      	cmp	r3, #0
 8016624:	f000 809f 	beq.w	8016766 <_svfiprintf_r+0x1c6>
 8016628:	2300      	movs	r3, #0
 801662a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801662e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016632:	f10a 0a01 	add.w	sl, sl, #1
 8016636:	9304      	str	r3, [sp, #16]
 8016638:	9307      	str	r3, [sp, #28]
 801663a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801663e:	931a      	str	r3, [sp, #104]	@ 0x68
 8016640:	4654      	mov	r4, sl
 8016642:	2205      	movs	r2, #5
 8016644:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016648:	484e      	ldr	r0, [pc, #312]	@ (8016784 <_svfiprintf_r+0x1e4>)
 801664a:	f7e9 fde1 	bl	8000210 <memchr>
 801664e:	9a04      	ldr	r2, [sp, #16]
 8016650:	b9d8      	cbnz	r0, 801668a <_svfiprintf_r+0xea>
 8016652:	06d0      	lsls	r0, r2, #27
 8016654:	bf44      	itt	mi
 8016656:	2320      	movmi	r3, #32
 8016658:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801665c:	0711      	lsls	r1, r2, #28
 801665e:	bf44      	itt	mi
 8016660:	232b      	movmi	r3, #43	@ 0x2b
 8016662:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016666:	f89a 3000 	ldrb.w	r3, [sl]
 801666a:	2b2a      	cmp	r3, #42	@ 0x2a
 801666c:	d015      	beq.n	801669a <_svfiprintf_r+0xfa>
 801666e:	9a07      	ldr	r2, [sp, #28]
 8016670:	4654      	mov	r4, sl
 8016672:	2000      	movs	r0, #0
 8016674:	f04f 0c0a 	mov.w	ip, #10
 8016678:	4621      	mov	r1, r4
 801667a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801667e:	3b30      	subs	r3, #48	@ 0x30
 8016680:	2b09      	cmp	r3, #9
 8016682:	d94b      	bls.n	801671c <_svfiprintf_r+0x17c>
 8016684:	b1b0      	cbz	r0, 80166b4 <_svfiprintf_r+0x114>
 8016686:	9207      	str	r2, [sp, #28]
 8016688:	e014      	b.n	80166b4 <_svfiprintf_r+0x114>
 801668a:	eba0 0308 	sub.w	r3, r0, r8
 801668e:	fa09 f303 	lsl.w	r3, r9, r3
 8016692:	4313      	orrs	r3, r2
 8016694:	9304      	str	r3, [sp, #16]
 8016696:	46a2      	mov	sl, r4
 8016698:	e7d2      	b.n	8016640 <_svfiprintf_r+0xa0>
 801669a:	9b03      	ldr	r3, [sp, #12]
 801669c:	1d19      	adds	r1, r3, #4
 801669e:	681b      	ldr	r3, [r3, #0]
 80166a0:	9103      	str	r1, [sp, #12]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	bfbb      	ittet	lt
 80166a6:	425b      	neglt	r3, r3
 80166a8:	f042 0202 	orrlt.w	r2, r2, #2
 80166ac:	9307      	strge	r3, [sp, #28]
 80166ae:	9307      	strlt	r3, [sp, #28]
 80166b0:	bfb8      	it	lt
 80166b2:	9204      	strlt	r2, [sp, #16]
 80166b4:	7823      	ldrb	r3, [r4, #0]
 80166b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80166b8:	d10a      	bne.n	80166d0 <_svfiprintf_r+0x130>
 80166ba:	7863      	ldrb	r3, [r4, #1]
 80166bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80166be:	d132      	bne.n	8016726 <_svfiprintf_r+0x186>
 80166c0:	9b03      	ldr	r3, [sp, #12]
 80166c2:	1d1a      	adds	r2, r3, #4
 80166c4:	681b      	ldr	r3, [r3, #0]
 80166c6:	9203      	str	r2, [sp, #12]
 80166c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80166cc:	3402      	adds	r4, #2
 80166ce:	9305      	str	r3, [sp, #20]
 80166d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016794 <_svfiprintf_r+0x1f4>
 80166d4:	7821      	ldrb	r1, [r4, #0]
 80166d6:	2203      	movs	r2, #3
 80166d8:	4650      	mov	r0, sl
 80166da:	f7e9 fd99 	bl	8000210 <memchr>
 80166de:	b138      	cbz	r0, 80166f0 <_svfiprintf_r+0x150>
 80166e0:	9b04      	ldr	r3, [sp, #16]
 80166e2:	eba0 000a 	sub.w	r0, r0, sl
 80166e6:	2240      	movs	r2, #64	@ 0x40
 80166e8:	4082      	lsls	r2, r0
 80166ea:	4313      	orrs	r3, r2
 80166ec:	3401      	adds	r4, #1
 80166ee:	9304      	str	r3, [sp, #16]
 80166f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80166f4:	4824      	ldr	r0, [pc, #144]	@ (8016788 <_svfiprintf_r+0x1e8>)
 80166f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80166fa:	2206      	movs	r2, #6
 80166fc:	f7e9 fd88 	bl	8000210 <memchr>
 8016700:	2800      	cmp	r0, #0
 8016702:	d036      	beq.n	8016772 <_svfiprintf_r+0x1d2>
 8016704:	4b21      	ldr	r3, [pc, #132]	@ (801678c <_svfiprintf_r+0x1ec>)
 8016706:	bb1b      	cbnz	r3, 8016750 <_svfiprintf_r+0x1b0>
 8016708:	9b03      	ldr	r3, [sp, #12]
 801670a:	3307      	adds	r3, #7
 801670c:	f023 0307 	bic.w	r3, r3, #7
 8016710:	3308      	adds	r3, #8
 8016712:	9303      	str	r3, [sp, #12]
 8016714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016716:	4433      	add	r3, r6
 8016718:	9309      	str	r3, [sp, #36]	@ 0x24
 801671a:	e76a      	b.n	80165f2 <_svfiprintf_r+0x52>
 801671c:	fb0c 3202 	mla	r2, ip, r2, r3
 8016720:	460c      	mov	r4, r1
 8016722:	2001      	movs	r0, #1
 8016724:	e7a8      	b.n	8016678 <_svfiprintf_r+0xd8>
 8016726:	2300      	movs	r3, #0
 8016728:	3401      	adds	r4, #1
 801672a:	9305      	str	r3, [sp, #20]
 801672c:	4619      	mov	r1, r3
 801672e:	f04f 0c0a 	mov.w	ip, #10
 8016732:	4620      	mov	r0, r4
 8016734:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016738:	3a30      	subs	r2, #48	@ 0x30
 801673a:	2a09      	cmp	r2, #9
 801673c:	d903      	bls.n	8016746 <_svfiprintf_r+0x1a6>
 801673e:	2b00      	cmp	r3, #0
 8016740:	d0c6      	beq.n	80166d0 <_svfiprintf_r+0x130>
 8016742:	9105      	str	r1, [sp, #20]
 8016744:	e7c4      	b.n	80166d0 <_svfiprintf_r+0x130>
 8016746:	fb0c 2101 	mla	r1, ip, r1, r2
 801674a:	4604      	mov	r4, r0
 801674c:	2301      	movs	r3, #1
 801674e:	e7f0      	b.n	8016732 <_svfiprintf_r+0x192>
 8016750:	ab03      	add	r3, sp, #12
 8016752:	9300      	str	r3, [sp, #0]
 8016754:	462a      	mov	r2, r5
 8016756:	4b0e      	ldr	r3, [pc, #56]	@ (8016790 <_svfiprintf_r+0x1f0>)
 8016758:	a904      	add	r1, sp, #16
 801675a:	4638      	mov	r0, r7
 801675c:	f3af 8000 	nop.w
 8016760:	1c42      	adds	r2, r0, #1
 8016762:	4606      	mov	r6, r0
 8016764:	d1d6      	bne.n	8016714 <_svfiprintf_r+0x174>
 8016766:	89ab      	ldrh	r3, [r5, #12]
 8016768:	065b      	lsls	r3, r3, #25
 801676a:	f53f af2d 	bmi.w	80165c8 <_svfiprintf_r+0x28>
 801676e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016770:	e72c      	b.n	80165cc <_svfiprintf_r+0x2c>
 8016772:	ab03      	add	r3, sp, #12
 8016774:	9300      	str	r3, [sp, #0]
 8016776:	462a      	mov	r2, r5
 8016778:	4b05      	ldr	r3, [pc, #20]	@ (8016790 <_svfiprintf_r+0x1f0>)
 801677a:	a904      	add	r1, sp, #16
 801677c:	4638      	mov	r0, r7
 801677e:	f000 f9bb 	bl	8016af8 <_printf_i>
 8016782:	e7ed      	b.n	8016760 <_svfiprintf_r+0x1c0>
 8016784:	080180f0 	.word	0x080180f0
 8016788:	080180fa 	.word	0x080180fa
 801678c:	00000000 	.word	0x00000000
 8016790:	080164e9 	.word	0x080164e9
 8016794:	080180f6 	.word	0x080180f6

08016798 <__sfputc_r>:
 8016798:	6893      	ldr	r3, [r2, #8]
 801679a:	3b01      	subs	r3, #1
 801679c:	2b00      	cmp	r3, #0
 801679e:	b410      	push	{r4}
 80167a0:	6093      	str	r3, [r2, #8]
 80167a2:	da08      	bge.n	80167b6 <__sfputc_r+0x1e>
 80167a4:	6994      	ldr	r4, [r2, #24]
 80167a6:	42a3      	cmp	r3, r4
 80167a8:	db01      	blt.n	80167ae <__sfputc_r+0x16>
 80167aa:	290a      	cmp	r1, #10
 80167ac:	d103      	bne.n	80167b6 <__sfputc_r+0x1e>
 80167ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80167b2:	f000 bb7f 	b.w	8016eb4 <__swbuf_r>
 80167b6:	6813      	ldr	r3, [r2, #0]
 80167b8:	1c58      	adds	r0, r3, #1
 80167ba:	6010      	str	r0, [r2, #0]
 80167bc:	7019      	strb	r1, [r3, #0]
 80167be:	4608      	mov	r0, r1
 80167c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80167c4:	4770      	bx	lr

080167c6 <__sfputs_r>:
 80167c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167c8:	4606      	mov	r6, r0
 80167ca:	460f      	mov	r7, r1
 80167cc:	4614      	mov	r4, r2
 80167ce:	18d5      	adds	r5, r2, r3
 80167d0:	42ac      	cmp	r4, r5
 80167d2:	d101      	bne.n	80167d8 <__sfputs_r+0x12>
 80167d4:	2000      	movs	r0, #0
 80167d6:	e007      	b.n	80167e8 <__sfputs_r+0x22>
 80167d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80167dc:	463a      	mov	r2, r7
 80167de:	4630      	mov	r0, r6
 80167e0:	f7ff ffda 	bl	8016798 <__sfputc_r>
 80167e4:	1c43      	adds	r3, r0, #1
 80167e6:	d1f3      	bne.n	80167d0 <__sfputs_r+0xa>
 80167e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080167ec <_vfiprintf_r>:
 80167ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167f0:	460d      	mov	r5, r1
 80167f2:	b09d      	sub	sp, #116	@ 0x74
 80167f4:	4614      	mov	r4, r2
 80167f6:	4698      	mov	r8, r3
 80167f8:	4606      	mov	r6, r0
 80167fa:	b118      	cbz	r0, 8016804 <_vfiprintf_r+0x18>
 80167fc:	6a03      	ldr	r3, [r0, #32]
 80167fe:	b90b      	cbnz	r3, 8016804 <_vfiprintf_r+0x18>
 8016800:	f7ff fbfc 	bl	8015ffc <__sinit>
 8016804:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016806:	07d9      	lsls	r1, r3, #31
 8016808:	d405      	bmi.n	8016816 <_vfiprintf_r+0x2a>
 801680a:	89ab      	ldrh	r3, [r5, #12]
 801680c:	059a      	lsls	r2, r3, #22
 801680e:	d402      	bmi.n	8016816 <_vfiprintf_r+0x2a>
 8016810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016812:	f7ff fdd4 	bl	80163be <__retarget_lock_acquire_recursive>
 8016816:	89ab      	ldrh	r3, [r5, #12]
 8016818:	071b      	lsls	r3, r3, #28
 801681a:	d501      	bpl.n	8016820 <_vfiprintf_r+0x34>
 801681c:	692b      	ldr	r3, [r5, #16]
 801681e:	b99b      	cbnz	r3, 8016848 <_vfiprintf_r+0x5c>
 8016820:	4629      	mov	r1, r5
 8016822:	4630      	mov	r0, r6
 8016824:	f000 fb84 	bl	8016f30 <__swsetup_r>
 8016828:	b170      	cbz	r0, 8016848 <_vfiprintf_r+0x5c>
 801682a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801682c:	07dc      	lsls	r4, r3, #31
 801682e:	d504      	bpl.n	801683a <_vfiprintf_r+0x4e>
 8016830:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016834:	b01d      	add	sp, #116	@ 0x74
 8016836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801683a:	89ab      	ldrh	r3, [r5, #12]
 801683c:	0598      	lsls	r0, r3, #22
 801683e:	d4f7      	bmi.n	8016830 <_vfiprintf_r+0x44>
 8016840:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016842:	f7ff fdbd 	bl	80163c0 <__retarget_lock_release_recursive>
 8016846:	e7f3      	b.n	8016830 <_vfiprintf_r+0x44>
 8016848:	2300      	movs	r3, #0
 801684a:	9309      	str	r3, [sp, #36]	@ 0x24
 801684c:	2320      	movs	r3, #32
 801684e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016852:	f8cd 800c 	str.w	r8, [sp, #12]
 8016856:	2330      	movs	r3, #48	@ 0x30
 8016858:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016a08 <_vfiprintf_r+0x21c>
 801685c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016860:	f04f 0901 	mov.w	r9, #1
 8016864:	4623      	mov	r3, r4
 8016866:	469a      	mov	sl, r3
 8016868:	f813 2b01 	ldrb.w	r2, [r3], #1
 801686c:	b10a      	cbz	r2, 8016872 <_vfiprintf_r+0x86>
 801686e:	2a25      	cmp	r2, #37	@ 0x25
 8016870:	d1f9      	bne.n	8016866 <_vfiprintf_r+0x7a>
 8016872:	ebba 0b04 	subs.w	fp, sl, r4
 8016876:	d00b      	beq.n	8016890 <_vfiprintf_r+0xa4>
 8016878:	465b      	mov	r3, fp
 801687a:	4622      	mov	r2, r4
 801687c:	4629      	mov	r1, r5
 801687e:	4630      	mov	r0, r6
 8016880:	f7ff ffa1 	bl	80167c6 <__sfputs_r>
 8016884:	3001      	adds	r0, #1
 8016886:	f000 80a7 	beq.w	80169d8 <_vfiprintf_r+0x1ec>
 801688a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801688c:	445a      	add	r2, fp
 801688e:	9209      	str	r2, [sp, #36]	@ 0x24
 8016890:	f89a 3000 	ldrb.w	r3, [sl]
 8016894:	2b00      	cmp	r3, #0
 8016896:	f000 809f 	beq.w	80169d8 <_vfiprintf_r+0x1ec>
 801689a:	2300      	movs	r3, #0
 801689c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80168a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80168a4:	f10a 0a01 	add.w	sl, sl, #1
 80168a8:	9304      	str	r3, [sp, #16]
 80168aa:	9307      	str	r3, [sp, #28]
 80168ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80168b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80168b2:	4654      	mov	r4, sl
 80168b4:	2205      	movs	r2, #5
 80168b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80168ba:	4853      	ldr	r0, [pc, #332]	@ (8016a08 <_vfiprintf_r+0x21c>)
 80168bc:	f7e9 fca8 	bl	8000210 <memchr>
 80168c0:	9a04      	ldr	r2, [sp, #16]
 80168c2:	b9d8      	cbnz	r0, 80168fc <_vfiprintf_r+0x110>
 80168c4:	06d1      	lsls	r1, r2, #27
 80168c6:	bf44      	itt	mi
 80168c8:	2320      	movmi	r3, #32
 80168ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80168ce:	0713      	lsls	r3, r2, #28
 80168d0:	bf44      	itt	mi
 80168d2:	232b      	movmi	r3, #43	@ 0x2b
 80168d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80168d8:	f89a 3000 	ldrb.w	r3, [sl]
 80168dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80168de:	d015      	beq.n	801690c <_vfiprintf_r+0x120>
 80168e0:	9a07      	ldr	r2, [sp, #28]
 80168e2:	4654      	mov	r4, sl
 80168e4:	2000      	movs	r0, #0
 80168e6:	f04f 0c0a 	mov.w	ip, #10
 80168ea:	4621      	mov	r1, r4
 80168ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80168f0:	3b30      	subs	r3, #48	@ 0x30
 80168f2:	2b09      	cmp	r3, #9
 80168f4:	d94b      	bls.n	801698e <_vfiprintf_r+0x1a2>
 80168f6:	b1b0      	cbz	r0, 8016926 <_vfiprintf_r+0x13a>
 80168f8:	9207      	str	r2, [sp, #28]
 80168fa:	e014      	b.n	8016926 <_vfiprintf_r+0x13a>
 80168fc:	eba0 0308 	sub.w	r3, r0, r8
 8016900:	fa09 f303 	lsl.w	r3, r9, r3
 8016904:	4313      	orrs	r3, r2
 8016906:	9304      	str	r3, [sp, #16]
 8016908:	46a2      	mov	sl, r4
 801690a:	e7d2      	b.n	80168b2 <_vfiprintf_r+0xc6>
 801690c:	9b03      	ldr	r3, [sp, #12]
 801690e:	1d19      	adds	r1, r3, #4
 8016910:	681b      	ldr	r3, [r3, #0]
 8016912:	9103      	str	r1, [sp, #12]
 8016914:	2b00      	cmp	r3, #0
 8016916:	bfbb      	ittet	lt
 8016918:	425b      	neglt	r3, r3
 801691a:	f042 0202 	orrlt.w	r2, r2, #2
 801691e:	9307      	strge	r3, [sp, #28]
 8016920:	9307      	strlt	r3, [sp, #28]
 8016922:	bfb8      	it	lt
 8016924:	9204      	strlt	r2, [sp, #16]
 8016926:	7823      	ldrb	r3, [r4, #0]
 8016928:	2b2e      	cmp	r3, #46	@ 0x2e
 801692a:	d10a      	bne.n	8016942 <_vfiprintf_r+0x156>
 801692c:	7863      	ldrb	r3, [r4, #1]
 801692e:	2b2a      	cmp	r3, #42	@ 0x2a
 8016930:	d132      	bne.n	8016998 <_vfiprintf_r+0x1ac>
 8016932:	9b03      	ldr	r3, [sp, #12]
 8016934:	1d1a      	adds	r2, r3, #4
 8016936:	681b      	ldr	r3, [r3, #0]
 8016938:	9203      	str	r2, [sp, #12]
 801693a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801693e:	3402      	adds	r4, #2
 8016940:	9305      	str	r3, [sp, #20]
 8016942:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016a18 <_vfiprintf_r+0x22c>
 8016946:	7821      	ldrb	r1, [r4, #0]
 8016948:	2203      	movs	r2, #3
 801694a:	4650      	mov	r0, sl
 801694c:	f7e9 fc60 	bl	8000210 <memchr>
 8016950:	b138      	cbz	r0, 8016962 <_vfiprintf_r+0x176>
 8016952:	9b04      	ldr	r3, [sp, #16]
 8016954:	eba0 000a 	sub.w	r0, r0, sl
 8016958:	2240      	movs	r2, #64	@ 0x40
 801695a:	4082      	lsls	r2, r0
 801695c:	4313      	orrs	r3, r2
 801695e:	3401      	adds	r4, #1
 8016960:	9304      	str	r3, [sp, #16]
 8016962:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016966:	4829      	ldr	r0, [pc, #164]	@ (8016a0c <_vfiprintf_r+0x220>)
 8016968:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801696c:	2206      	movs	r2, #6
 801696e:	f7e9 fc4f 	bl	8000210 <memchr>
 8016972:	2800      	cmp	r0, #0
 8016974:	d03f      	beq.n	80169f6 <_vfiprintf_r+0x20a>
 8016976:	4b26      	ldr	r3, [pc, #152]	@ (8016a10 <_vfiprintf_r+0x224>)
 8016978:	bb1b      	cbnz	r3, 80169c2 <_vfiprintf_r+0x1d6>
 801697a:	9b03      	ldr	r3, [sp, #12]
 801697c:	3307      	adds	r3, #7
 801697e:	f023 0307 	bic.w	r3, r3, #7
 8016982:	3308      	adds	r3, #8
 8016984:	9303      	str	r3, [sp, #12]
 8016986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016988:	443b      	add	r3, r7
 801698a:	9309      	str	r3, [sp, #36]	@ 0x24
 801698c:	e76a      	b.n	8016864 <_vfiprintf_r+0x78>
 801698e:	fb0c 3202 	mla	r2, ip, r2, r3
 8016992:	460c      	mov	r4, r1
 8016994:	2001      	movs	r0, #1
 8016996:	e7a8      	b.n	80168ea <_vfiprintf_r+0xfe>
 8016998:	2300      	movs	r3, #0
 801699a:	3401      	adds	r4, #1
 801699c:	9305      	str	r3, [sp, #20]
 801699e:	4619      	mov	r1, r3
 80169a0:	f04f 0c0a 	mov.w	ip, #10
 80169a4:	4620      	mov	r0, r4
 80169a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80169aa:	3a30      	subs	r2, #48	@ 0x30
 80169ac:	2a09      	cmp	r2, #9
 80169ae:	d903      	bls.n	80169b8 <_vfiprintf_r+0x1cc>
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	d0c6      	beq.n	8016942 <_vfiprintf_r+0x156>
 80169b4:	9105      	str	r1, [sp, #20]
 80169b6:	e7c4      	b.n	8016942 <_vfiprintf_r+0x156>
 80169b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80169bc:	4604      	mov	r4, r0
 80169be:	2301      	movs	r3, #1
 80169c0:	e7f0      	b.n	80169a4 <_vfiprintf_r+0x1b8>
 80169c2:	ab03      	add	r3, sp, #12
 80169c4:	9300      	str	r3, [sp, #0]
 80169c6:	462a      	mov	r2, r5
 80169c8:	4b12      	ldr	r3, [pc, #72]	@ (8016a14 <_vfiprintf_r+0x228>)
 80169ca:	a904      	add	r1, sp, #16
 80169cc:	4630      	mov	r0, r6
 80169ce:	f3af 8000 	nop.w
 80169d2:	4607      	mov	r7, r0
 80169d4:	1c78      	adds	r0, r7, #1
 80169d6:	d1d6      	bne.n	8016986 <_vfiprintf_r+0x19a>
 80169d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80169da:	07d9      	lsls	r1, r3, #31
 80169dc:	d405      	bmi.n	80169ea <_vfiprintf_r+0x1fe>
 80169de:	89ab      	ldrh	r3, [r5, #12]
 80169e0:	059a      	lsls	r2, r3, #22
 80169e2:	d402      	bmi.n	80169ea <_vfiprintf_r+0x1fe>
 80169e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80169e6:	f7ff fceb 	bl	80163c0 <__retarget_lock_release_recursive>
 80169ea:	89ab      	ldrh	r3, [r5, #12]
 80169ec:	065b      	lsls	r3, r3, #25
 80169ee:	f53f af1f 	bmi.w	8016830 <_vfiprintf_r+0x44>
 80169f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80169f4:	e71e      	b.n	8016834 <_vfiprintf_r+0x48>
 80169f6:	ab03      	add	r3, sp, #12
 80169f8:	9300      	str	r3, [sp, #0]
 80169fa:	462a      	mov	r2, r5
 80169fc:	4b05      	ldr	r3, [pc, #20]	@ (8016a14 <_vfiprintf_r+0x228>)
 80169fe:	a904      	add	r1, sp, #16
 8016a00:	4630      	mov	r0, r6
 8016a02:	f000 f879 	bl	8016af8 <_printf_i>
 8016a06:	e7e4      	b.n	80169d2 <_vfiprintf_r+0x1e6>
 8016a08:	080180f0 	.word	0x080180f0
 8016a0c:	080180fa 	.word	0x080180fa
 8016a10:	00000000 	.word	0x00000000
 8016a14:	080167c7 	.word	0x080167c7
 8016a18:	080180f6 	.word	0x080180f6

08016a1c <_printf_common>:
 8016a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016a20:	4616      	mov	r6, r2
 8016a22:	4698      	mov	r8, r3
 8016a24:	688a      	ldr	r2, [r1, #8]
 8016a26:	690b      	ldr	r3, [r1, #16]
 8016a28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016a2c:	4293      	cmp	r3, r2
 8016a2e:	bfb8      	it	lt
 8016a30:	4613      	movlt	r3, r2
 8016a32:	6033      	str	r3, [r6, #0]
 8016a34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016a38:	4607      	mov	r7, r0
 8016a3a:	460c      	mov	r4, r1
 8016a3c:	b10a      	cbz	r2, 8016a42 <_printf_common+0x26>
 8016a3e:	3301      	adds	r3, #1
 8016a40:	6033      	str	r3, [r6, #0]
 8016a42:	6823      	ldr	r3, [r4, #0]
 8016a44:	0699      	lsls	r1, r3, #26
 8016a46:	bf42      	ittt	mi
 8016a48:	6833      	ldrmi	r3, [r6, #0]
 8016a4a:	3302      	addmi	r3, #2
 8016a4c:	6033      	strmi	r3, [r6, #0]
 8016a4e:	6825      	ldr	r5, [r4, #0]
 8016a50:	f015 0506 	ands.w	r5, r5, #6
 8016a54:	d106      	bne.n	8016a64 <_printf_common+0x48>
 8016a56:	f104 0a19 	add.w	sl, r4, #25
 8016a5a:	68e3      	ldr	r3, [r4, #12]
 8016a5c:	6832      	ldr	r2, [r6, #0]
 8016a5e:	1a9b      	subs	r3, r3, r2
 8016a60:	42ab      	cmp	r3, r5
 8016a62:	dc26      	bgt.n	8016ab2 <_printf_common+0x96>
 8016a64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016a68:	6822      	ldr	r2, [r4, #0]
 8016a6a:	3b00      	subs	r3, #0
 8016a6c:	bf18      	it	ne
 8016a6e:	2301      	movne	r3, #1
 8016a70:	0692      	lsls	r2, r2, #26
 8016a72:	d42b      	bmi.n	8016acc <_printf_common+0xb0>
 8016a74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016a78:	4641      	mov	r1, r8
 8016a7a:	4638      	mov	r0, r7
 8016a7c:	47c8      	blx	r9
 8016a7e:	3001      	adds	r0, #1
 8016a80:	d01e      	beq.n	8016ac0 <_printf_common+0xa4>
 8016a82:	6823      	ldr	r3, [r4, #0]
 8016a84:	6922      	ldr	r2, [r4, #16]
 8016a86:	f003 0306 	and.w	r3, r3, #6
 8016a8a:	2b04      	cmp	r3, #4
 8016a8c:	bf02      	ittt	eq
 8016a8e:	68e5      	ldreq	r5, [r4, #12]
 8016a90:	6833      	ldreq	r3, [r6, #0]
 8016a92:	1aed      	subeq	r5, r5, r3
 8016a94:	68a3      	ldr	r3, [r4, #8]
 8016a96:	bf0c      	ite	eq
 8016a98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016a9c:	2500      	movne	r5, #0
 8016a9e:	4293      	cmp	r3, r2
 8016aa0:	bfc4      	itt	gt
 8016aa2:	1a9b      	subgt	r3, r3, r2
 8016aa4:	18ed      	addgt	r5, r5, r3
 8016aa6:	2600      	movs	r6, #0
 8016aa8:	341a      	adds	r4, #26
 8016aaa:	42b5      	cmp	r5, r6
 8016aac:	d11a      	bne.n	8016ae4 <_printf_common+0xc8>
 8016aae:	2000      	movs	r0, #0
 8016ab0:	e008      	b.n	8016ac4 <_printf_common+0xa8>
 8016ab2:	2301      	movs	r3, #1
 8016ab4:	4652      	mov	r2, sl
 8016ab6:	4641      	mov	r1, r8
 8016ab8:	4638      	mov	r0, r7
 8016aba:	47c8      	blx	r9
 8016abc:	3001      	adds	r0, #1
 8016abe:	d103      	bne.n	8016ac8 <_printf_common+0xac>
 8016ac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ac8:	3501      	adds	r5, #1
 8016aca:	e7c6      	b.n	8016a5a <_printf_common+0x3e>
 8016acc:	18e1      	adds	r1, r4, r3
 8016ace:	1c5a      	adds	r2, r3, #1
 8016ad0:	2030      	movs	r0, #48	@ 0x30
 8016ad2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016ad6:	4422      	add	r2, r4
 8016ad8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016adc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016ae0:	3302      	adds	r3, #2
 8016ae2:	e7c7      	b.n	8016a74 <_printf_common+0x58>
 8016ae4:	2301      	movs	r3, #1
 8016ae6:	4622      	mov	r2, r4
 8016ae8:	4641      	mov	r1, r8
 8016aea:	4638      	mov	r0, r7
 8016aec:	47c8      	blx	r9
 8016aee:	3001      	adds	r0, #1
 8016af0:	d0e6      	beq.n	8016ac0 <_printf_common+0xa4>
 8016af2:	3601      	adds	r6, #1
 8016af4:	e7d9      	b.n	8016aaa <_printf_common+0x8e>
	...

08016af8 <_printf_i>:
 8016af8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016afc:	7e0f      	ldrb	r7, [r1, #24]
 8016afe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016b00:	2f78      	cmp	r7, #120	@ 0x78
 8016b02:	4691      	mov	r9, r2
 8016b04:	4680      	mov	r8, r0
 8016b06:	460c      	mov	r4, r1
 8016b08:	469a      	mov	sl, r3
 8016b0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016b0e:	d807      	bhi.n	8016b20 <_printf_i+0x28>
 8016b10:	2f62      	cmp	r7, #98	@ 0x62
 8016b12:	d80a      	bhi.n	8016b2a <_printf_i+0x32>
 8016b14:	2f00      	cmp	r7, #0
 8016b16:	f000 80d2 	beq.w	8016cbe <_printf_i+0x1c6>
 8016b1a:	2f58      	cmp	r7, #88	@ 0x58
 8016b1c:	f000 80b9 	beq.w	8016c92 <_printf_i+0x19a>
 8016b20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016b24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016b28:	e03a      	b.n	8016ba0 <_printf_i+0xa8>
 8016b2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016b2e:	2b15      	cmp	r3, #21
 8016b30:	d8f6      	bhi.n	8016b20 <_printf_i+0x28>
 8016b32:	a101      	add	r1, pc, #4	@ (adr r1, 8016b38 <_printf_i+0x40>)
 8016b34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016b38:	08016b91 	.word	0x08016b91
 8016b3c:	08016ba5 	.word	0x08016ba5
 8016b40:	08016b21 	.word	0x08016b21
 8016b44:	08016b21 	.word	0x08016b21
 8016b48:	08016b21 	.word	0x08016b21
 8016b4c:	08016b21 	.word	0x08016b21
 8016b50:	08016ba5 	.word	0x08016ba5
 8016b54:	08016b21 	.word	0x08016b21
 8016b58:	08016b21 	.word	0x08016b21
 8016b5c:	08016b21 	.word	0x08016b21
 8016b60:	08016b21 	.word	0x08016b21
 8016b64:	08016ca5 	.word	0x08016ca5
 8016b68:	08016bcf 	.word	0x08016bcf
 8016b6c:	08016c5f 	.word	0x08016c5f
 8016b70:	08016b21 	.word	0x08016b21
 8016b74:	08016b21 	.word	0x08016b21
 8016b78:	08016cc7 	.word	0x08016cc7
 8016b7c:	08016b21 	.word	0x08016b21
 8016b80:	08016bcf 	.word	0x08016bcf
 8016b84:	08016b21 	.word	0x08016b21
 8016b88:	08016b21 	.word	0x08016b21
 8016b8c:	08016c67 	.word	0x08016c67
 8016b90:	6833      	ldr	r3, [r6, #0]
 8016b92:	1d1a      	adds	r2, r3, #4
 8016b94:	681b      	ldr	r3, [r3, #0]
 8016b96:	6032      	str	r2, [r6, #0]
 8016b98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016b9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016ba0:	2301      	movs	r3, #1
 8016ba2:	e09d      	b.n	8016ce0 <_printf_i+0x1e8>
 8016ba4:	6833      	ldr	r3, [r6, #0]
 8016ba6:	6820      	ldr	r0, [r4, #0]
 8016ba8:	1d19      	adds	r1, r3, #4
 8016baa:	6031      	str	r1, [r6, #0]
 8016bac:	0606      	lsls	r6, r0, #24
 8016bae:	d501      	bpl.n	8016bb4 <_printf_i+0xbc>
 8016bb0:	681d      	ldr	r5, [r3, #0]
 8016bb2:	e003      	b.n	8016bbc <_printf_i+0xc4>
 8016bb4:	0645      	lsls	r5, r0, #25
 8016bb6:	d5fb      	bpl.n	8016bb0 <_printf_i+0xb8>
 8016bb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8016bbc:	2d00      	cmp	r5, #0
 8016bbe:	da03      	bge.n	8016bc8 <_printf_i+0xd0>
 8016bc0:	232d      	movs	r3, #45	@ 0x2d
 8016bc2:	426d      	negs	r5, r5
 8016bc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016bc8:	4859      	ldr	r0, [pc, #356]	@ (8016d30 <_printf_i+0x238>)
 8016bca:	230a      	movs	r3, #10
 8016bcc:	e011      	b.n	8016bf2 <_printf_i+0xfa>
 8016bce:	6821      	ldr	r1, [r4, #0]
 8016bd0:	6833      	ldr	r3, [r6, #0]
 8016bd2:	0608      	lsls	r0, r1, #24
 8016bd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8016bd8:	d402      	bmi.n	8016be0 <_printf_i+0xe8>
 8016bda:	0649      	lsls	r1, r1, #25
 8016bdc:	bf48      	it	mi
 8016bde:	b2ad      	uxthmi	r5, r5
 8016be0:	2f6f      	cmp	r7, #111	@ 0x6f
 8016be2:	4853      	ldr	r0, [pc, #332]	@ (8016d30 <_printf_i+0x238>)
 8016be4:	6033      	str	r3, [r6, #0]
 8016be6:	bf14      	ite	ne
 8016be8:	230a      	movne	r3, #10
 8016bea:	2308      	moveq	r3, #8
 8016bec:	2100      	movs	r1, #0
 8016bee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8016bf2:	6866      	ldr	r6, [r4, #4]
 8016bf4:	60a6      	str	r6, [r4, #8]
 8016bf6:	2e00      	cmp	r6, #0
 8016bf8:	bfa2      	ittt	ge
 8016bfa:	6821      	ldrge	r1, [r4, #0]
 8016bfc:	f021 0104 	bicge.w	r1, r1, #4
 8016c00:	6021      	strge	r1, [r4, #0]
 8016c02:	b90d      	cbnz	r5, 8016c08 <_printf_i+0x110>
 8016c04:	2e00      	cmp	r6, #0
 8016c06:	d04b      	beq.n	8016ca0 <_printf_i+0x1a8>
 8016c08:	4616      	mov	r6, r2
 8016c0a:	fbb5 f1f3 	udiv	r1, r5, r3
 8016c0e:	fb03 5711 	mls	r7, r3, r1, r5
 8016c12:	5dc7      	ldrb	r7, [r0, r7]
 8016c14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016c18:	462f      	mov	r7, r5
 8016c1a:	42bb      	cmp	r3, r7
 8016c1c:	460d      	mov	r5, r1
 8016c1e:	d9f4      	bls.n	8016c0a <_printf_i+0x112>
 8016c20:	2b08      	cmp	r3, #8
 8016c22:	d10b      	bne.n	8016c3c <_printf_i+0x144>
 8016c24:	6823      	ldr	r3, [r4, #0]
 8016c26:	07df      	lsls	r7, r3, #31
 8016c28:	d508      	bpl.n	8016c3c <_printf_i+0x144>
 8016c2a:	6923      	ldr	r3, [r4, #16]
 8016c2c:	6861      	ldr	r1, [r4, #4]
 8016c2e:	4299      	cmp	r1, r3
 8016c30:	bfde      	ittt	le
 8016c32:	2330      	movle	r3, #48	@ 0x30
 8016c34:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016c38:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8016c3c:	1b92      	subs	r2, r2, r6
 8016c3e:	6122      	str	r2, [r4, #16]
 8016c40:	f8cd a000 	str.w	sl, [sp]
 8016c44:	464b      	mov	r3, r9
 8016c46:	aa03      	add	r2, sp, #12
 8016c48:	4621      	mov	r1, r4
 8016c4a:	4640      	mov	r0, r8
 8016c4c:	f7ff fee6 	bl	8016a1c <_printf_common>
 8016c50:	3001      	adds	r0, #1
 8016c52:	d14a      	bne.n	8016cea <_printf_i+0x1f2>
 8016c54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016c58:	b004      	add	sp, #16
 8016c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c5e:	6823      	ldr	r3, [r4, #0]
 8016c60:	f043 0320 	orr.w	r3, r3, #32
 8016c64:	6023      	str	r3, [r4, #0]
 8016c66:	4833      	ldr	r0, [pc, #204]	@ (8016d34 <_printf_i+0x23c>)
 8016c68:	2778      	movs	r7, #120	@ 0x78
 8016c6a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8016c6e:	6823      	ldr	r3, [r4, #0]
 8016c70:	6831      	ldr	r1, [r6, #0]
 8016c72:	061f      	lsls	r7, r3, #24
 8016c74:	f851 5b04 	ldr.w	r5, [r1], #4
 8016c78:	d402      	bmi.n	8016c80 <_printf_i+0x188>
 8016c7a:	065f      	lsls	r7, r3, #25
 8016c7c:	bf48      	it	mi
 8016c7e:	b2ad      	uxthmi	r5, r5
 8016c80:	6031      	str	r1, [r6, #0]
 8016c82:	07d9      	lsls	r1, r3, #31
 8016c84:	bf44      	itt	mi
 8016c86:	f043 0320 	orrmi.w	r3, r3, #32
 8016c8a:	6023      	strmi	r3, [r4, #0]
 8016c8c:	b11d      	cbz	r5, 8016c96 <_printf_i+0x19e>
 8016c8e:	2310      	movs	r3, #16
 8016c90:	e7ac      	b.n	8016bec <_printf_i+0xf4>
 8016c92:	4827      	ldr	r0, [pc, #156]	@ (8016d30 <_printf_i+0x238>)
 8016c94:	e7e9      	b.n	8016c6a <_printf_i+0x172>
 8016c96:	6823      	ldr	r3, [r4, #0]
 8016c98:	f023 0320 	bic.w	r3, r3, #32
 8016c9c:	6023      	str	r3, [r4, #0]
 8016c9e:	e7f6      	b.n	8016c8e <_printf_i+0x196>
 8016ca0:	4616      	mov	r6, r2
 8016ca2:	e7bd      	b.n	8016c20 <_printf_i+0x128>
 8016ca4:	6833      	ldr	r3, [r6, #0]
 8016ca6:	6825      	ldr	r5, [r4, #0]
 8016ca8:	6961      	ldr	r1, [r4, #20]
 8016caa:	1d18      	adds	r0, r3, #4
 8016cac:	6030      	str	r0, [r6, #0]
 8016cae:	062e      	lsls	r6, r5, #24
 8016cb0:	681b      	ldr	r3, [r3, #0]
 8016cb2:	d501      	bpl.n	8016cb8 <_printf_i+0x1c0>
 8016cb4:	6019      	str	r1, [r3, #0]
 8016cb6:	e002      	b.n	8016cbe <_printf_i+0x1c6>
 8016cb8:	0668      	lsls	r0, r5, #25
 8016cba:	d5fb      	bpl.n	8016cb4 <_printf_i+0x1bc>
 8016cbc:	8019      	strh	r1, [r3, #0]
 8016cbe:	2300      	movs	r3, #0
 8016cc0:	6123      	str	r3, [r4, #16]
 8016cc2:	4616      	mov	r6, r2
 8016cc4:	e7bc      	b.n	8016c40 <_printf_i+0x148>
 8016cc6:	6833      	ldr	r3, [r6, #0]
 8016cc8:	1d1a      	adds	r2, r3, #4
 8016cca:	6032      	str	r2, [r6, #0]
 8016ccc:	681e      	ldr	r6, [r3, #0]
 8016cce:	6862      	ldr	r2, [r4, #4]
 8016cd0:	2100      	movs	r1, #0
 8016cd2:	4630      	mov	r0, r6
 8016cd4:	f7e9 fa9c 	bl	8000210 <memchr>
 8016cd8:	b108      	cbz	r0, 8016cde <_printf_i+0x1e6>
 8016cda:	1b80      	subs	r0, r0, r6
 8016cdc:	6060      	str	r0, [r4, #4]
 8016cde:	6863      	ldr	r3, [r4, #4]
 8016ce0:	6123      	str	r3, [r4, #16]
 8016ce2:	2300      	movs	r3, #0
 8016ce4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016ce8:	e7aa      	b.n	8016c40 <_printf_i+0x148>
 8016cea:	6923      	ldr	r3, [r4, #16]
 8016cec:	4632      	mov	r2, r6
 8016cee:	4649      	mov	r1, r9
 8016cf0:	4640      	mov	r0, r8
 8016cf2:	47d0      	blx	sl
 8016cf4:	3001      	adds	r0, #1
 8016cf6:	d0ad      	beq.n	8016c54 <_printf_i+0x15c>
 8016cf8:	6823      	ldr	r3, [r4, #0]
 8016cfa:	079b      	lsls	r3, r3, #30
 8016cfc:	d413      	bmi.n	8016d26 <_printf_i+0x22e>
 8016cfe:	68e0      	ldr	r0, [r4, #12]
 8016d00:	9b03      	ldr	r3, [sp, #12]
 8016d02:	4298      	cmp	r0, r3
 8016d04:	bfb8      	it	lt
 8016d06:	4618      	movlt	r0, r3
 8016d08:	e7a6      	b.n	8016c58 <_printf_i+0x160>
 8016d0a:	2301      	movs	r3, #1
 8016d0c:	4632      	mov	r2, r6
 8016d0e:	4649      	mov	r1, r9
 8016d10:	4640      	mov	r0, r8
 8016d12:	47d0      	blx	sl
 8016d14:	3001      	adds	r0, #1
 8016d16:	d09d      	beq.n	8016c54 <_printf_i+0x15c>
 8016d18:	3501      	adds	r5, #1
 8016d1a:	68e3      	ldr	r3, [r4, #12]
 8016d1c:	9903      	ldr	r1, [sp, #12]
 8016d1e:	1a5b      	subs	r3, r3, r1
 8016d20:	42ab      	cmp	r3, r5
 8016d22:	dcf2      	bgt.n	8016d0a <_printf_i+0x212>
 8016d24:	e7eb      	b.n	8016cfe <_printf_i+0x206>
 8016d26:	2500      	movs	r5, #0
 8016d28:	f104 0619 	add.w	r6, r4, #25
 8016d2c:	e7f5      	b.n	8016d1a <_printf_i+0x222>
 8016d2e:	bf00      	nop
 8016d30:	08018101 	.word	0x08018101
 8016d34:	08018112 	.word	0x08018112

08016d38 <__sflush_r>:
 8016d38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d40:	0716      	lsls	r6, r2, #28
 8016d42:	4605      	mov	r5, r0
 8016d44:	460c      	mov	r4, r1
 8016d46:	d454      	bmi.n	8016df2 <__sflush_r+0xba>
 8016d48:	684b      	ldr	r3, [r1, #4]
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	dc02      	bgt.n	8016d54 <__sflush_r+0x1c>
 8016d4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	dd48      	ble.n	8016de6 <__sflush_r+0xae>
 8016d54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016d56:	2e00      	cmp	r6, #0
 8016d58:	d045      	beq.n	8016de6 <__sflush_r+0xae>
 8016d5a:	2300      	movs	r3, #0
 8016d5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016d60:	682f      	ldr	r7, [r5, #0]
 8016d62:	6a21      	ldr	r1, [r4, #32]
 8016d64:	602b      	str	r3, [r5, #0]
 8016d66:	d030      	beq.n	8016dca <__sflush_r+0x92>
 8016d68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016d6a:	89a3      	ldrh	r3, [r4, #12]
 8016d6c:	0759      	lsls	r1, r3, #29
 8016d6e:	d505      	bpl.n	8016d7c <__sflush_r+0x44>
 8016d70:	6863      	ldr	r3, [r4, #4]
 8016d72:	1ad2      	subs	r2, r2, r3
 8016d74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016d76:	b10b      	cbz	r3, 8016d7c <__sflush_r+0x44>
 8016d78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016d7a:	1ad2      	subs	r2, r2, r3
 8016d7c:	2300      	movs	r3, #0
 8016d7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016d80:	6a21      	ldr	r1, [r4, #32]
 8016d82:	4628      	mov	r0, r5
 8016d84:	47b0      	blx	r6
 8016d86:	1c43      	adds	r3, r0, #1
 8016d88:	89a3      	ldrh	r3, [r4, #12]
 8016d8a:	d106      	bne.n	8016d9a <__sflush_r+0x62>
 8016d8c:	6829      	ldr	r1, [r5, #0]
 8016d8e:	291d      	cmp	r1, #29
 8016d90:	d82b      	bhi.n	8016dea <__sflush_r+0xb2>
 8016d92:	4a2a      	ldr	r2, [pc, #168]	@ (8016e3c <__sflush_r+0x104>)
 8016d94:	410a      	asrs	r2, r1
 8016d96:	07d6      	lsls	r6, r2, #31
 8016d98:	d427      	bmi.n	8016dea <__sflush_r+0xb2>
 8016d9a:	2200      	movs	r2, #0
 8016d9c:	6062      	str	r2, [r4, #4]
 8016d9e:	04d9      	lsls	r1, r3, #19
 8016da0:	6922      	ldr	r2, [r4, #16]
 8016da2:	6022      	str	r2, [r4, #0]
 8016da4:	d504      	bpl.n	8016db0 <__sflush_r+0x78>
 8016da6:	1c42      	adds	r2, r0, #1
 8016da8:	d101      	bne.n	8016dae <__sflush_r+0x76>
 8016daa:	682b      	ldr	r3, [r5, #0]
 8016dac:	b903      	cbnz	r3, 8016db0 <__sflush_r+0x78>
 8016dae:	6560      	str	r0, [r4, #84]	@ 0x54
 8016db0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016db2:	602f      	str	r7, [r5, #0]
 8016db4:	b1b9      	cbz	r1, 8016de6 <__sflush_r+0xae>
 8016db6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016dba:	4299      	cmp	r1, r3
 8016dbc:	d002      	beq.n	8016dc4 <__sflush_r+0x8c>
 8016dbe:	4628      	mov	r0, r5
 8016dc0:	f7ff fb40 	bl	8016444 <_free_r>
 8016dc4:	2300      	movs	r3, #0
 8016dc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8016dc8:	e00d      	b.n	8016de6 <__sflush_r+0xae>
 8016dca:	2301      	movs	r3, #1
 8016dcc:	4628      	mov	r0, r5
 8016dce:	47b0      	blx	r6
 8016dd0:	4602      	mov	r2, r0
 8016dd2:	1c50      	adds	r0, r2, #1
 8016dd4:	d1c9      	bne.n	8016d6a <__sflush_r+0x32>
 8016dd6:	682b      	ldr	r3, [r5, #0]
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d0c6      	beq.n	8016d6a <__sflush_r+0x32>
 8016ddc:	2b1d      	cmp	r3, #29
 8016dde:	d001      	beq.n	8016de4 <__sflush_r+0xac>
 8016de0:	2b16      	cmp	r3, #22
 8016de2:	d11e      	bne.n	8016e22 <__sflush_r+0xea>
 8016de4:	602f      	str	r7, [r5, #0]
 8016de6:	2000      	movs	r0, #0
 8016de8:	e022      	b.n	8016e30 <__sflush_r+0xf8>
 8016dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016dee:	b21b      	sxth	r3, r3
 8016df0:	e01b      	b.n	8016e2a <__sflush_r+0xf2>
 8016df2:	690f      	ldr	r7, [r1, #16]
 8016df4:	2f00      	cmp	r7, #0
 8016df6:	d0f6      	beq.n	8016de6 <__sflush_r+0xae>
 8016df8:	0793      	lsls	r3, r2, #30
 8016dfa:	680e      	ldr	r6, [r1, #0]
 8016dfc:	bf08      	it	eq
 8016dfe:	694b      	ldreq	r3, [r1, #20]
 8016e00:	600f      	str	r7, [r1, #0]
 8016e02:	bf18      	it	ne
 8016e04:	2300      	movne	r3, #0
 8016e06:	eba6 0807 	sub.w	r8, r6, r7
 8016e0a:	608b      	str	r3, [r1, #8]
 8016e0c:	f1b8 0f00 	cmp.w	r8, #0
 8016e10:	dde9      	ble.n	8016de6 <__sflush_r+0xae>
 8016e12:	6a21      	ldr	r1, [r4, #32]
 8016e14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016e16:	4643      	mov	r3, r8
 8016e18:	463a      	mov	r2, r7
 8016e1a:	4628      	mov	r0, r5
 8016e1c:	47b0      	blx	r6
 8016e1e:	2800      	cmp	r0, #0
 8016e20:	dc08      	bgt.n	8016e34 <__sflush_r+0xfc>
 8016e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016e2a:	81a3      	strh	r3, [r4, #12]
 8016e2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e34:	4407      	add	r7, r0
 8016e36:	eba8 0800 	sub.w	r8, r8, r0
 8016e3a:	e7e7      	b.n	8016e0c <__sflush_r+0xd4>
 8016e3c:	dfbffffe 	.word	0xdfbffffe

08016e40 <_fflush_r>:
 8016e40:	b538      	push	{r3, r4, r5, lr}
 8016e42:	690b      	ldr	r3, [r1, #16]
 8016e44:	4605      	mov	r5, r0
 8016e46:	460c      	mov	r4, r1
 8016e48:	b913      	cbnz	r3, 8016e50 <_fflush_r+0x10>
 8016e4a:	2500      	movs	r5, #0
 8016e4c:	4628      	mov	r0, r5
 8016e4e:	bd38      	pop	{r3, r4, r5, pc}
 8016e50:	b118      	cbz	r0, 8016e5a <_fflush_r+0x1a>
 8016e52:	6a03      	ldr	r3, [r0, #32]
 8016e54:	b90b      	cbnz	r3, 8016e5a <_fflush_r+0x1a>
 8016e56:	f7ff f8d1 	bl	8015ffc <__sinit>
 8016e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e5e:	2b00      	cmp	r3, #0
 8016e60:	d0f3      	beq.n	8016e4a <_fflush_r+0xa>
 8016e62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016e64:	07d0      	lsls	r0, r2, #31
 8016e66:	d404      	bmi.n	8016e72 <_fflush_r+0x32>
 8016e68:	0599      	lsls	r1, r3, #22
 8016e6a:	d402      	bmi.n	8016e72 <_fflush_r+0x32>
 8016e6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016e6e:	f7ff faa6 	bl	80163be <__retarget_lock_acquire_recursive>
 8016e72:	4628      	mov	r0, r5
 8016e74:	4621      	mov	r1, r4
 8016e76:	f7ff ff5f 	bl	8016d38 <__sflush_r>
 8016e7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016e7c:	07da      	lsls	r2, r3, #31
 8016e7e:	4605      	mov	r5, r0
 8016e80:	d4e4      	bmi.n	8016e4c <_fflush_r+0xc>
 8016e82:	89a3      	ldrh	r3, [r4, #12]
 8016e84:	059b      	lsls	r3, r3, #22
 8016e86:	d4e1      	bmi.n	8016e4c <_fflush_r+0xc>
 8016e88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016e8a:	f7ff fa99 	bl	80163c0 <__retarget_lock_release_recursive>
 8016e8e:	e7dd      	b.n	8016e4c <_fflush_r+0xc>

08016e90 <fiprintf>:
 8016e90:	b40e      	push	{r1, r2, r3}
 8016e92:	b503      	push	{r0, r1, lr}
 8016e94:	4601      	mov	r1, r0
 8016e96:	ab03      	add	r3, sp, #12
 8016e98:	4805      	ldr	r0, [pc, #20]	@ (8016eb0 <fiprintf+0x20>)
 8016e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8016e9e:	6800      	ldr	r0, [r0, #0]
 8016ea0:	9301      	str	r3, [sp, #4]
 8016ea2:	f7ff fca3 	bl	80167ec <_vfiprintf_r>
 8016ea6:	b002      	add	sp, #8
 8016ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8016eac:	b003      	add	sp, #12
 8016eae:	4770      	bx	lr
 8016eb0:	20000268 	.word	0x20000268

08016eb4 <__swbuf_r>:
 8016eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016eb6:	460e      	mov	r6, r1
 8016eb8:	4614      	mov	r4, r2
 8016eba:	4605      	mov	r5, r0
 8016ebc:	b118      	cbz	r0, 8016ec6 <__swbuf_r+0x12>
 8016ebe:	6a03      	ldr	r3, [r0, #32]
 8016ec0:	b90b      	cbnz	r3, 8016ec6 <__swbuf_r+0x12>
 8016ec2:	f7ff f89b 	bl	8015ffc <__sinit>
 8016ec6:	69a3      	ldr	r3, [r4, #24]
 8016ec8:	60a3      	str	r3, [r4, #8]
 8016eca:	89a3      	ldrh	r3, [r4, #12]
 8016ecc:	071a      	lsls	r2, r3, #28
 8016ece:	d501      	bpl.n	8016ed4 <__swbuf_r+0x20>
 8016ed0:	6923      	ldr	r3, [r4, #16]
 8016ed2:	b943      	cbnz	r3, 8016ee6 <__swbuf_r+0x32>
 8016ed4:	4621      	mov	r1, r4
 8016ed6:	4628      	mov	r0, r5
 8016ed8:	f000 f82a 	bl	8016f30 <__swsetup_r>
 8016edc:	b118      	cbz	r0, 8016ee6 <__swbuf_r+0x32>
 8016ede:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8016ee2:	4638      	mov	r0, r7
 8016ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016ee6:	6823      	ldr	r3, [r4, #0]
 8016ee8:	6922      	ldr	r2, [r4, #16]
 8016eea:	1a98      	subs	r0, r3, r2
 8016eec:	6963      	ldr	r3, [r4, #20]
 8016eee:	b2f6      	uxtb	r6, r6
 8016ef0:	4283      	cmp	r3, r0
 8016ef2:	4637      	mov	r7, r6
 8016ef4:	dc05      	bgt.n	8016f02 <__swbuf_r+0x4e>
 8016ef6:	4621      	mov	r1, r4
 8016ef8:	4628      	mov	r0, r5
 8016efa:	f7ff ffa1 	bl	8016e40 <_fflush_r>
 8016efe:	2800      	cmp	r0, #0
 8016f00:	d1ed      	bne.n	8016ede <__swbuf_r+0x2a>
 8016f02:	68a3      	ldr	r3, [r4, #8]
 8016f04:	3b01      	subs	r3, #1
 8016f06:	60a3      	str	r3, [r4, #8]
 8016f08:	6823      	ldr	r3, [r4, #0]
 8016f0a:	1c5a      	adds	r2, r3, #1
 8016f0c:	6022      	str	r2, [r4, #0]
 8016f0e:	701e      	strb	r6, [r3, #0]
 8016f10:	6962      	ldr	r2, [r4, #20]
 8016f12:	1c43      	adds	r3, r0, #1
 8016f14:	429a      	cmp	r2, r3
 8016f16:	d004      	beq.n	8016f22 <__swbuf_r+0x6e>
 8016f18:	89a3      	ldrh	r3, [r4, #12]
 8016f1a:	07db      	lsls	r3, r3, #31
 8016f1c:	d5e1      	bpl.n	8016ee2 <__swbuf_r+0x2e>
 8016f1e:	2e0a      	cmp	r6, #10
 8016f20:	d1df      	bne.n	8016ee2 <__swbuf_r+0x2e>
 8016f22:	4621      	mov	r1, r4
 8016f24:	4628      	mov	r0, r5
 8016f26:	f7ff ff8b 	bl	8016e40 <_fflush_r>
 8016f2a:	2800      	cmp	r0, #0
 8016f2c:	d0d9      	beq.n	8016ee2 <__swbuf_r+0x2e>
 8016f2e:	e7d6      	b.n	8016ede <__swbuf_r+0x2a>

08016f30 <__swsetup_r>:
 8016f30:	b538      	push	{r3, r4, r5, lr}
 8016f32:	4b29      	ldr	r3, [pc, #164]	@ (8016fd8 <__swsetup_r+0xa8>)
 8016f34:	4605      	mov	r5, r0
 8016f36:	6818      	ldr	r0, [r3, #0]
 8016f38:	460c      	mov	r4, r1
 8016f3a:	b118      	cbz	r0, 8016f44 <__swsetup_r+0x14>
 8016f3c:	6a03      	ldr	r3, [r0, #32]
 8016f3e:	b90b      	cbnz	r3, 8016f44 <__swsetup_r+0x14>
 8016f40:	f7ff f85c 	bl	8015ffc <__sinit>
 8016f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f48:	0719      	lsls	r1, r3, #28
 8016f4a:	d422      	bmi.n	8016f92 <__swsetup_r+0x62>
 8016f4c:	06da      	lsls	r2, r3, #27
 8016f4e:	d407      	bmi.n	8016f60 <__swsetup_r+0x30>
 8016f50:	2209      	movs	r2, #9
 8016f52:	602a      	str	r2, [r5, #0]
 8016f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f58:	81a3      	strh	r3, [r4, #12]
 8016f5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016f5e:	e033      	b.n	8016fc8 <__swsetup_r+0x98>
 8016f60:	0758      	lsls	r0, r3, #29
 8016f62:	d512      	bpl.n	8016f8a <__swsetup_r+0x5a>
 8016f64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016f66:	b141      	cbz	r1, 8016f7a <__swsetup_r+0x4a>
 8016f68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016f6c:	4299      	cmp	r1, r3
 8016f6e:	d002      	beq.n	8016f76 <__swsetup_r+0x46>
 8016f70:	4628      	mov	r0, r5
 8016f72:	f7ff fa67 	bl	8016444 <_free_r>
 8016f76:	2300      	movs	r3, #0
 8016f78:	6363      	str	r3, [r4, #52]	@ 0x34
 8016f7a:	89a3      	ldrh	r3, [r4, #12]
 8016f7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016f80:	81a3      	strh	r3, [r4, #12]
 8016f82:	2300      	movs	r3, #0
 8016f84:	6063      	str	r3, [r4, #4]
 8016f86:	6923      	ldr	r3, [r4, #16]
 8016f88:	6023      	str	r3, [r4, #0]
 8016f8a:	89a3      	ldrh	r3, [r4, #12]
 8016f8c:	f043 0308 	orr.w	r3, r3, #8
 8016f90:	81a3      	strh	r3, [r4, #12]
 8016f92:	6923      	ldr	r3, [r4, #16]
 8016f94:	b94b      	cbnz	r3, 8016faa <__swsetup_r+0x7a>
 8016f96:	89a3      	ldrh	r3, [r4, #12]
 8016f98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016fa0:	d003      	beq.n	8016faa <__swsetup_r+0x7a>
 8016fa2:	4621      	mov	r1, r4
 8016fa4:	4628      	mov	r0, r5
 8016fa6:	f000 f846 	bl	8017036 <__smakebuf_r>
 8016faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016fae:	f013 0201 	ands.w	r2, r3, #1
 8016fb2:	d00a      	beq.n	8016fca <__swsetup_r+0x9a>
 8016fb4:	2200      	movs	r2, #0
 8016fb6:	60a2      	str	r2, [r4, #8]
 8016fb8:	6962      	ldr	r2, [r4, #20]
 8016fba:	4252      	negs	r2, r2
 8016fbc:	61a2      	str	r2, [r4, #24]
 8016fbe:	6922      	ldr	r2, [r4, #16]
 8016fc0:	b942      	cbnz	r2, 8016fd4 <__swsetup_r+0xa4>
 8016fc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016fc6:	d1c5      	bne.n	8016f54 <__swsetup_r+0x24>
 8016fc8:	bd38      	pop	{r3, r4, r5, pc}
 8016fca:	0799      	lsls	r1, r3, #30
 8016fcc:	bf58      	it	pl
 8016fce:	6962      	ldrpl	r2, [r4, #20]
 8016fd0:	60a2      	str	r2, [r4, #8]
 8016fd2:	e7f4      	b.n	8016fbe <__swsetup_r+0x8e>
 8016fd4:	2000      	movs	r0, #0
 8016fd6:	e7f7      	b.n	8016fc8 <__swsetup_r+0x98>
 8016fd8:	20000268 	.word	0x20000268

08016fdc <abort>:
 8016fdc:	b508      	push	{r3, lr}
 8016fde:	2006      	movs	r0, #6
 8016fe0:	f000 f88e 	bl	8017100 <raise>
 8016fe4:	2001      	movs	r0, #1
 8016fe6:	f7eb fac3 	bl	8002570 <_exit>

08016fea <__swhatbuf_r>:
 8016fea:	b570      	push	{r4, r5, r6, lr}
 8016fec:	460c      	mov	r4, r1
 8016fee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016ff2:	2900      	cmp	r1, #0
 8016ff4:	b096      	sub	sp, #88	@ 0x58
 8016ff6:	4615      	mov	r5, r2
 8016ff8:	461e      	mov	r6, r3
 8016ffa:	da0d      	bge.n	8017018 <__swhatbuf_r+0x2e>
 8016ffc:	89a3      	ldrh	r3, [r4, #12]
 8016ffe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017002:	f04f 0100 	mov.w	r1, #0
 8017006:	bf14      	ite	ne
 8017008:	2340      	movne	r3, #64	@ 0x40
 801700a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801700e:	2000      	movs	r0, #0
 8017010:	6031      	str	r1, [r6, #0]
 8017012:	602b      	str	r3, [r5, #0]
 8017014:	b016      	add	sp, #88	@ 0x58
 8017016:	bd70      	pop	{r4, r5, r6, pc}
 8017018:	466a      	mov	r2, sp
 801701a:	f000 f879 	bl	8017110 <_fstat_r>
 801701e:	2800      	cmp	r0, #0
 8017020:	dbec      	blt.n	8016ffc <__swhatbuf_r+0x12>
 8017022:	9901      	ldr	r1, [sp, #4]
 8017024:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017028:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801702c:	4259      	negs	r1, r3
 801702e:	4159      	adcs	r1, r3
 8017030:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017034:	e7eb      	b.n	801700e <__swhatbuf_r+0x24>

08017036 <__smakebuf_r>:
 8017036:	898b      	ldrh	r3, [r1, #12]
 8017038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801703a:	079d      	lsls	r5, r3, #30
 801703c:	4606      	mov	r6, r0
 801703e:	460c      	mov	r4, r1
 8017040:	d507      	bpl.n	8017052 <__smakebuf_r+0x1c>
 8017042:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017046:	6023      	str	r3, [r4, #0]
 8017048:	6123      	str	r3, [r4, #16]
 801704a:	2301      	movs	r3, #1
 801704c:	6163      	str	r3, [r4, #20]
 801704e:	b003      	add	sp, #12
 8017050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017052:	ab01      	add	r3, sp, #4
 8017054:	466a      	mov	r2, sp
 8017056:	f7ff ffc8 	bl	8016fea <__swhatbuf_r>
 801705a:	9f00      	ldr	r7, [sp, #0]
 801705c:	4605      	mov	r5, r0
 801705e:	4639      	mov	r1, r7
 8017060:	4630      	mov	r0, r6
 8017062:	f7fe fd99 	bl	8015b98 <_malloc_r>
 8017066:	b948      	cbnz	r0, 801707c <__smakebuf_r+0x46>
 8017068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801706c:	059a      	lsls	r2, r3, #22
 801706e:	d4ee      	bmi.n	801704e <__smakebuf_r+0x18>
 8017070:	f023 0303 	bic.w	r3, r3, #3
 8017074:	f043 0302 	orr.w	r3, r3, #2
 8017078:	81a3      	strh	r3, [r4, #12]
 801707a:	e7e2      	b.n	8017042 <__smakebuf_r+0xc>
 801707c:	89a3      	ldrh	r3, [r4, #12]
 801707e:	6020      	str	r0, [r4, #0]
 8017080:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017084:	81a3      	strh	r3, [r4, #12]
 8017086:	9b01      	ldr	r3, [sp, #4]
 8017088:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801708c:	b15b      	cbz	r3, 80170a6 <__smakebuf_r+0x70>
 801708e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017092:	4630      	mov	r0, r6
 8017094:	f000 f84e 	bl	8017134 <_isatty_r>
 8017098:	b128      	cbz	r0, 80170a6 <__smakebuf_r+0x70>
 801709a:	89a3      	ldrh	r3, [r4, #12]
 801709c:	f023 0303 	bic.w	r3, r3, #3
 80170a0:	f043 0301 	orr.w	r3, r3, #1
 80170a4:	81a3      	strh	r3, [r4, #12]
 80170a6:	89a3      	ldrh	r3, [r4, #12]
 80170a8:	431d      	orrs	r5, r3
 80170aa:	81a5      	strh	r5, [r4, #12]
 80170ac:	e7cf      	b.n	801704e <__smakebuf_r+0x18>

080170ae <_raise_r>:
 80170ae:	291f      	cmp	r1, #31
 80170b0:	b538      	push	{r3, r4, r5, lr}
 80170b2:	4605      	mov	r5, r0
 80170b4:	460c      	mov	r4, r1
 80170b6:	d904      	bls.n	80170c2 <_raise_r+0x14>
 80170b8:	2316      	movs	r3, #22
 80170ba:	6003      	str	r3, [r0, #0]
 80170bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80170c0:	bd38      	pop	{r3, r4, r5, pc}
 80170c2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80170c4:	b112      	cbz	r2, 80170cc <_raise_r+0x1e>
 80170c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80170ca:	b94b      	cbnz	r3, 80170e0 <_raise_r+0x32>
 80170cc:	4628      	mov	r0, r5
 80170ce:	f000 f853 	bl	8017178 <_getpid_r>
 80170d2:	4622      	mov	r2, r4
 80170d4:	4601      	mov	r1, r0
 80170d6:	4628      	mov	r0, r5
 80170d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80170dc:	f000 b83a 	b.w	8017154 <_kill_r>
 80170e0:	2b01      	cmp	r3, #1
 80170e2:	d00a      	beq.n	80170fa <_raise_r+0x4c>
 80170e4:	1c59      	adds	r1, r3, #1
 80170e6:	d103      	bne.n	80170f0 <_raise_r+0x42>
 80170e8:	2316      	movs	r3, #22
 80170ea:	6003      	str	r3, [r0, #0]
 80170ec:	2001      	movs	r0, #1
 80170ee:	e7e7      	b.n	80170c0 <_raise_r+0x12>
 80170f0:	2100      	movs	r1, #0
 80170f2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80170f6:	4620      	mov	r0, r4
 80170f8:	4798      	blx	r3
 80170fa:	2000      	movs	r0, #0
 80170fc:	e7e0      	b.n	80170c0 <_raise_r+0x12>
	...

08017100 <raise>:
 8017100:	4b02      	ldr	r3, [pc, #8]	@ (801710c <raise+0xc>)
 8017102:	4601      	mov	r1, r0
 8017104:	6818      	ldr	r0, [r3, #0]
 8017106:	f7ff bfd2 	b.w	80170ae <_raise_r>
 801710a:	bf00      	nop
 801710c:	20000268 	.word	0x20000268

08017110 <_fstat_r>:
 8017110:	b538      	push	{r3, r4, r5, lr}
 8017112:	4d07      	ldr	r5, [pc, #28]	@ (8017130 <_fstat_r+0x20>)
 8017114:	2300      	movs	r3, #0
 8017116:	4604      	mov	r4, r0
 8017118:	4608      	mov	r0, r1
 801711a:	4611      	mov	r1, r2
 801711c:	602b      	str	r3, [r5, #0]
 801711e:	f7eb fa77 	bl	8002610 <_fstat>
 8017122:	1c43      	adds	r3, r0, #1
 8017124:	d102      	bne.n	801712c <_fstat_r+0x1c>
 8017126:	682b      	ldr	r3, [r5, #0]
 8017128:	b103      	cbz	r3, 801712c <_fstat_r+0x1c>
 801712a:	6023      	str	r3, [r4, #0]
 801712c:	bd38      	pop	{r3, r4, r5, pc}
 801712e:	bf00      	nop
 8017130:	2000de94 	.word	0x2000de94

08017134 <_isatty_r>:
 8017134:	b538      	push	{r3, r4, r5, lr}
 8017136:	4d06      	ldr	r5, [pc, #24]	@ (8017150 <_isatty_r+0x1c>)
 8017138:	2300      	movs	r3, #0
 801713a:	4604      	mov	r4, r0
 801713c:	4608      	mov	r0, r1
 801713e:	602b      	str	r3, [r5, #0]
 8017140:	f7eb fa76 	bl	8002630 <_isatty>
 8017144:	1c43      	adds	r3, r0, #1
 8017146:	d102      	bne.n	801714e <_isatty_r+0x1a>
 8017148:	682b      	ldr	r3, [r5, #0]
 801714a:	b103      	cbz	r3, 801714e <_isatty_r+0x1a>
 801714c:	6023      	str	r3, [r4, #0]
 801714e:	bd38      	pop	{r3, r4, r5, pc}
 8017150:	2000de94 	.word	0x2000de94

08017154 <_kill_r>:
 8017154:	b538      	push	{r3, r4, r5, lr}
 8017156:	4d07      	ldr	r5, [pc, #28]	@ (8017174 <_kill_r+0x20>)
 8017158:	2300      	movs	r3, #0
 801715a:	4604      	mov	r4, r0
 801715c:	4608      	mov	r0, r1
 801715e:	4611      	mov	r1, r2
 8017160:	602b      	str	r3, [r5, #0]
 8017162:	f7eb f9f5 	bl	8002550 <_kill>
 8017166:	1c43      	adds	r3, r0, #1
 8017168:	d102      	bne.n	8017170 <_kill_r+0x1c>
 801716a:	682b      	ldr	r3, [r5, #0]
 801716c:	b103      	cbz	r3, 8017170 <_kill_r+0x1c>
 801716e:	6023      	str	r3, [r4, #0]
 8017170:	bd38      	pop	{r3, r4, r5, pc}
 8017172:	bf00      	nop
 8017174:	2000de94 	.word	0x2000de94

08017178 <_getpid_r>:
 8017178:	f7eb b9e2 	b.w	8002540 <_getpid>

0801717c <_init>:
 801717c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801717e:	bf00      	nop
 8017180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017182:	bc08      	pop	{r3}
 8017184:	469e      	mov	lr, r3
 8017186:	4770      	bx	lr

08017188 <_fini>:
 8017188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801718a:	bf00      	nop
 801718c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801718e:	bc08      	pop	{r3}
 8017190:	469e      	mov	lr, r3
 8017192:	4770      	bx	lr
