
*** Running vivado
    with args -log design_1_add_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_add_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_add_0_0.tcl -notrace
Command: synth_design -top design_1_add_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 337.527 ; gain = 128.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_add_0_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'add' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add.v:12]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv17_0 bound to: 17'b00000000000000000 
	Parameter ap_const_lv32_186A0 bound to: 100000 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv17_186A0 bound to: 17'b11000011010100000 
	Parameter ap_const_lv17_1 bound to: 17'b00000000000000001 
	Parameter ap_const_lv17_F bound to: 17'b00000000000001111 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_A_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add.v:195]
INFO: [Synth 8-638] synthesizing module 'add_AXILiteS_s_axi' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter ADDR_A_DATA_0 bound to: 5'b11000 
	Parameter ADDR_A_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_AXILiteS_s_axi.v:199]
INFO: [Synth 8-256] done synthesizing module 'add_AXILiteS_s_axi' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_throttl' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_throttl' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_write' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:1491]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_fifo' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_fifo' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_fifo__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_fifo__parameterized0' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_buffer' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_buffer' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_fifo__parameterized1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_fifo__parameterized1' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_fifo__parameterized2' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_fifo__parameterized2' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity add_A_BUS_m_axi_write does not have driver. [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity add_A_BUS_m_axi_write does not have driver. [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity add_A_BUS_m_axi_write does not have driver. [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:1532]
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_write' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_read' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_fifo__parameterized3' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_fifo__parameterized3' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_buffer__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_buffer__parameterized0' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_reg_slice' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:293]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_reg_slice' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'add_A_BUS_m_axi_fifo__parameterized4' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_fifo__parameterized4' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity add_A_BUS_m_axi_read does not have driver. [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi_read' (7#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'add_A_BUS_m_axi' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add.v:619]
INFO: [Synth 8-256] done synthesizing module 'add' (9#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_add_0_0' (10#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.v:58]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARREGION[3]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARREGION[2]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARREGION[1]
WARNING: [Synth 8-3331] design add_A_BUS_m_axi has unconnected port I_ARREGION[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 379.395 ; gain = 169.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 379.395 ; gain = 169.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
Parsing XDC File [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.runs/design_1_add_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.runs/design_1_add_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 707.016 ; gain = 0.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 707.016 ; gain = 497.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 707.016 ; gain = 497.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 707.016 ; gain = 497.496
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ipshared/f002/hdl/verilog/add_A_BUS_m_axi.v:485]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_134_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 707.016 ; gain = 497.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 54    
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module add_A_BUS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module add_A_BUS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module add_A_BUS_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module add_A_BUS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_134_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_AWREGION[3]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_AWREGION[2]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_AWREGION[1]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_AWREGION[0]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_WID[0]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_WUSER[0]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_ARREGION[3]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_ARREGION[2]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_ARREGION[1]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_ARREGION[0]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_RID[0]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_RUSER[0]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_BID[0]
WARNING: [Synth 8-3331] design add has unconnected port m_axi_A_BUS_BUSER[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\add_A_BUS_m_axi_U/bus_read/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_A_BUS_m_axi_U/bus_read/fifo_rreq/data_vld_reg )
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_A_BUS_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_A_BUS_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[17]' (FDRE) to 'inst/ret_val_s_reg_79_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[18]' (FDRE) to 'inst/ret_val_s_reg_79_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[19]' (FDRE) to 'inst/ret_val_s_reg_79_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[20]' (FDRE) to 'inst/ret_val_s_reg_79_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[21]' (FDRE) to 'inst/ret_val_s_reg_79_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[22]' (FDRE) to 'inst/ret_val_s_reg_79_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[23]' (FDRE) to 'inst/ret_val_s_reg_79_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[24]' (FDRE) to 'inst/ret_val_s_reg_79_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[25]' (FDRE) to 'inst/ret_val_s_reg_79_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[26]' (FDRE) to 'inst/ret_val_s_reg_79_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[27]' (FDRE) to 'inst/ret_val_s_reg_79_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[28]' (FDRE) to 'inst/ret_val_s_reg_79_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[29]' (FDRE) to 'inst/ret_val_s_reg_79_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ret_val_s_reg_79_reg[30]' (FDRE) to 'inst/ret_val_s_reg_79_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ret_val_s_reg_79_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[17]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[18]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[19]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[20]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[21]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[22]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[23]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[24]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[25]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[26]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[27]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[28]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[29]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[30]' (FDRE) to 'inst/add_AXILiteS_s_axi_U/int_ap_return_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/add_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/waddr_reg[7]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/waddr_reg[6]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/waddr_reg[5]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/waddr_reg[4]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/waddr_reg[3]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/waddr_reg[2]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/waddr_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/waddr_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (ret_val_s_reg_79_reg[31]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_AXILiteS_s_axi_U/int_ap_return_reg[31]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/start_addr_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/start_addr_buf_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/start_addr_buf_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/align_len_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/align_len_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/end_addr_buf_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/end_addr_buf_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/pout_reg[2]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/pout_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/pout_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/full_n_reg) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/data_vld_reg) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/empty_n_reg) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[62]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[61]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[60]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[59]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[58]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[57]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[56]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[55]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[54]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[53]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[52]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[51]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[50]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[49]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[48]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[47]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[46]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[45]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[44]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[43]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[42]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[41]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[40]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[39]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[38]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[37]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[36]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[35]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[34]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[33]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[32]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[29]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[28]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[27]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[26]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[25]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[24]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[23]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[22]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[21]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[20]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[19]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[18]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[17]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[16]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[15]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[14]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[13]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[12]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[11]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[10]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[9]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[8]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[7]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[6]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[5]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[4]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[3]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[2]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[1]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[0]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/raddr_reg[7]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/raddr_reg[6]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/raddr_reg[5]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_A_BUS_m_axi_U/bus_read/buff_rdata/raddr_reg[4]) is unused and will be removed from module add.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 707.016 ; gain = 497.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|add_A_BUS_m_axi_buffer | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 707.016 ; gain = 497.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/add_A_BUS_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    41|
|2     |LUT1     |    82|
|3     |LUT2     |    93|
|4     |LUT3     |   137|
|5     |LUT4     |    56|
|6     |LUT5     |    63|
|7     |LUT6     |    99|
|8     |RAMB18E1 |     1|
|9     |SRL16E   |    72|
|10    |FDRE     |   674|
|11    |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------------------+------+
|      |Instance                           |Module                                 |Cells |
+------+-----------------------------------+---------------------------------------+------+
|1     |top                                |                                       |  1320|
|2     |  inst                             |add                                    |  1320|
|3     |    add_AXILiteS_s_axi_U           |add_AXILiteS_s_axi                     |   183|
|4     |    add_A_BUS_m_axi_U              |add_A_BUS_m_axi                        |  1012|
|5     |      bus_read                     |add_A_BUS_m_axi_read                   |    39|
|6     |        buff_rdata                 |add_A_BUS_m_axi_buffer__parameterized0 |    32|
|7     |        rs_rdata                   |add_A_BUS_m_axi_reg_slice              |     6|
|8     |      bus_write                    |add_A_BUS_m_axi_write                  |   952|
|9     |        buff_wdata                 |add_A_BUS_m_axi_buffer                 |   169|
|10    |        \bus_equal_gen.fifo_burst  |add_A_BUS_m_axi_fifo                   |    44|
|11    |        fifo_resp                  |add_A_BUS_m_axi_fifo__parameterized1   |    26|
|12    |        fifo_resp_to_user          |add_A_BUS_m_axi_fifo__parameterized2   |    19|
|13    |        fifo_wreq                  |add_A_BUS_m_axi_fifo__parameterized0   |   216|
|14    |      wreq_throttl                 |add_A_BUS_m_axi_throttl                |    21|
+------+-----------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 710.027 ; gain = 500.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 445 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 710.027 ; gain = 122.211
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 710.027 ; gain = 500.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc:6]
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 720.047 ; gain = 459.852
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/write_ACP/write_ACP.runs/design_1_add_0_0_synth_1/design_1_add_0_0.dcp' has been generated.
