library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

ENTITY hexSeg IS
	PORT (hex : IN STD_LOGIC_VECTOR(15 downto 0);
			display_out : OUT STD_LOGIC_VECTOR(3 downto 0));
END hexSeg;

ARCHITECTURE Behavior OF hexSeg IS
BEGIN

display_out<=hex(3 downto 0);

END Behavior;