 1
開發低成本應變記憶技術之 CMOS 元件與其低頻雜訊之研究 
“Implementation of CMOSFET with Low-Cost Stress Memorization Technique and Study on 1/f 
Noise” 
計畫編號：NSC99-2221-E-230-019 
執行期間：99 年 8 月 01 日 至 100 年 7 月 31 日 
主持人：吳三連 正修科技大學電子工程系教授 
 
一、 中文摘要 
此次計劃我們針對具有單軸伸張應變記
憶技術之 nMOSFET 進行研究分析；實驗結
果顯示此技術可有效將單軸伸張應力傳遞至
元件通道，進而提升 nMOSFET 之驅動電
流，並透過低頻雜訊分析，發現應力記憶元
件雖比傳統元件增加一道製程，但並未對介
面特性產生嚴重退化。 
英文摘要 
We investigated the use of low-frequency 
(1/f) noise to evaluate stress-memorization 
technique (SMT) induced-stress in n-MOSFETs. 
Through observing Hooge’s parameter αH, we 
found that the unified model can properly 
interpret the 1/f noise mechanism in our device. 
On the other hand, experimental results shown 
that lower normalized input-referred noise (
VGLS ) 
level in number-fluctuation-dominated regime, 
and smaller slope of 
VGLS vs. VGS – VTH in 
mobility-fluctuation-dominated regime may 
result from the reduced tunneling attenuation 
length and Coulomb scattering coefficient, 
respectively. It represents an intrinsic advantage 
of 1/f noise behavior stemming from 
SMT-induced more strain in short channel 
device. 
二、 計畫的緣由與目的 
The low frequency (1/f) noise is being 
considered regarding continuously scaling down 
CMOS devices due to the 1/f noise increases as 
the reciprocal of the device area.1,2 Excessive 1/f 
noise and fluctuations in the nanoscale 
transistors could lead to serious limitation of 
functionality of the analog, digital, mixed-signal, 
and RF circuits.3 Moreover, 1/f noise is also a 
viable characterization tool that used in the area 
of Si MOSFETs to examine interfacial physics. 
As strain engineering have been commonly 
incorporated in the state-of-the-art CMOS 
technologies to enhance the device 
performance,4-8 the use of the 1/f noise 
characteristics to evaluate the intrinsic stress 
effect and monitor the strain-induced interface 
properties in strained devices is particularly 
important. 
On the other hand, the fabrication process 
or device architectures in strained-Si device have 
a strong impact on 1/f noise performance,9-12 it is 
difficult to observe intrinsic stress effect on 
low-frequency noise and conclude on the 
accurate 1/f noise fluctuation model. In this 
paper, we proposed an efficient method to 
evaluate the intrinsic strain effect which use 
same device process and different channel length 
on one chip. Our motivation is to use the SiN 
intrinsic property: the shorter the gate length is, 
 3
current noise in linear operation then takes the 
form1,13 
fNI
S H
D
ID α=2  (1) 
where f is the frequency at which the noise 
is measured, N is the total number of free 
electrons, and Hooge parameter αH is an 
empirical dimensionless constant with values 
usually between 10− 6 and 10− 4. It should be 
noted that αH value is lower (higher) than 2×10-6 
(1×10-3), the noise is attributed to mobility 
fluctuations Δμ (number fluctuation ΔN). In our 
long-channel device and short-channel device, 
the αH value were estimated to be 1.21×10-4 ~ 
8.37×10-5 and 1.36×10-4 ~ 7.35×10-5 , 
respectively, which were between 2×10-6 and 
1×10-3, and indicates that the 1/f noise can be 
reasonably attributed to a unified model 
ΔN+Δμ.13 Moreover, the comparable αH value 
between long-channel and short-channel device 
indicated that both devices have similar oxide 
trap densities.13 
10-11 10-10 10-9 10-8 10-7 10-6 10-5 10-4 10-3
10-12
10-11
10-10
10-9
10-1
100
101
102
103
0.01 0.1 110
-12
10-11
10-10
10-9
LGate = 40 nm
LGate = 1 μm
Gate overdrive VGS - VTH (V)
LS
ID
/I
2 D
 (μ
m
/H
z)
(VGS - VTH)
-1
nMOSFETs
 
 
 LGate = 1 μm
 LGate = 40 nm
N
or
m
al
is
ed
  n
oi
se
 L
S I
D
/I
2 D
  (μ
m
/H
z)
(g
m /ID ) 2 (V
-2)
Drain current ID (A)
nMOSFETs
 
 
FIG. 2. The normalized drain current noise spectral 
density at a frequency f =10 Hz and the transconductance 
to drain current squared as function of drain current for 
SMT device. 
In addition, in order to evaluate the parameters 
of 1/f noise model on the short-channel SMT 
device, its normalized input-referred voltage 
noise spectral density ( )VGLS  improvement 
compared with the 1-μm device as a function of 
the (VGS - VTH) is shown in Fig. 3. As observed, 
SMT devices with different gate lengths show 
two distinct regions in the associated LSVG . In 
region I (VGS – VTH < 0.1 V), the VGLS is 
independent of THGS VV − , which indicate a 
signature of number fluctuations. In region II 
(VGS – VTH > 0.1 V), a 
pronounced VGLS dependence on gate voltage 
overdrive is observed, further confirming that 
correlated mobility fluctuations was involved.1  
 
 
 
 
 
 
FIG. 3. The normalized input-referred voltage noise 
spectral density at a frequency f =10 Hz versus gate 
overdrive for SMT devices with 1 μm gate length and 40 
nm gate length 
Our data is consistent with the unified model 
ΔN+Δμ, hence the normalized input-referred 
voltage spectral density can be used and 
expressed as1 
LSVG = q
2kT
WC ox
2 f γ
λN t 1 + αμ0COX VGS − VTH( )[ ]2  (2) 
where λ is the tunneling attenuation distance, Nt 
is the effective near-interface oxide trap density, 
α is the Coulomb scattering coefficient and μ0 is 
the low field mobility. The first term in the 
parentheses in eq. (2) determines the lowest 
LSVG  level in our region I and can be described 
by number fluctuations, in which the LSVG  is 
independent on gate overdrives. The λNt  
product is an important parameter related to the 
lowest LSVG  level. The second term in the 
parentheses presents correlated mobility 
fluctuations, which can be dominated in the 
region II. The 0αμ  product is the determined 
coefficient related to the slope of LSVG . In Fig. 3, 
SMT device with a 40-nm gate length shows 
about three times lower VGLS compared with 
1-μm devices in region I, which indicates that 
the λNt  products of 40-nm device is lower than 
that of 1-μm device. Observed similar Nt value 
extracted by charge pumping (not shown in here) 
-0.2 0.0 0.2 0.4 0.6 0.8 1.0
10-12
10-11
10-10
Region II
 
 
 
In
pu
t-r
et
er
re
d 
no
is
e 
L
S V
G
  (μ
m
*V
2 /H
z)
Gate overdrive V GS - V TH (V)
nM OSFETs
 L Gate = 1 μm
 L Gate = 40 nm
W  = 10 μm
f = 10 Hz
Region I
 5
Technical Papers 2006, 78. 
9T. Ueno, H. S. Rhee, H. Lee, M. S. Kim, H. S. Cho, H. S. 
Baik, Y. H. Jung, H. W. Lee, H. S. Park, C. K. Lee, G.-J. 
Bae, and N.-I. Lee, Symposium on VLSI Technology 
Digest of Technical Papers 2006, 104. 
10Y. P. Wang, S. L. Wu, and S. J. Chang, IEEE Electron 
Device Lett. 28, 36 (2007). 
11M. von Haartman, D. Wu, B.G. Malm, P.-E. Hellström, 
S.-L. Zhang, M. Östling, Solid-State Electron. 48, 2271 
(2004) 
12S. L. Wu, C. Y. Wu, H. Y. Lin, C.W. Kuo , S.H. Chen, C. 
H. Lin, and S. J. Chang, Jpn. J. Appl. Phys. 48, 04C036 
(2008) 
13L. K. J. Vandamme and F. N. Hooge, IEEE Trans. 
Electron. Devices 55, 3070 (2008). 
14 L. K. J. Vandamme, IEEE Trans. Electron. Devices 41, 
2176 (1994). 
15S. E. Thompson, G. Sun, K. Wu, J. Lim, and T. Nishida, 
Tech. Dig. - Int. Electron Devices Meet. 2004, 221. 
. 
六、計畫相關成果發表 
1. Cheng-Wen Kuo, San-Lein Wu*, Hau-Yu Lin, 
Yao-Tsung Huang, Shoou-Jinn Chang, De-Gong 
Hong, Chung-Yi Wu, Yao-Chin Cheng, and Osbert 
Cheng, “Investigation of Stress Memorization 
Process on Low-Frequency Noise Performance for 
Strained-Si n-Type Metal–Oxide–Semiconductor 
Field-Effect Transistors”, Jpn. J. Appl. Phys., Vol. 
50, No. 4, pp. 04DC20-1- 04DC20-4, April, 2011 
(SCI, 1.018) 
2. Cheng-Wen Kuo, San-Lein Wu*, Shoou-Jinn Chang, 
Yao-Tsung Huang, Yao-Chin Cheng, and Osbert 
Cheng, “Impact of stress-memorization technique 
induced-tensile strain on low frequency noise in 
n-channel metal-oxide-semiconductor transistors”, 
Appl. Phys. Lett., Vol. 97, pp. 123501-1~123501-3, 
September, 2010 (SCI, 3.554) 
3. Po-Chin Huang, San-Lein Wu*, Shoou-Jinn Chang, 
Yao-Tsung Huang, Cheng-Wen Kuo, Ching-Yao 
Chang, Yao-Chin Cheng, and Osbert Cheng, 
“Evaluation of Interface Property and DC 
Characteristics Enhancement in Nanoscale 
n-Channel Metal-Oxide-Semiconductor Field-Effect 
Transistor with Stress Memorization Technique”, 
Jpn. J. Appl. Phys., Vol. 49, pp. 090207-1 ~ 
090207-3, September, 2010 (SCI, 1.138) 
4. Yao-Tsung Huang, San Lein Wu*, Shoou Jinn 
Chang, Cheng Wen Kuo, Ya Ting Chen, Yao-Chin 
Cheng, and Osbert Cheng, “Dependence of DC 
Parameters on Layout and Low-Frequency Noise in 
Strained-Si nMOSFETs Fabricated by 
Stress-Memorization Technique”, IEEE Electron 
Device Letters, Vol. 31, No. 5, pp. 500-502, May, 
2010. (SCI, 2.605) 
 2
 
 
圖一 設備廠商展示 圖二 設備廠商展示 
 
由於近年來世界各國皆在宣導節能減碳，有鑑於此，此次在東大之會場佈置完全以節約
儉樸為原則，校園內沒有製作任何旗幟指示標誌，完全由定點工作人員拿指示牌標示方向，
另外每一會場外面皆以簡單 A4 紙標示主題，不像國內舉辦研討會旗幟及標語飄揚，因此未來
值得多加學習。至於報到處亦相當簡潔清楚，圖三為會場報到處。另外由於今年共三篇論文
發表，圖四為本人及本校碩士班學生在會議地點之照片。 
 
  
圖三 會場報到處 圖四 本人及正修科技大學電子所學生 
 
此次會議我們團隊共發表三篇論文，論文被安排在 9月 23 日 11:00~12:00 進行各篇
short presentation 報告三分鐘，並且在下午 1點 15 分開始至 3點 45 分舉行的定點展
示發表，在 Post 的 2 個半小時之中，除遇到成功大學微電子許渭州教授、台科大光電所
李敏鴻教授、高雄大雄電機系施明昌教授以及虎尾科技大學研發長莊賦祥教授外，亦與
來自日本及美國的先進教授進行論文內容的相關討論。 
回程於9月 27日下午7點 00分搭乘日本航空班機JL811由日本東京成田國際機場，
回程當天東京雖下大豪雨，所幸飛機只延誤半小時起飛，抵達高雄小港國際機場已是
10:00，結束此次頗有感受之會議行程。 
國科會補助計畫衍生研發成果推廣資料表
日期:2011/09/26
國科會補助計畫
計畫名稱: 開發低成本應變記憶技術之CMOS元件與其低頻雜訊之研究
計畫主持人: 吳三連
計畫編號: 99-2221-E-230-019- 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
研究成果獲 2010 年台灣真空學會年會論文獎佳作 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
