[
  {
    "job_id": "7KVeJy169jLmxfxSAAAAAA==",
    "job_title": "Analog Circuit Design Engineer(CONTRACT)",
    "employer_name": "Wipro Limited",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQRSZhLR1Y-Yl4HY_dHvjIaIzoFQdjmOIOJWmSW&s=0",
    "employer_website": "https://www.wipro.com",
    "job_publisher": "ZipRecruiter",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.ziprecruiter.com/c/Wipro/Job/Analog-Circuit-Design-Engineer(CONTRACT)/-in-Hillsboro,MD?jid=5547dcf90a2495c1&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Wipro/Job/Analog-Circuit-Design-Engineer(CONTRACT)/-in-Hillsboro,MD?jid=5547dcf90a2495c1&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      }
    ],
    "job_description": "Job Title: Analog Circuit Design Engineer(CONTRACT)\n\nCity: Hillsboro\n\nState/Province: Alabama\n\nPosting Start Date: 2/13/26\n\nWipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients' most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world. For additional information, visit us at www.wipro.com.\n\nJob Description:\n\nAnalog Circuit Design Engineer - Contract\n\nSerDes Expereince\nRequired Minimum Qualifications :The ideal candidate should have a minimum of MS in Electrical Engineering with 8+ years of experience in high-speed serial links and deep knowledge of analog CMOS/BiCMOS designs in deep sub-micron process technologies.\nHands-on circuit design experience of SerDes blocks like Equalizers, PLL, Phase-Interpolators, CDR, etc. for 28Gbps+ data rates\nExperience with design of inductors, transmission line, Trans-Impedance Amplifiers (TIA) and modulator drivers\nExperience with the design of precision analog circuits like ADC/DACs\nExperience with Mixed signal design/verification flows\nExperience with full-chip designs, ESDs and verification flows\nExcellent oral and written communication skills.\n\nMandatory Skills: Analog Circuit design.\n\nExperience: 5-8 Years.\n\nThe expected compensation for this role ranges from $60,000 to $135,000 .\n\nFinal compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience. Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.\n\nApplicants are advised that employment in some roles may be conditioned on successful completion of a post-offer drug screening, subject to applicable state law.\n\nWipro provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Applications from veterans and people with disabilities are explicitly welcome.\n\nReinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention.",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1771113600,
    "job_posted_at_datetime_utc": "2026-02-15T00:00:00.000Z",
    "job_location": "Hillsboro, MD",
    "job_city": "Hillsboro",
    "job_state": "Maryland",
    "job_country": "US",
    "job_latitude": 38.9167802,
    "job_longitude": -75.93882669999999,
    "job_benefits": [
      "health_insurance",
      "paid_time_off",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D7KVeJy169jLmxfxSAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Required Minimum Qualifications :The ideal candidate should have a minimum of MS in Electrical Engineering with 8+ years of experience in high-speed serial links and deep knowledge of analog CMOS/BiCMOS designs in deep sub-micron process technologies",
        "Hands-on circuit design experience of SerDes blocks like Equalizers, PLL, Phase-Interpolators, CDR, etc. for 28Gbps+ data rates",
        "Experience with design of inductors, transmission line, Trans-Impedance Amplifiers (TIA) and modulator drivers",
        "Experience with the design of precision analog circuits like ADC/DACs",
        "Experience with Mixed signal design/verification flows",
        "Experience with full-chip designs, ESDs and verification flows",
        "Excellent oral and written communication skills",
        "Mandatory Skills: Analog Circuit design",
        "Experience: 5-8 Years"
      ],
      "Benefits": [
        "The expected compensation for this role ranges from $60,000 to $135,000 ",
        "Final compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience",
        "Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-ziprecruiter-com-c-wipro-job-analog-circuit-design-engineer-contract-in-hillsboro-md",
    "_source": "new_jobs"
  },
  {
    "job_id": "s65OUraCvDMCG5okAAAAAA==",
    "job_title": "RF / Analog Engineering Intern",
    "employer_name": "EchoStar",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTFWCyCbSJcB_65Y_8pHkjRYbGdsVk7Azp-Dtf1&s=0",
    "employer_website": "https://www.echostar.com",
    "job_publisher": "Talent.com",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.talent.com/view?id=f1934e05e379&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Talent.com",
        "apply_link": "https://www.talent.com/view?id=f1934e05e379&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Company Summary\n\nEchoStar builds solutions that help families and communities stay connected. We’ll launch your career and empower you to change lives.\n\nOur brands include Boost Mobile, DISH TV, Gen Mobile, Hughes and Sling TV. We serve millions of customers with offerings ranging from satellite to streaming services and global to personal networking solutions.\n\nDepartment Summary\n\nOur Technology teams challenge the status quo and reimagine capabilities across industries. Whether through research and development, technology innovation or solution engineering, our team members play a vital role in connecting consumers with the products and platforms of tomorrow.\n\nJob Duties and Responsibilities\n\nEchoStar has an exciting opportunity for an RF / Analog Engineering Intern . This position will be located at our office in Germantown, MD.\n\nKey Responsibilities :\n• Gain valuable experience in RF product design\n• Project opportunities in :\n• RF system design\n• Transceiver performance analysis and optimization\n• PA architectures\n• RF front-end engineering\n• Signal processing / integration\n• RF microwave design\n• Power amplifiers\n• LNAs\n• High performance Clocks\n• ADC / DAC, and more\n\nSkills, Experience and Requirements\n\nEducation and Experience :\n• GPA 3.3 or above\n• Currently enrolled in an undergraduate or graduate program, in a related field of study\n• Must have 60 credit hours completed by May 2026\n\nSkills and Qualifications :\n• Knowledge in :\n• RF & Microwave theory\n• Electromagnetics, S Parameters, RF matching networks and filter design\n• Noise figure, EVM, ACLR and Linearity\n• RF chain analysis\n• Printed circuit board design and RF simulations\n• Beam former Chip and RF Power amplifiers\n• Signal and power integrity (SIPI) analysis\n• Programming experience in ADS, Python, MATLAB, HFSS and Cadence\n\nVisa sponsorship not available for this role\n\nSalary Ranges Compensation : $51,000.00 / Year - $73,000.00 / Year Benefits\n\nWe offer versatile health perks, including flexible spending accounts, HSA, a 401(k) Plan with company match, ESPP, career opportunities, and a flexible time away plan; all benefits can be viewed here : .\n\nCandidates need to successfully complete a pre-employment screen, which may include a drug test and DMV check. Our company is committed to fostering an inclusive and equitable workplace where every individual has the opportunity to succeed. We are dedicated to providing individuals with criminal or arrest records a fair chance of employment in accordance with local, state, and federal laws.\n\nThe posting will be active for a minimum of 3 days. The active posting will continue to extend by 3 days until the position is filled.",
    "job_is_remote": false,
    "job_posted_at": "5 days ago",
    "job_posted_at_timestamp": 1770940800,
    "job_posted_at_datetime_utc": "2026-02-13T00:00:00.000Z",
    "job_location": "Germantown, MD",
    "job_city": "Germantown",
    "job_state": "Maryland",
    "job_country": "US",
    "job_latitude": 39.1731621,
    "job_longitude": -77.2716502,
    "job_benefits": [
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Ds65OUraCvDMCG5okAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "GPA 3.3 or above",
        "Currently enrolled in an undergraduate or graduate program, in a related field of study",
        "Must have 60 credit hours completed by May 2026",
        "RF & Microwave theory",
        "Electromagnetics, S Parameters, RF matching networks and filter design",
        "Noise figure, EVM, ACLR and Linearity",
        "RF chain analysis",
        "Printed circuit board design and RF simulations",
        "Beam former Chip and RF Power amplifiers",
        "Signal and power integrity (SIPI) analysis",
        "Programming experience in ADS, Python, MATLAB, HFSS and Cadence",
        "Candidates need to successfully complete a pre-employment screen, which may include a drug test and DMV check"
      ],
      "Benefits": [
        "Visa sponsorship not available for this role",
        "Salary Ranges Compensation : $51,000.00 / Year - $73,000.00 / Year Benefits",
        "We offer versatile health perks, including flexible spending accounts, HSA, a 401(k) Plan with company match, ESPP, career opportunities, and a flexible time away plan; all benefits can be viewed here : "
      ],
      "Responsibilities": [
        "Gain valuable experience in RF product design",
        "RF system design",
        "Transceiver performance analysis and optimization",
        "PA architectures",
        "RF front-end engineering",
        "Signal processing / integration",
        "RF microwave design",
        "Power amplifiers",
        "High performance Clocks",
        "ADC / DAC, and more"
      ]
    },
    "job_onet_soc": "17207200",
    "job_onet_job_zone": "4",
    "id": "www-talent-com-view",
    "_source": "new_jobs"
  },
  {
    "job_id": "vgeGjwlbavAl_F7HAAAAAA==",
    "job_title": "Analog Engineer Intern - PhD - Full-time / Part-time",
    "employer_name": "Marvell",
    "employer_logo": null,
    "employer_website": "https://www.marvell.com",
    "job_publisher": "Snagajob",
    "job_employment_type": "Full-time and Part-time",
    "job_employment_types": [
      "FULLTIME",
      "PARTTIME"
    ],
    "job_apply_link": "https://www.snagajob.com/jobs/1202325821?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Snagajob",
        "apply_link": "https://www.snagajob.com/jobs/1202325821?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "About Marvell\n\nMarvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.\n\nAt Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.\n\nYour Team, Your Impact\nThe Analog Mixed-Signal Optical PHY (AMS-OPHY) Central Engineering unit delivers 10G-800G high-speed optical and electrical connectivity solutions to OEM’s for the networking and telecommunication markets. PAM4-DSP based transceivers deliver a first-in class solution to present and future data throughput demands across multiple applications. Common applications for the AMS-OPHY products include long haul and metro, inter and intra-data center interconnects and 5G.\n\nWhat You Can Expect\nAs part of the AMS-OPHY team, you will be working on one or more of the areas listed below.\nResponsibilities:\n• High speed analog to digital (ADC) or digital to analog (DAC) interface circuits\n• High speed ADC or DAC driver circuits\n• High speed clock conditioning circuits\n• Auxiliary circuits (i.e., biasing, reference generation)\n• Behavioral modeling to aid/facilitate the circuit design process\n• Calibration algorithms to mitigate circuit non-idealities\n• Model analysis/development for characterizing the impact of circuit performance at the system level\n\nWhat We're Looking For\nMinimum Qualifications:\n• Candidate MUST be currently pursuing a MS/PhD (preferred) degree in EE or related technical field(s)\n• Candidate MUST have good understanding of analog integrated circuit fundamentals\nPreferred Qualifications:\n• Good understanding of signal processing fundamentals\n• Major design project experience in data conversion (i.e., ADC’s & DAC’s) interfaces\n• Major design project experience in high-speed analog front ends (i.e., CTLE’s, VGA’s, TAH/SAH’s)\n• Major design project experience in clock conditioning circuits (i.e., PLL’s, DLL’s, PI’s)\n• Experience in computer aided design tools and simulators such as Cadence Virtuoso, Spectre and AFS\n• Experience in behavioral modeling in Verilog-A and or System Verilog\n• Experience in C, Python and Matlab programming/modeling in a Unix type environment\n\nExpected Base Pay Range (USD)\n31 - 61, $ per hour.\n\nThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.\n\nAdditional Compensation and Benefit Elements\nMarvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.\n\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.\n\nAny applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .\n\nInterview Integrity\n\nTo support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.\n\nThese tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.\n\nThis position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.\n#LI-SC1\n\nAbout Marvell\n\nMarvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.\n\nAt Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.\n\nYour Team, Your Impact\nThe Analog Mixed-Signal Optical PHY (AMS-OPHY) Central Engineering unit delivers 10G-800G high-speed optical and electrical connectivity solutions to OEM’s for the networking and telecommunication markets. PAM4-DSP based transceivers deliver a first-in class solution to present and future data throughput demands across multiple applications. Common applications for the AMS-OPHY products include long haul and metro, inter and intra-data center interconnects and 5G.\n\nWhat You Can Expect\nAs part of the AMS-OPHY team, you will be working on one or more of the areas listed below.\nResponsibilities:\n• High speed analog to digital (ADC) or digital to analog (DAC) interface circuits\n• High speed ADC or DAC driver circuits\n• High speed clock conditioning circuits\n• Auxiliary circuits (i.e., biasing, reference generation)\n• Behavioral modeling to aid/facilitate the circuit design process\n• Calibration algorithms to mitigate circuit non-idealities\n• Model analysis/development for characterizing the impact of circuit performance at the system level\n\nWhat We're Looking For\nMinimum Qualifications:\n• Candidate MUST be currently pursuing a MS/PhD (preferred) degree in EE or related technical field(s)\n• Candidate MUST have good understanding of analog integrated circuit fundamentals\nPreferred Qualifications:\n• Good understanding of signal processing fundamentals\n• Major design project experience in data conversion (i.e., ADC’s & DAC’s) interfaces\n• Major design project experience in high-speed analog front ends (i.e., CTLE’s, VGA’s, TAH/SAH’s)\n• Major design project experience in clock conditioning circuits (i.e., PLL’s, DLL’s, PI’s)\n• Experience in computer aided design tools and simulators such as Cadence Virtuoso, Spectre and AFS\n• Experience in behavioral modeling in Verilog-A and or System Verilog\n• Experience in C, Python and Matlab programming/modeling in a Unix type environment\n\nExpected Base Pay Range (USD)\n31 - 61, $ per hour.\n\nThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.\n\nAdditional Compensation and Benefit Elements\nMarvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.\n\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.\n\nAny applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .\n\nInterview Integrity\n\nTo support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.\n\nThese tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.\n\nThis position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.\n#LI-SC1",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Irvine, CA",
    "job_city": "Irvine",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.6845673,
    "job_longitude": -117.82650489999999,
    "job_benefits": [
      "dental_coverage",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DvgeGjwlbavAl_F7HAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": "HOUR",
    "job_highlights": {
      "Qualifications": [
        "Candidate MUST have good understanding of analog integrated circuit fundamentals",
        "Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at ",
        "To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews",
        "These tools must not be used to record, assist with, or enhance responses in any way",
        "Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process",
        "This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR)",
        "As such, applicants must be eligible to access export-controlled information as defined under applicable law",
        "Marvell may be required to obtain export licensing approval from the U.S",
        "Department of Commerce and/or the U.S",
        "High speed ADC or DAC driver circuits",
        "Candidate MUST have good understanding of analog integrated circuit fundamentals",
        "To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews",
        "This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR)",
        "As such, applicants must be eligible to access export-controlled information as defined under applicable law",
        "Marvell may be required to obtain export licensing approval from the U.S"
      ],
      "Benefits": [
        "Expected Base Pay Range (USD)",
        "31 - 61, $ per hour",
        "The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions",
        "The expected base pay range for this role may be modified based on market conditions",
        "Additional Compensation and Benefit Elements",
        "Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments",
        "Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays",
        "Additional compensation may be available for intern PhD candidates",
        "Expected Base Pay Range (USD)",
        "31 - 61, $ per hour",
        "The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions",
        "The expected base pay range for this role may be modified based on market conditions",
        "Additional Compensation and Benefit Elements",
        "Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments",
        "Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays",
        "Additional compensation may be available for intern PhD candidates"
      ],
      "Responsibilities": [
        "The Analog Mixed-Signal Optical PHY (AMS-OPHY) Central Engineering unit delivers 10G-800G high-speed optical and electrical connectivity solutions to OEM’s for the networking and telecommunication markets",
        "Common applications for the AMS-OPHY products include long haul and metro, inter and intra-data center interconnects and 5G",
        "As part of the AMS-OPHY team, you will be working on one or more of the areas listed below",
        "High speed analog to digital (ADC) or digital to analog (DAC) interface circuits",
        "High speed ADC or DAC driver circuits",
        "High speed clock conditioning circuits",
        "Auxiliary circuits (i.e., biasing, reference generation)",
        "Behavioral modeling to aid/facilitate the circuit design process",
        "Calibration algorithms to mitigate circuit non-idealities",
        "Model analysis/development for characterizing the impact of circuit performance at the system level",
        "The Analog Mixed-Signal Optical PHY (AMS-OPHY) Central Engineering unit delivers 10G-800G high-speed optical and electrical connectivity solutions to OEM’s for the networking and telecommunication markets",
        "Common applications for the AMS-OPHY products include long haul and metro, inter and intra-data center interconnects and 5G",
        "As part of the AMS-OPHY team, you will be working on one or more of the areas listed below",
        "High speed analog to digital (ADC) or digital to analog (DAC) interface circuits",
        "High speed clock conditioning circuits",
        "Auxiliary circuits (i.e., biasing, reference generation)",
        "Behavioral modeling to aid/facilitate the circuit design process",
        "Calibration algorithms to mitigate circuit non-idealities",
        "Model analysis/development for characterizing the impact of circuit performance at the system level"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-snagajob-com-jobs-1202325821",
    "_source": "new_jobs"
  },
  {
    "job_id": "ONcKpwpUVHrl-oObAAAAAA==",
    "job_title": "Analog Circuit Design Engineer",
    "employer_name": "191 Altera Corporation",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTE_Rz2EN73HT05bhI2BQLxCDHlOpBOKrJQGpm_&s=0",
    "employer_website": null,
    "job_publisher": "Workday",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://altera.wd1.myworkdayjobs.com/en-US/Altera/job/Analog-Circuit-Design-Engineer_R01948?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Workday",
        "apply_link": "https://altera.wd1.myworkdayjobs.com/en-US/Altera/job/Analog-Circuit-Design-Engineer_R01948?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Altera/Job/Analog-Circuit-Design-Engineer/-in-San-Jose,CA?jid=fe7c5fe5ee3cc2d0&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Built In Austin",
        "apply_link": "https://www.builtinaustin.com/job/analog-circuit-design-engineer/8445731?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/eff99adcfee7914e9372e6e4ebae98d8?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/analog-circuit-design-engineer-at-altera-4370885528?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/698a61fb4db8972cecffa29a?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Adzuna",
        "apply_link": "https://www.adzuna.com/details/5624319385?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Details: Job Description: About Altera For decades, Altera has been a leader in programmable logic solutions, enabling customers across aerospace, automotive, data center, communications, and industrial markets to deliver innovative, high-performance systems. As part of our continued growth, we are expanding our mixed-signal and analog design capabilities to support next-generation FPGA and SoC platforms. About the Role As a Mixed Signal Design Engineer you will be part of a team designing various mixed-signal circuit designs on Altera FPGAs such as voltage regulators, bandgaps and bias circuits, Analog to digital converter (ADC), Delay locked loops (DLLs), high speed clock distribution and other clocking circuits, IO circuits such as high voltage IO, RCOMP/SCOMP, memory circuits etc. on advanced processes nodes and have an opportunity to work on a diverse set of blocks and tasks in all phases of the design. The ideal candidate will be an independent self-starter who can own/design a custom analog or digital IP. An important part of this role is delivering all aspects of the design and collateral, including timing and reliability collateral. In addition, you should be able to drive transitions to AI tool-based design. You should be a motivated team-player who is able to work with cross-functional and cross-geo teams to understand, articulate and solve problems . Responsibilities Design, develop and deliver circuit building block schematic, perform pre layout and post layout design optimization to meet design specification across PVT, process variation sensitivity analysis, aging, EOS, RV checks for design reliability. Work with custom layout team to define plan (floorplan, routing, matching, metal grid etc) to meet circuit performance Collateral generation like circuit integration spec, and be a key driver to drive transition to AI tool-based design BMOD, timing model, power model, ICCT, IBIS, alpha numbers. Own specifications and design verification plans covering functionality, performance and reliability meeting high volume productization requirement. Collaborate with logic designer, logic verification designer, structural physical design engineers, integration engineers, signal integrity and power deliver engineer to define clear collateral handoff requirements to ensure efficient IP integration. Perform post silicon data analysis and debug and make necessary design enhancement to meet design specification. Conduct design reviews; actively contribute to design reviews Represent the team on related IP in cross-functional meetings and co-ordination of deliverables Work with external IP vendors as point of contact for analog designs Salary Range The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. $127,400 - $180,400 USD We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations. Qualifications: Minimum Qualifications BSEE/MSEE/PhD in Electrical Engineering or equivalent with a minimum of 4+ years of experience in analog/mixed signal, high speed, or high voltage IO designs Direct design experience with analog and mixed signal circuits like amplifiers, comparators, regulators, IO, PLL etc Exposure to analog/mixed signal circuit design and layout flow and running post-layout simulations Solid understanding of analog design trade-offs and design for process variation and reliability in modern CMOS technologies Proficient in circuit design tools like Virtuoso, Spice, StarRC, Totem etc Understanding of Verilog, static timing analysis, UPF and related aspects of mixed signal design Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Austin, Texas, United States, Oregon Hillsboro Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet. Don't see the dream job you are looking for? Click \"Get Started\" below to drop off your contact information and resume and we will reach out to you if we find the perfect fit.",
    "job_is_remote": false,
    "job_posted_at": "9 days ago",
    "job_posted_at_timestamp": 1770595200,
    "job_posted_at_datetime_utc": "2026-02-09T00:00:00.000Z",
    "job_location": "San Jose, CA",
    "job_city": "San Jose",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.33874,
    "job_longitude": -121.88525249999999,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DONcKpwpUVHrl-oObAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {},
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "altera-wd1-myworkdayjobs-com-en-us-altera-job-analog-circuit-design-engineer_r01948",
    "_source": "new_jobs"
  },
  {
    "job_id": "ugfPNecvTGH2Qmb-AAAAAA==",
    "job_title": "Lead Principal Engineer Analog Mixed-Signal Design",
    "employer_name": "Infineon Technologies AG",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQzrYiQ2dcrYq0RMAlJ0izuA7S-WlFJ0mwlmggl&s=0",
    "employer_website": "https://www.infineon.com",
    "job_publisher": "Indeed",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.indeed.com/viewjob?jk=2c8ab60bd84eb95c&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=2c8ab60bd84eb95c&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Fluid Jobs",
        "apply_link": "https://fluidjobs.com/jobs/267693578-lead-principal-engineer-analog-mixed-signal-design?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/lead-principal-engineer-analog-mixed-signal-design-infineon-technologies-JV_IC1146779_KO0,50_KE51,72.htm?jl=1010033895473&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/lead-principal-engineer-analog-mixed-signal-design-at-infineon-technologies-4372705490?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Infineon-Technologies-AG/Job/Lead-Principal-Engineer-Analog-Mixed-Signal-Design/-in-El-Segundo,CA?jid=893bcadb4552fb02&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Talents By StudySmarter",
        "apply_link": "https://talents.studysmarter.de/companies/infineon-technologies-austria-ag/senior-staff-engineer-analog-mixed-signal-design-11438388/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Ladders",
        "apply_link": "https://www.theladders.com/job/lead-principal-engineer-analog-mixed-signal-design-infineontechnologies-el-segundo-ca_85687075?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "#WeAreIn for jobs that impact everyone's life. Join the thinkers, builders, and problem-solvers behind tomorrow’s technology. As a Lead Principal Engineer Analog Mixed-Signal Design on our Research & Development team, you'll have the opportunity to merge creativity with your technical expertise by shaping the future of technology, driving groundbreaking projects, and bringing new ideas to life. Are you in?\n\nYour Role\n\nKey responsibilities in your new role\n• Manage a small/medium size team of mixed-signal IC designers, providing technical guidance, mentorship, and coaching to ensure the team's success and growth\n• Collaborate with cross-functional teams, including digital design, systems engineering, and application engineering to identify optimal data converter architectures for digitally controlled power systems\n• Oversee the development of high-performance data converters and other analog and mixed-signal IPs, from concept to production, ensuring projects milestones are met\n• Provide technical leadership in ADC development, including architecture, circuit design, layout, testing and ensure achievement of performance and quality targets\n• Establish methodologies to ensure seamless integration of analog and mixed-signal ICs into larger systems\n\nYour Profile\n\nQualifications and skills to help you succeed\n• Advanced Degree (MSEE / PhD)\n• 15+ years of experience in analog mixed-signal IC design, with focus on data converters\n• Proven track record of high-performance AMS IP development for high volume production\n• Strong knowledge of industry trends and emerging technologies in data converters and analog and mixed-signal IC design\n• Strong expertise in Analytical and Behavioral modeling tools: MATLAB/Simulink, C/System Verilog, Verilog/VHDL, or equivalent\n• Proven experience in managing and leading IC design teams\n• Ability to effectively communicate technical information to key stakeholders in a dynamic multi-national environment\n• Interest in developing your leadership skills and working on your team’s growth\n\n#WeAreIn for driving decarbonization and digitalization.\nAs a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.\nAre you in?\n\nWe are on a journey to create the best Infineon for everyone.\nThis means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills. Learn more about our various contact channels.\nWe look forward to receiving your resume, even if you do not entirely meet all the requirements of the job posting.\nPlease let your recruiter know if they need to pay special attention to something in order to enable your participation in the interview process.\nClick here for more information about Diversity & Inclusion at Infineon.\n\nDriving decarbonization and digitalization. Together.\n\nInfineon Technologies Americas Corp., is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), gender identity, national origin, ancestry, citizenship, age, physical or mental disability, legally protected medical condition, family care status, military or veteran status, marital status, domestic partner status, sexual orientation, or any other basis protected by local, state, or federal laws.\n\nEmployment at Infineon is contingent upon proof of your legal right to work in the United States under applicable law, verification of satisfactory references and successful completion of a background check and drug test, and signing all your on-boarding documents.\n\nIn some instances, if applicable, U.S. export control laws require that Infineon obtain a U.S. government export license prior to releasing technologies to certain persons. This offer is contingent upon Infineon's ability to satisfy these export control laws as related to your employment and anticipated job activities. The decision whether or not to submit and/or pursue an export license to satisfy this contingency, if applicable, shall be at Infineon's sole discretion.\n\n#LI-MM\n\nInfineon Technologies takes data privacy and identity theft very seriously. As such, we do not request personally-identifiable information (PII) from applicants over the internet or electronically. Please kindly refrain from disclosing your PII electronically during the application process or to unauthorized websites that may purport to be Infineon or any of our affiliates.\n\nIn the United States, it is required to disclose a salary range to applicants. The Wage range that the company expects to pay for a qualified candidate in the United States is:\n\nEl Segundo, CA Minimum of $ 190,200 per year and maximum of $ 261,600 per year\n\nIn addition, all employees will be eligible to participate in an incentive plan",
    "job_is_remote": false,
    "job_posted_at": "5 days ago",
    "job_posted_at_timestamp": 1770940800,
    "job_posted_at_datetime_utc": "2026-02-13T00:00:00.000Z",
    "job_location": "El Segundo, CA",
    "job_city": "El Segundo",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.919179899999996,
    "job_longitude": -118.41646519999999,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DugfPNecvTGH2Qmb-AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 190000,
    "job_max_salary": 262000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Advanced Degree (MSEE / PhD)",
        "15+ years of experience in analog mixed-signal IC design, with focus on data converters",
        "Proven track record of high-performance AMS IP development for high volume production",
        "Strong knowledge of industry trends and emerging technologies in data converters and analog and mixed-signal IC design",
        "Strong expertise in Analytical and Behavioral modeling tools: MATLAB/Simulink, C/System Verilog, Verilog/VHDL, or equivalent",
        "Proven experience in managing and leading IC design teams",
        "Ability to effectively communicate technical information to key stakeholders in a dynamic multi-national environment",
        "Interest in developing your leadership skills and working on your team’s growth",
        "#WeAreIn for driving decarbonization and digitalization"
      ],
      "Benefits": [
        "El Segundo, CA Minimum of $ 190,200 per year and maximum of $ 261,600 per year",
        "In addition, all employees will be eligible to participate in an incentive plan"
      ],
      "Responsibilities": [
        "Manage a small/medium size team of mixed-signal IC designers, providing technical guidance, mentorship, and coaching to ensure the team's success and growth",
        "Collaborate with cross-functional teams, including digital design, systems engineering, and application engineering to identify optimal data converter architectures for digitally controlled power systems",
        "Oversee the development of high-performance data converters and other analog and mixed-signal IPs, from concept to production, ensuring projects milestones are met",
        "Provide technical leadership in ADC development, including architecture, circuit design, layout, testing and ensure achievement of performance and quality targets",
        "Establish methodologies to ensure seamless integration of analog and mixed-signal ICs into larger systems"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-indeed-com-viewjob",
    "_source": "new_jobs"
  },
  {
    "job_id": "X63TBP5-C_YKNJO0AAAAAA==",
    "job_title": "Analog and Mixed Signal Bench Testing Engineer Contractor",
    "employer_name": "OSI Engineering",
    "employer_logo": null,
    "employer_website": "https://osiengineering.com",
    "job_publisher": "Talent.com",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.talent.com/view?id=9a114bfd83e5&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Talent.com",
        "apply_link": "https://www.talent.com/view?id=9a114bfd83e5&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Analog and Mixed Signal Bench Testing Engineer Contractor Overview This position involves bench testing the analog and mixed-signal portion of our IC product(s). The candidate will be responsible for executing a bench verification test plan. It involves writing multiple Python scripts to communicate with the device-under-test (DUT). The Python script also controls bench equipment such power supply, function generator, oscilloscope, temperature chamber, etc. to monitor / record the DUT response. Our product contains many analog IPs such as LDOs, ADCs, DAC, amplifiers, PLL / oscillators, comparator, and etc. We are responsible for bench testing and characterizing the mentioned IPs against the specification. Responsibilities : Develop Python test scripts to test / characterize the IC’s analog and mixed-signal IPs Build and maintain (debug) automated bench setups using Python to control equipment such as power supplies, function generator, oscilloscope, etc. Executing tests (running automated tests) over multiple parts and voltage and temperature. Working with a team of engineers Analyze test data for anything out-of-spec or unusual behavior Identify bugs through bench testing Qualifications : Experience with Python programming for electronic equipment automations. Strong knowledge of various analog and mixed-signal functions such as comparator, ADC, DAC, low-pass filter, oscillator / PLL, LDOs, amplifiers, etc. Experience with lab test equipment and bench testing Good technical knowledge of various mixed-signal IPs such interrupt, GPIO, RESET, SPI, etc. Experience semiconductor bench testing and verification is a plus Skills in data analysis and technical reporting Self starter and team oriented player who require a minimum learning curve. Submit resume to owen@OSIengineering.com Type : Contract Location : Irvine, CA Duration : 6-12 months Pay Rate Range : $60-75 / h (DOE)",
    "job_is_remote": false,
    "job_posted_at": "1 day ago",
    "job_posted_at_timestamp": 1771286400,
    "job_posted_at_datetime_utc": "2026-02-17T00:00:00.000Z",
    "job_location": "Houston, TX",
    "job_city": "Houston",
    "job_state": "Texas",
    "job_country": "US",
    "job_latitude": 29.7600771,
    "job_longitude": -95.37011079999999,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DX63TBP5-C_YKNJO0AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Working with a team of engineers Analyze test data for anything out-of-spec or unusual behavior Identify bugs through bench testing Qualifications : Experience with Python programming for electronic equipment automations",
        "Strong knowledge of various analog and mixed-signal functions such as comparator, ADC, DAC, low-pass filter, oscillator / PLL, LDOs, amplifiers, etc",
        "Experience with lab test equipment and bench testing Good technical knowledge of various mixed-signal IPs such interrupt, GPIO, RESET, SPI, etc"
      ],
      "Responsibilities": [
        "Analog and Mixed Signal Bench Testing Engineer Contractor Overview This position involves bench testing the analog and mixed-signal portion of our IC product(s)",
        "The candidate will be responsible for executing a bench verification test plan",
        "It involves writing multiple Python scripts to communicate with the device-under-test (DUT)",
        "The Python script also controls bench equipment such power supply, function generator, oscilloscope, temperature chamber, etc",
        "to monitor / record the DUT response",
        "We are responsible for bench testing and characterizing the mentioned IPs against the specification",
        "Responsibilities : Develop Python test scripts to test / characterize the IC’s analog and mixed-signal IPs Build and maintain (debug) automated bench setups using Python to control equipment such as power supplies, function generator, oscilloscope, etc",
        "Executing tests (running automated tests) over multiple parts and voltage and temperature"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-talent-com-view",
    "_source": "new_jobs"
  },
  {
    "job_id": "f-yCc_PkNwuklX8TAAAAAA==",
    "job_title": "Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2006009EXTERNALENGLOBAL/Analog-mixed-signal-IC-Design-Engineer-Acacia-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2006009EXTERNALENGLOBAL/Analog-mixed-signal-IC-Design-Engineer-Acacia-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=ecb1533b8995dc17&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco/Job/Analog-mixed-signal-IC-Design-Engineer-Acacia-(Hybrid)/-in-San-Jose,CA?jid=f7ecca8fd324ab1d&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/analog-mixed-signal-ic-design-engineer-acacia-hybrid-cisco-systems-JV_IC1147436_KO0,52_KE53,66.htm?jl=1010008559084&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/analog-mixed-signal-ic-design-engineer-acacia-hybrid-at-cisco-4365499629?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "National Labor Exchange",
        "apply_link": "https://usnlx.com/san-jose-ca/analogmixed-signal-ic-design-engineer-acacia-hybrid/500560AEB04C442A9AFBFD4CE73DE057/job/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Milwaukee Jobs",
        "apply_link": "https://www.milwaukeejobs.com/job/detail/86066425/Analog-mixed-signal-IC-Design-Engineer-Acacia-Hybrid?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Lensa",
        "apply_link": "https://lensa.com/job-v1/cisco/san-jose-ca/ic-design-engineer/2bfb0fd897d9c5f5c9b9d4af43f557f6?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "The application window is expected to close on:\n\nJob posting may be removed earlier if the position is filled or if a sufficient number of applications are received.\n\nThe application window is expected to close on 4/1/26.\n\nJob posting may be removed earlier if the position is filled or if a sufficient number of applications are received.\n\nThis is a hybrid role that can be performed three days per week from our San Jose, CA office.\n\nMeet the Team\n\nAcacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G, 800G and 1.6T+ bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks.\n\nYou will work with other Acacia mixed-signal engineers to collaborate in order to provide an optimized design that will integrate into the ASIC. In addition, you will have the opportunity to interact with other Acacia groups including digital/DSP design, system design, package design, and module design. Acacia takes pride in providing and fostering a collaborate environment in order ensure success and personal growth.\n\nYour Impact\n\nAs a member of the Mixed Signal Design team, you will be a key member of a small, dynamic IC Design group that develops high speed ()25Gb/s), and high accuracy, analog designs for optical communications products. You will architect, design, layout, measure and productize ultra-deep sub-micron-based CMOS products.\n\nYou will lead efforts for a large block on a complex chip, mentor team members and track deliverables, participate in peer review of complex IC designs and provide solid design methodology from conception to production.\n\nYou will also collaborate with packaging and hardware design team to ensure signal and power integrity specifications are met.\n\nYou are enthusiastic about developing high speed AMS circuits and best-in-class products that push the boundaries of what is possible. You are detail oriented, high energy and the drive to get things done and solve difficult problems.\n\nYou are capable to figure things out by yourself, but you also participate in our friendly and team-oriented collaboration approach, which means you enjoy learning from your colleagues and letting them learn from you.\n\nYou are not shy to always point out how we can be more effective as a team, and you are open to similar suggestions by your team members.\n\nMinimum qualification:\nBachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience.\n\nExperience in design, simulation and measurement of high speed ICs in at least 3 of the areas listed below:\n• High Speed Serial Links utilizing serializers, deserializers, and data convertors.\n• Modeling requirements for system link simulations\n• High Performance Output Drivers\n• High Performance Phase Locked Loops\n• Efficient clock transmission/propagation.\n• Opamps and Programmable Gain Amplifiers.\n• Equalization techniques.\n\nPreferred Qualifications\n\nExperience with electrical transceiver applications including backplane and cable communications.\n• Experience in FinFET and GAA technologies.\n• High-frequency layout experience including floorplaning (power/ground, digital/analog signal routing), passives components (inductors, transformers, and transmission-lins).\n• Experience in design for manufacturability including characterization over PVT, electromigration analysis,self-heating, and IR drop analysis.\n• Experience in laboratory validation including ESD practices/methodology and construction of test setups.\n• Experience in design software including Cadence (Virtuoso), Specture/APS/SpectreX, layout validation tools (Virtuoso and Calibre), EMX, mixed-signal simulations in AMS, and Matlab.\n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nThe starting salary range posted for this position is $168,800.00 to $241,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$168,800.00 - $277,400.00\n\nNon-Metro New York state & Washington state:\n$148,800.00 - $248,200.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "11 days ago",
    "job_posted_at_timestamp": 1770422400,
    "job_posted_at_datetime_utc": "2026-02-07T00:00:00.000Z",
    "job_location": "San Jose, CA",
    "job_city": "San Jose",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.33874,
    "job_longitude": -121.88525249999999,
    "job_benefits": [
      "dental_coverage",
      "paid_time_off",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Df-yCc_PkNwuklX8TAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "You are enthusiastic about developing high speed AMS circuits and best-in-class products that push the boundaries of what is possible",
        "You are detail oriented, high energy and the drive to get things done and solve difficult problems",
        "You are capable to figure things out by yourself, but you also participate in our friendly and team-oriented collaboration approach, which means you enjoy learning from your colleagues and letting them learn from you",
        "Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience",
        "Experience in design, simulation and measurement of high speed ICs in at least 3 of the areas listed below:",
        "High Speed Serial Links utilizing serializers, deserializers, and data convertors",
        "Modeling requirements for system link simulations",
        "Experience with electrical transceiver applications including backplane and cable communications",
        "Experience in FinFET and GAA technologies",
        "High-frequency layout experience including floorplaning (power/ground, digital/analog signal routing), passives components (inductors, transformers, and transmission-lins)",
        "Experience in design for manufacturability including characterization over PVT, electromigration analysis,self-heating, and IR drop analysis",
        "Experience in laboratory validation including ESD practices/methodology and construction of test setups",
        "Experience in design software including Cadence (Virtuoso), Specture/APS/SpectreX, layout validation tools (Virtuoso and Calibre), EMX, mixed-signal simulations in AMS, and Matlab"
      ],
      "Benefits": [
        "High Performance Phase Locked Loops",
        "Efficient clock transmission/propagation",
        "Opamps and Programmable Gain Amplifiers",
        "Equalization techniques",
        "The starting salary range posted for this position is $168,800.00 to $241,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits",
        "Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training",
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ],
      "Responsibilities": [
        "Acacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G, 800G and 1.6T+ bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks",
        "You will work with other Acacia mixed-signal engineers to collaborate in order to provide an optimized design that will integrate into the ASIC",
        "In addition, you will have the opportunity to interact with other Acacia groups including digital/DSP design, system design, package design, and module design",
        "As a member of the Mixed Signal Design team, you will be a key member of a small, dynamic IC Design group that develops high speed ()25Gb/s), and high accuracy, analog designs for optical communications products",
        "You will architect, design, layout, measure and productize ultra-deep sub-micron-based CMOS products",
        "You will lead efforts for a large block on a complex chip, mentor team members and track deliverables, participate in peer review of complex IC designs and provide solid design methodology from conception to production",
        "You will also collaborate with packaging and hardware design team to ensure signal and power integrity specifications are met"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2006009externalenglobal-analog-mixed-signal-ic-design-engineer-acacia-hybrid",
    "_source": "new_jobs"
  },
  {
    "job_id": "3h_d1shxeTzn-HNdAAAAAA==",
    "job_title": "Analog Design Engineer",
    "employer_name": "Boeing",
    "employer_logo": null,
    "employer_website": "https://www.boeing.com",
    "job_publisher": "Boeing",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://jobs.boeing.com/job/huntsville/analog-design-engineer/185/91629240560?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Boeing",
        "apply_link": "https://jobs.boeing.com/job/huntsville/analog-design-engineer/185/91629240560?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Boeing/Job/Analog-Design-Engineer/-in-Huntsville,AL?jid=596aaad4e10ccfdf&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/analog-design-engineer-at-boeing-4363119836?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/cf7cdf3bbeb119d6f7879a2a801cfcbd?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Fair360 Jobs",
        "apply_link": "https://jobs.fair360.com/job/analog-design-engineer-huntsville-alabama-65584647?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/698da77a78b4502f12a46148?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/-yCBC64NDWlZxet6gj3rGu2loyOsEIApenD0Tv9LZ2kCSbaKpGZp0w?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "JOBSwithDOD",
        "apply_link": "https://jobswithdod.com/defense-company-jobs/analog-design-engineer/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Description\n\nAt Boeing, we innovate and collaborate to make the world a better place. We’re committed to fostering an environment for every teammate that’s welcoming, respectful and inclusive, with great opportunity for professional growth. Find your future with us.\n\nBoeing Defense, Space & Security (BDS) seeks an Analog Design Engineer to join our Electrical Engineering Capability Team in Huntsville, AL. We design, sustain, and upgrade next generation electronics concepts, and we support analog and digital circuit card assembly (CCA) design.\n\nPosition Responsibilities:\n• Translate electrical requirements into system and hardware architectures, detailed interface specifications, and build/test plans.\n• Create and release engineering drawings, schematics, and PCB layouts to support fabrication and integration.\n• Perform circuit analysis, simulation, and troubleshooting using tools such as PSpice, LTSpice, Simplis, or equivalent.\n• Develop and execute verification and validation tests in the lab using oscilloscopes, DMMs, spectrum analyzers, power supplies, and other test equipment; analyze results and iterate designs.\n• Research and evaluate emerging technologies and components; make recommendations for design improvements and technology investments to meet program needs.\n• Produce clear technical documentation, design reviews, and test reports to support program milestones and compliance requirements.\n• Collaborate with manufacturing, reliability, and sustainment teams to ensure producibility, testability, and maintainability of designs.\n• Support configuration management and change control activities; ensure designs meet applicable standards and requirements.\n\nAn interim or final U.S. Secret clearance Post Start is required for which the U.S. Government requires U.S. Citizenship.\n\nBasic Qualifications (Required Skills/Experience):\n• Years of related experience: 3+ for level 3, 5+ for level 4.\n• Analog electronics experience.\n• Electronics design experience.\n• Bachelor of Science degree in Engineering (with a focus in Electrical, Mechanical or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry or non-US equivalent qualifications directly related to the work statement.\n\nPreferred Qualifications (Desired Skills/Experience):\n• Bachelor’s degree or higher in electrical engineering or computer engineering.\n• Analog design or RF design experience.\n• Circuit design, integrated circuit design, analog circuit design, mixed-signal IC Design.\n• SME of electrical design with proven previous design experience.\n• Hands-on experience using lab equipment such as oscilloscope, multimeter, DMM, spectrum analyzer, power supply, …\n• Simulation software experience such as MATLAB, PSpice, LTSpice, Simplis, or similar.\n• Schematic capture, Printed Circuit Board (PCB) Design experience with Altium, Mentor Graphics Siemens, or other drafting CAD tools.\n• Familiarity with FPGA and microcontrollers.\n• Active Security Clearance.\n\nTypical Education & Experience:\n\nLevel 3: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 5 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications. In the USA, ABET accreditation is the preferred, although not required, accreditation standard.\n\nLevel 4: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 9 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications. In the USA, ABET accreditation is the preferred, although not required, accreditation standard.\n\nConflict of Interest:\n\nSuccessful candidates must satisfy the Company’s Conflict of Interest (COI) assessment process.\n\nDrug Free Workplace:\n\nBoeing is a Drug Free Workplace (DFW) where post offer applicants and employees are subject to testing for marijuana, cocaine, opioids, amphetamines, PCP, and alcohol when criteria is met as outlined in our policies.\n\nRelocation:\n\nThis position offers relocation based on candidate eligibility.\n\nPay & Benefits:\n\nAt Boeing, we strive to deliver a Total Rewards package that will attract, engage and retain the top talent. Elements of the Total Rewards package include competitive base pay and variable compensation opportunities.\n\nThe Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs, generally including health insurance, flexible spending accounts, health savings accounts, retirement savings plans, life and disability insurance programs, and a number of programs that provide for both paid and unpaid time away from work.\n\nThe specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location, date of hire, and the applicability of collective bargaining agreements.\n\nPay is based upon candidate experience and qualifications, as well as market and business considerations.\n\nSummary Pay Range:\n\nLevel 3: $112,200 to $151,800\n\nLevel 4: $136,850 to $185,150\n\nApplications for this position will be accepted until Feb. 26, 2026\n\nExport Control Requirements:\n\nThis position must meet U.S. export control compliance requirements. To meet U.S. export control compliance requirements, a “U.S. Person” as defined by 22 C.F.R. §120.62 is required. “U.S. Person” includes U.S. Citizen, U.S. National, lawful permanent resident, refugee, or asylee.\n\nExport Control Details:\n\nUS based job, US Person required\n\nEducation\n\nBachelor's Degree or Equivalent Required\n\nRelocation\n\nThis position offers relocation based on candidate eligibility.\n\nSecurity Clearance\n\nThis position requires the ability to obtain a U.S. Security Clearance for which the U.S. Government requires U.S. Citizenship. An interim and/or final U.S. Secret Clearance Post-Start is required.\n\nVisa Sponsorship\n\nEmployer will not sponsor applicants for employment visa status.\n\nShift\n\nThis position is for 1st shift\n\nEqual Opportunity Employer:\n\nBoeing is an Equal Opportunity Employer. Employment decisions are made without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, physical or mental disability, genetic factors, military/veteran status or other characteristics protected by law.",
    "job_is_remote": false,
    "job_posted_at": "7 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Huntsville, AL",
    "job_city": "Huntsville",
    "job_state": "Alabama",
    "job_country": "US",
    "job_latitude": 34.7295497,
    "job_longitude": -86.5853155,
    "job_benefits": [
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D3h_d1shxeTzn-HNdAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "An interim or final U.S. Secret clearance Post Start is required for which the U.S. Government requires U.S. Citizenship",
        "Years of related experience: 3+ for level 3, 5+ for level 4",
        "Analog electronics experience",
        "Electronics design experience",
        "Bachelor of Science degree in Engineering (with a focus in Electrical, Mechanical or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry or non-US equivalent qualifications directly related to the work statement",
        "Design experience with Altium, Mentor Graphics Siemens, or other drafting CAD tools",
        "Familiarity with FPGA and microcontrollers",
        "Active Security Clearance",
        "Level 3: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 5 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications",
        "Level 4: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 9 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications",
        "Successful candidates must satisfy the Company’s Conflict of Interest (COI) assessment process",
        "This position must meet U.S. export control compliance requirements",
        "To meet U.S. export control compliance requirements, a “U.S. Person” as defined by 22 C.F.R. §120.62 is required",
        "“U.S. Person” includes U.S. Citizen, U.S. National, lawful permanent resident, refugee, or asylee",
        "US based job, US Person required",
        "Bachelor's Degree or Equivalent Required",
        "This position requires the ability to obtain a U.S. Security Clearance for which the U.S. Government requires U.S. Citizenship",
        "An interim and/or final U.S. Secret Clearance Post-Start is required"
      ],
      "Benefits": [
        "At Boeing, we strive to deliver a Total Rewards package that will attract, engage and retain the top talent",
        "Elements of the Total Rewards package include competitive base pay and variable compensation opportunities",
        "The Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs, generally including health insurance, flexible spending accounts, health savings accounts, retirement savings plans, life and disability insurance programs, and a number of programs that provide for both paid and unpaid time away from work",
        "The specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location, date of hire, and the applicability of collective bargaining agreements",
        "Pay is based upon candidate experience and qualifications, as well as market and business considerations",
        "Level 3: $112,200 to $151,800",
        "Level 4: $136,850 to $185,150"
      ],
      "Responsibilities": [
        "Translate electrical requirements into system and hardware architectures, detailed interface specifications, and build/test plans",
        "Create and release engineering drawings, schematics, and PCB layouts to support fabrication and integration",
        "Perform circuit analysis, simulation, and troubleshooting using tools such as PSpice, LTSpice, Simplis, or equivalent",
        "Develop and execute verification and validation tests in the lab using oscilloscopes, DMMs, spectrum analyzers, power supplies, and other test equipment; analyze results and iterate designs",
        "Research and evaluate emerging technologies and components; make recommendations for design improvements and technology investments to meet program needs",
        "Produce clear technical documentation, design reviews, and test reports to support program milestones and compliance requirements",
        "Collaborate with manufacturing, reliability, and sustainment teams to ensure producibility, testability, and maintainability of designs",
        "Support configuration management and change control activities; ensure designs meet applicable standards and requirements"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "jobs-boeing-com-job-huntsville-analog-design-engineer-185-91629240560",
    "_source": "new_jobs"
  },
  {
    "job_id": "StWc1UvJblRyQiZWAAAAAA==",
    "job_title": "Staff Engineer, RF Engineering",
    "employer_name": "1010 Analog Devices Inc.",
    "employer_logo": null,
    "employer_website": null,
    "job_publisher": "Workday",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://analogdevices.wd1.myworkdayjobs.com/en-US/External/job/US-NC-Durham/Staff-Engineer--RF-Engineering_R260144?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Workday",
        "apply_link": "https://analogdevices.wd1.myworkdayjobs.com/en-US/External/job/US-NC-Durham/Staff-Engineer--RF-Engineering_R260144?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=1d1469b2473cd10f&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/staff-engineer-rf-engineering-at-analog-devices-4371981589?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Tech Jobs Personalized",
        "apply_link": "https://builtin.com/job/staff-engineer-rf-engineering/8513980?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/E_cw8BHM3yIx8dVDGwj2ja7nehlaLD2Drr8YrYK16kBgEaTLZpRu4A?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/7d7d76138fec97636f161a395af2a8b2?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Trabajo.org",
        "apply_link": "https://us.trabajo.org/job-4111-d0b2597a7af8c96c69aa9f5a4414d10d?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      }
    ],
    "job_description": "About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at www.analog.com and on LinkedIn and Twitter (X). ADEF/Advanced Data Converter Group ADI Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $12.3 billion in FY23 and approximately 26,000 people globally working alongside over 125,000 global customers, ADI ensures today’s innovators stay Ahead of What’s Possible. Get immediate hands-on experience working with the brightest minds to solve complex problems that matter from autonomous vehicles, drones, and factories, to augmented reality, and remote healthcare. Enjoy a culture that values aligned goals, work-life balance, continuous learning throughout your career and shared rewards. At ADI, we invest in you and succeed together because we believe that happy, healthy, intellectually challenged people drive our growth and market leadership. ADEF ADI’s Aerospace and Defense (ADEF) business is focused on three (3) key areas of technology: Data-Converters, Radio Frequency (RF), and Micro-ElectroMechanical Systems (MEMS). Our diverse engineering community is a recognized leader providing forward thinking designs that meets tomorrow’s needs, today, at scale. Whether discreet components or sub-systems, ADEF is disrupting the defense industry providing the ability to redefine and deter conflict on land, sea, and air. Space is being redefined in ways only previously imagined. The aerospace industry’s resurgence brings the physical world closer than ever before with smarter, faster, more interactive access with innovative technology such as eVTOL and autonomy that will change the way we travel and move commerce. Be part of the excitement, bringing your ideas to reality in an environment where you’re encouraged and challenged to reach your full potential. Together – Let’s stay ahead of what’s possible. The Advanced Data Converter group is seeking an intelligent and versatile RF designer to join the RFIC and IC/package co-design team, enabling state-of-the-art performance for the world’s highest performing RF data converters. Specific Responsibilities / Duties may include: Design, analysis and model extraction of RF multi-chip packages for high-performance, mixed-signal product line with RF inputs up to 40 GHz. Designs include complex power delivery networks for data transceivers operating up to 48Gsps with multiple isolated power domains RF probe measurements for performance verification Design, analysis and model extraction for on-chip components such as filters, balun, transmission lines and matching networks Consult and contribute to package technology development with industrial and government partners for next-generation chiplet-based products. Mentor junior engineers in electromagnetic theory and microwave design techniques Previous Experience/Skills Needed & Education Requirements: MS with 10yr or PhD degree with 5yr experience in EE or ECE or equivalent Strong background in electromagnetic static and dynamic concepts Familiarity with High-speed Analog and RF circuit signal and power integrity requirements Strong analytical and problem-solving skills Strong team worker with multi-discipline and multi-cultural environments Capable of clear, accurate and timely communication both written and verbal Experience with RF EDA tools such as: Cadence Allegro, Cadence Clarity, Ansys 3D Layout, Ansys HFSS, ADS RFPro and Momentum Preferred: High-speed Analog and RF circuit familiarity, with emphasis on electromagnetic concepts Familiarity of manufacturing processes for advanced flip-chip and fanout package technologies #LI-PG1 For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process. Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group. EEO is the Law: Notice of Applicant Rights Under the Law. Job Req Type: Experienced Required Travel: No Shift Type: 1st Shift/Days Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at www.analog.com and on LinkedIn and Twitter (X). Come join ADI – a place where Innovation meets Impact. For more than 55 years, Analog Devices has been inventing new breakthrough technologies that transform lives. At ADI you will work alongside the brightest minds to collaborate on solving complex problems that matter from autonomous vehicles, drones and factories to augmented reality and remote healthcare. ADI fosters a culture that focuses on employees through beneficial programs, aligned goals, continuous learning opportunities, and practices that create a more sustainable future.",
    "job_is_remote": false,
    "job_posted_at": "1 day ago",
    "job_posted_at_timestamp": 1771286400,
    "job_posted_at_datetime_utc": "2026-02-17T00:00:00.000Z",
    "job_location": "Durham, NC",
    "job_city": "Durham",
    "job_state": "North Carolina",
    "job_country": "US",
    "job_latitude": 35.995568399999996,
    "job_longitude": -78.9002077,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DStWc1UvJblRyQiZWAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {},
    "job_onet_soc": "17207200",
    "job_onet_job_zone": "4",
    "id": "analogdevices-wd1-myworkdayjobs-com-en-us-external-job-us-nc-durham-staff-engineer-rf-engineering_r260144",
    "_source": "new_jobs"
  },
  {
    "job_id": "Kal8qtBGCWrYwxNkAAAAAA==",
    "job_title": "Analog Circuit Design Engineer",
    "employer_name": "Altera",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTB8G2hGat7lzIRCNQ74LQhD0e2QwLQy9RajN1Q&s=0",
    "employer_website": "https://www.altera.com",
    "job_publisher": "ZipRecruiter",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.ziprecruiter.com/c/Altera/Job/Analog-Circuit-Design-Engineer/-in-Hillsboro,OR?jid=a882d9f69e7bdc1a&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Altera/Job/Analog-Circuit-Design-Engineer/-in-Hillsboro,OR?jid=a882d9f69e7bdc1a&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/analog-circuit-design-engineer-hillsboro-wipro-ltd-e4dfad8806a64cdb14d331bece7101be?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/analog-circuit-design-engineer-at-altera-4370868614?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/f1324e175a92b23af20bf993a83bb219?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "JobLeads",
        "apply_link": "https://www.jobleads.com/us/job/analog-circuit-design-engineer--hillsboro--e9544e8196dd39d59e8138bb603939854?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Learn4Good",
        "apply_link": "https://www.learn4good.com/jobs/hillsboro/oregon/engineering/4866133758/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobilize",
        "apply_link": "https://www.jobilize.com/amp/job/us-washington-hillsboro-analog-circuit-design-engineer-wipro-hiring?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Details:\n\nJob Description:\n\nAbout Altera\nFor decades, Altera has been a leader in programmable logic solutions, enabling customers across aerospace, automotive, data center, communications, and industrial markets to deliver innovative, high-performance systems. As part of our continued growth, we are expanding our mixed-signal and analog design capabilities to support next-generation FPGA and SoC platforms.\n\nAbout the Role\n\nAs a Mixed Signal Design Engineer you will be part of a team designing various mixed-signal circuit designs on Altera FPGAs such as voltage regulators, bandgaps and bias circuits, Analog to digital converter (ADC), Delay locked loops (DLLs), high speed clock distribution and other clocking circuits, IO circuits such as high voltage IO, RCOMP/SCOMP, memory circuits etc. on advanced processes nodes and have an opportunity to work on a diverse set of blocks and tasks in all phases of the design. The ideal candidate will be an independent self-starter who can own/design a custom analog or digital IP. An important part of this role is delivering all aspects of the design and collateral, including timing and reliability collateral. In addition, you should be able to drive transitions to AI tool-based design. You should be a motivated team-player who is able to work with cross-functional and cross-geo teams to understand, articulate and solve problems .\n\nResponsibilities\n• Design, develop and deliver circuit building block schematic, perform pre layout and post layout design optimization to meet design specification across PVT, process variation sensitivity analysis, aging, EOS, RV checks for design reliability.\n• Work with custom layout team to define plan (floorplan, routing, matching, metal grid etc) to meet circuit performance\n• Collateral generation like circuit integration spec, and be a key driver to drive transition to AI tool-based design\n• BMOD, timing model, power model, ICCT, IBIS, alpha numbers.\n• Own specifications and design verification plans covering functionality, performance and reliability meeting high volume productization requirement.\n• Collaborate with logic designer, logic verification designer, structural physical design engineers, integration engineers, signal integrity and power deliver engineer to define clear collateral handoff requirements to ensure efficient IP integration.\n• Perform post silicon data analysis and debug and make necessary design enhancement to meet design specification.\n• Conduct design reviews; actively contribute to design reviews\n• Represent the team on related IP in cross-functional meetings and co-ordination of deliverables\n• Work with external IP vendors as point of contact for analog designs\n\nSalary Range\n\nThe pay range below is for Bay Area California only. Actual salary may vary based ona number offactors including job location, job-related knowledge, skills, experiences,trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.\n\n$127,400 - $180,400USD\n\nWe use artificial intelligence to screen, assess, or select applicants for the position.Applicants must be eligible for any required U.S. export authorizations.\n\nQualifications:\n\nMinimum Qualifications\n• BSEE/MSEE/PhD in Electrical Engineering or equivalent with a minimum of 4+ years of experience in analog/mixed signal, high speed, or high voltage IO designs\n• Direct design experience with analog and mixed signal circuits like amplifiers, comparators, regulators, IO, PLL etc\n• Exposure to analog/mixed signal circuit design and layout flow and running post-layout simulations\n• Solid understanding of analog design trade-offs and design for process variation and reliability in modern CMOS technologies\n• Proficient in circuit design tools like Virtuoso, Spice, StarRC, Totem etc\n• Understanding of Verilog, static timing analysis, UPF and related aspects of mixed signal design\n\nJob Type: Regular\n\nShift:Shift 1 (United States of America)\n\nPrimary Location:San Jose, California, United States\n\nAdditional Locations:Austin, Texas, United States, Oregon Hillsboro\n\nPosting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.",
    "job_is_remote": false,
    "job_posted_at": "9 days ago",
    "job_posted_at_timestamp": 1770595200,
    "job_posted_at_datetime_utc": "2026-02-09T00:00:00.000Z",
    "job_location": "Hillsboro, OR",
    "job_city": "Hillsboro",
    "job_state": "Oregon",
    "job_country": "US",
    "job_latitude": 45.5201237,
    "job_longitude": -122.99133409999999,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DKal8qtBGCWrYwxNkAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 127000,
    "job_max_salary": 180000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "In addition, you should be able to drive transitions to AI tool-based design",
        "You should be a motivated team-player who is able to work with cross-functional and cross-geo teams to understand, articulate and solve problems ",
        "Applicants must be eligible for any required U.S. export authorizations",
        "BSEE/MSEE/PhD in Electrical Engineering or equivalent with a minimum of 4+ years of experience in analog/mixed signal, high speed, or high voltage IO designs",
        "Direct design experience with analog and mixed signal circuits like amplifiers, comparators, regulators, IO, PLL etc",
        "Exposure to analog/mixed signal circuit design and layout flow and running post-layout simulations",
        "Solid understanding of analog design trade-offs and design for process variation and reliability in modern CMOS technologies",
        "Proficient in circuit design tools like Virtuoso, Spice, StarRC, Totem etc",
        "Understanding of Verilog, static timing analysis, UPF and related aspects of mixed signal design"
      ],
      "Benefits": [
        "The pay range below is for Bay Area California only",
        "Actual salary may vary based ona number offactors including job location, job-related knowledge, skills, experiences,trainings, etc",
        "We also offer incentive opportunities that reward employees based on individual and company performance",
        "$127,400 - $180,400USD"
      ],
      "Responsibilities": [
        "As a Mixed Signal Design Engineer you will be part of a team designing various mixed-signal circuit designs on Altera FPGAs such as voltage regulators, bandgaps and bias circuits, Analog to digital converter (ADC), Delay locked loops (DLLs), high speed clock distribution and other clocking circuits, IO circuits such as high voltage IO, RCOMP/SCOMP, memory circuits etc. on advanced processes nodes and have an opportunity to work on a diverse set of blocks and tasks in all phases of the design",
        "An important part of this role is delivering all aspects of the design and collateral, including timing and reliability collateral",
        "Design, develop and deliver circuit building block schematic, perform pre layout and post layout design optimization to meet design specification across PVT, process variation sensitivity analysis, aging, EOS, RV checks for design reliability",
        "Work with custom layout team to define plan (floorplan, routing, matching, metal grid etc) to meet circuit performance",
        "Collateral generation like circuit integration spec, and be a key driver to drive transition to AI tool-based design",
        "BMOD, timing model, power model, ICCT, IBIS, alpha numbers",
        "Own specifications and design verification plans covering functionality, performance and reliability meeting high volume productization requirement",
        "Collaborate with logic designer, logic verification designer, structural physical design engineers, integration engineers, signal integrity and power deliver engineer to define clear collateral handoff requirements to ensure efficient IP integration",
        "Perform post silicon data analysis and debug and make necessary design enhancement to meet design specification",
        "Conduct design reviews; actively contribute to design reviews",
        "Represent the team on related IP in cross-functional meetings and co-ordination of deliverables",
        "Work with external IP vendors as point of contact for analog designs"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-ziprecruiter-com-c-altera-job-analog-circuit-design-engineer-in-hillsboro-or",
    "_source": "new_jobs"
  },
  {
    "job_id": "88extADe8VRJMYHHAAAAAA==",
    "job_title": "Analog IC Design Engineer",
    "employer_name": "Mitutoyo Research & Development America, Inc.",
    "employer_logo": null,
    "employer_website": "https://www.mitutoyo-rda.com",
    "job_publisher": "HireMojo",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://app.hiremojo.com/mojo/ce/508698359/Mitutoyo-Research--Development-America-Inc/Washington/Kirkland/Analog-IC-Design-Engineer?sourceType=777&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "HireMojo",
        "apply_link": "https://app.hiremojo.com/mojo/ce/508698359/Mitutoyo-Research--Development-America-Inc/Washington/Kirkland/Analog-IC-Design-Engineer?sourceType=777&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Looking for a dynamic role where you can leverage your expertise in analog IC design? Look no further. We're seeking a Senior Analog IC Design Engineer or an Analog IC Design Engineer who thrives on developing innovative solutions. At Mitutoyo Research & Development America, Inc. (MRDA), you'll be creating cutting-edge analog CMOS ASICs. Collaborating with a diverse team of IC designers and scientists, you'll tackle challenging product requirements using clever circuit design techniques.\n\nYou’ll also enjoy the flexibility of our hybrid work model. At MRDA, we prioritize your well-being and work-life balance.\n\nClick here for the detailed job description: https://www.mitutoyo-rda.com/s/2026-03-JD-Analog-IC-Design-Engineer.pdf\n\nTHE COOL THINGS YOU WILL BE DOING WITH YOUR TALENTS\n\nAs a talented Analog IC Design Engineer, you'll have the opportunity to work on exciting projects. You'll be designing, simulating, laying out, and testing Analog and Mixed Signal ICs that interface with imaging sensors, and capacitive and inductive transducers. Some of the circuits you and your team will be designing: signal conditioning, sensor excitation, analog-digital conversion (ADC, DAC), system on a chip (SoC), power management circuits.\n\nYou will also be working with scientists on the definition and system design of the next generation of metrology products.\n\nBut that's not all - you'll also have the chance to research and investigate new and innovative technologies, industry trends, and techniques to improve our products. This means you'll be at the forefront of innovation, pushing the boundaries of what's possible and driving our products forward.\n\nOccasional travel to Japan will offer you an opportunity to experience a different culture and learn from it.\n\nWHAT YOU NEED TO SUCCEED\n\nTo thrive in this role, you'll need an intuitive and analytical understanding of analog CMOS circuit design. Proficiency with EDA design tools is also essential. A successful track record of designing and debugging low power CMOS analog ICs is a must-have.\n\nIf you’re a Senior Analog IC Design Engineer with 12+ years of industry experience and architecture planning, system level design and modeling skills, this is the perfect fit. If you’re an Analog IC Design Engineer with 3+ years of industry experience and are eager to grow into a senior role, we also want to hear from you.\n\nGreat written and oral communication skills are also crucial, including the ability to clearly explain technology and document design concepts in detail. Finally, a willingness to learn new skills, work effectively independently or in a cross-functional team, and collaborate with diverse cultures and attitudes is essential for success in this role.\n\nAt MRDA, we value not just what you bring to the table today, but also your potential to shape tomorrow's innovations.\n\nFor a list of required and beneficial skills and experience, see the job description at https://www.mitutoyo-rda.com/2026-03.\n\nCOMPENSATION AND BENEFITS\n\nThe salary range is $120,000-$180,000 per year for the Senior Analog IC Design Engineer and $100,000-$140,000 per year for the Analog IC Design Engineer. The successful candidate’s salary will be determined based on job-related experience/ knowledge/ skills, education, and complexity and responsibility of the role. Benefits include 100% paid medical, dental, vision insurance (75% for dependents), 100% paid life and disability insurance, 6% matching 401k, 15 vacation days, 12 paid holidays, 10 paid sick days per year, and eligibility for performance based annual bonus. Additional benefits and details can be found at https://www.mitutoyo-rda.com/benefits.\n\nWHY YOU WILL LOVE WORKING HERE\n\nYour work here will help make a positive impact on society. You’ll enjoy working in our casual and friendly environment with very flexible hours and hybrid work model. You will get to work with a very intelligent group of people using our state-of-the-art facilities and equipment. We are highly stable and we’ll support your career development with training opportunities and our cultural focus on individual growth. You’ll love our excellent benefits package.\n\nOUR COMPANY\n\nMRDA, a wholly owned subsidiary of Mitutoyo Corporation, is at the forefront of developing state-of-the-art technologies and software that enhance lives through world-leading metrology solutions. Our products are integral in ensuring quality in industries such as automotive, aerospace, electronics, semiconductors, medical equipment, and machine tools.\n\nLocated in the beautiful Northwest in a modern, well-equipped facility, we offer a challenging, team-oriented, and casual work environment. We value work-life balance, offering great benefits and a fun, energetic atmosphere where we work hard, play hard, and enjoy life.\n\nFor more information about life at MRDA, check out https://www.mitutoyo-rda.com/life-at-mrda.\n\nMRDA is an equal opportunity employer. Applicants must be authorized to work for any employer in the U.S. MRDA participates in E-Verify. Detailed information: E-Verify (https://www.mitutoyo-rda.com/s/E-Verify_Participation_Poster.pdf) and Right to Work Statement (https://www.mitutoyo-rda.com/s/IER_RightToWorkPoster.pdf).",
    "job_is_remote": false,
    "job_posted_at": "7 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Kirkland, WA",
    "job_city": "Kirkland",
    "job_state": "Washington",
    "job_country": "US",
    "job_latitude": 47.676892699999996,
    "job_longitude": -122.2059833,
    "job_benefits": [
      "dental_coverage",
      "paid_time_off",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D88extADe8VRJMYHHAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 100000.01,
    "job_max_salary": 180000.02,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "To thrive in this role, you'll need an intuitive and analytical understanding of analog CMOS circuit design",
        "Proficiency with EDA design tools is also essential",
        "A successful track record of designing and debugging low power CMOS analog ICs is a must-have",
        "If you’re a Senior Analog IC Design Engineer with 12+ years of industry experience and architecture planning, system level design and modeling skills, this is the perfect fit",
        "If you’re an Analog IC Design Engineer with 3+ years of industry experience and are eager to grow into a senior role, we also want to hear from you",
        "Great written and oral communication skills are also crucial, including the ability to clearly explain technology and document design concepts in detail",
        "Finally, a willingness to learn new skills, work effectively independently or in a cross-functional team, and collaborate with diverse cultures and attitudes is essential for success in this role",
        "Applicants must be authorized to work for any employer in the U.S. MRDA participates in E-Verify"
      ],
      "Benefits": [
        "Occasional travel to Japan will offer you an opportunity to experience a different culture and learn from it",
        "The salary range is $120,000-$180,000 per year for the Senior Analog IC Design Engineer and $100,000-$140,000 per year for the Analog IC Design Engineer",
        "The successful candidate’s salary will be determined based on job-related experience/ knowledge/ skills, education, and complexity and responsibility of the role",
        "Benefits include 100% paid medical, dental, vision insurance (75% for dependents), 100% paid life and disability insurance, 6% matching 401k, 15 vacation days, 12 paid holidays, 10 paid sick days per year, and eligibility for performance based annual bonus",
        "Additional benefits and details can be found at https://www.mitutoyo-rda.com/benefits",
        "You’ll enjoy working in our casual and friendly environment with very flexible hours and hybrid work model",
        "You will get to work with a very intelligent group of people using our state-of-the-art facilities and equipment",
        "We are highly stable and we’ll support your career development with training opportunities and our cultural focus on individual growth",
        "You’ll love our excellent benefits package"
      ],
      "Responsibilities": [
        "Collaborating with a diverse team of IC designers and scientists, you'll tackle challenging product requirements using clever circuit design techniques",
        "As a talented Analog IC Design Engineer, you'll have the opportunity to work on exciting projects",
        "You'll be designing, simulating, laying out, and testing Analog and Mixed Signal ICs that interface with imaging sensors, and capacitive and inductive transducers",
        "Some of the circuits you and your team will be designing: signal conditioning, sensor excitation, analog-digital conversion (ADC, DAC), system on a chip (SoC), power management circuits",
        "You will also be working with scientists on the definition and system design of the next generation of metrology products",
        "This means you'll be at the forefront of innovation, pushing the boundaries of what's possible and driving our products forward"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "app-hiremojo-com-mojo-ce-508698359-mitutoyo-research-development-america-inc-washington-kirkland-analog-ic-design-engineer",
    "_source": "new_jobs"
  },
  {
    "job_id": "q9WP-cWri1NPGuvRAAAAAA==",
    "job_title": "High Speed Analog Design Engineer",
    "employer_name": "Yoh, A Day & Zimmermann Company",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSeXxks8tlJpC0_AQKKdFYZkXOW36mfTfPZd4gT&s=0",
    "employer_website": null,
    "job_publisher": "Glassdoor",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.glassdoor.com/job-listing/high-speed-analog-design-engineer-yoh-JV_IC1146798_KO0,33_KE34,37.htm?jl=1010030230968&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/high-speed-analog-design-engineer-yoh-JV_IC1146798_KO0,33_KE34,37.htm?jl=1010030230968&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/high-speed-analog-design-engineer-at-yoh-a-day-zimmermann-company-4371217247?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Experteer",
        "apply_link": "https://us.experteer.com/career/view-jobs/high-speed-analog-design-engineer-irvine-ca-usa-56106611?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/698c12f1e4f6572f0e440d70?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobrapido",
        "apply_link": "https://us.jobrapido.com/jobpreview/6681334579019644928?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Yoh is seeking experienced Analog Design Engineers to contribute to the architecture and development of advanced high-speed analog and mixed-signal circuitry used in next-generation communication technologies.\n\nSee below for abbreviated job responsibilities and requirements. If, after reviewing, you are interested in learning more about this—or other opportunities—please apply with your updated résumé ASAP.\n\nLocation: Irvine, CA (Onsite 5 Days/Week)\n\nType: Full Time\n\nCompensation: $200,000 - $250,000 base\n\nIndustry: Semiconductor Manufacturing\n\nCitizenship Requirement: USC, Green Card, H1B (will not sponsor)\n\nKey Responsibilities\n• Design and develop high-speed analog circuits, including broadband amplifiers and signal conditioning blocks\n• Architect clocking solutions such as oscillators, PLLs, and clock distribution networks\n• Create foundational analog building blocks including voltage references, regulators, and sensors\n• Explore and implement innovative circuit techniques for future high-performance systems\n• Design custom passive components from initial concept through silicon validation\n• Collaborate with layout teams and guide analog layout implementation in advanced semiconductor process nodes\n• Define system-level specifications and perform circuit-level verification\n• Support silicon bring-up, debugging, and characterization\n• Contribute to technical documentation and collaborate closely with cross-functional teams\n\nQualifications\n• Master’s degree or PhD in Electrical Engineering or a related field, with 5+ years of relevant industry experience\n• Strong foundation in analog circuit design, particularly in high-speed or high-frequency applications\n• Hands-on experience designing broadband amplification, clocking, and core analog blocks\n• Proficiency with industry-standard analog design and verification tools\n• Experience with electromagnetic simulation and modeling tools\n• Solid understanding of electromagnetics, high-frequency design principles, and modeling techniques\n• Familiarity with advanced process nodes and analog layout considerations is a plus\n• Excellent communication skills and a strong documentation mindset\n\nEstimated Min Rate: $175000.00\n\nEstimated Max Rate: $250000.00\n\nWhat’s In It for You?\n\nWe welcome you to be a part of the largest and legendary global staffing companies to meet your career aspirations. Yoh’s network of client companies has been employing professionals like you for over 65 years in the U.S., UK and Canada. Join Yoh’s extensive talent community that will provide you with access to Yoh’s vast network of opportunities and gain access to this exclusive opportunity available to you. Benefit eligibility is in accordance with applicable laws and client requirements. Benefits include:\n• Medical, Prescription, Dental & Vision Benefits (for employees working 20+ hours per week)\n• Health Savings Account (HSA) (for employees working 20+ hours per week)\n• Life & Disability Insurance (for employees working 20+ hours per week)\n• MetLife Voluntary Benefits\n• Employee Assistance Program (EAP)\n• 401K Retirement Savings Plan\n• Direct Deposit & weekly epayroll\n• Referral Bonus Programs\n• Certification and training opportunities\n\nNote: Any pay ranges displayed are estimations. Actual pay is determined by an applicant's experience, technical expertise, and other qualifications as listed in the job description. All qualified applicants are welcome to apply.\n\nYoh, a Day & Zimmermann company, is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.\n\nVisit https://www.yoh.com/applicants-with-disabilities to contact us if you are an individual with a disability and require accommodation in the application process.\n\nFor California applicants, qualified applicants with arrest or conviction records will be considered for employment in accordance with the Los Angeles County Fair Chance Ordinance for Employers and the California Fair Chance Act. All of the material job duties described in this posting are job duties for which a criminal history may have a direct, adverse, and negative relationship potentially resulting in the withdrawal of a conditional offer of employment.\n\nIt is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.\n\nBy applying and submitting your resume, you authorize Yoh to review and reformat your resume to meet Yoh’s hiring clients’ preferences. To learn more about Yoh’s privacy practices, please see our Candidate Privacy Notice: https://www.yoh.com/privacy-notice\n\nIND-SPG",
    "job_is_remote": false,
    "job_posted_at": "7 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Irvine, CA",
    "job_city": "Irvine",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.6845673,
    "job_longitude": -117.82650489999999,
    "job_benefits": [
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dq9WP-cWri1NPGuvRAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 175000,
    "job_max_salary": 250000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Citizenship Requirement: USC, Green Card, H1B (will not sponsor)",
        "Master’s degree or PhD in Electrical Engineering or a related field, with 5+ years of relevant industry experience",
        "Strong foundation in analog circuit design, particularly in high-speed or high-frequency applications",
        "Hands-on experience designing broadband amplification, clocking, and core analog blocks",
        "Proficiency with industry-standard analog design and verification tools",
        "Experience with electromagnetic simulation and modeling tools",
        "Solid understanding of electromagnetics, high-frequency design principles, and modeling techniques",
        "Excellent communication skills and a strong documentation mindset"
      ],
      "Benefits": [
        "Compensation: $200,000 - $250,000 base",
        "Estimated Min Rate: $175000.00",
        "Estimated Max Rate: $250000.00",
        "Medical, Prescription, Dental & Vision Benefits (for employees working 20+ hours per week)",
        "Health Savings Account (HSA) (for employees working 20+ hours per week)",
        "Life & Disability Insurance (for employees working 20+ hours per week)",
        "MetLife Voluntary Benefits",
        "Employee Assistance Program (EAP)",
        "401K Retirement Savings Plan",
        "Direct Deposit & weekly epayroll",
        "Referral Bonus Programs",
        "Certification and training opportunities",
        "Note: Any pay ranges displayed are estimations"
      ],
      "Responsibilities": [
        "Design and develop high-speed analog circuits, including broadband amplifiers and signal conditioning blocks",
        "Architect clocking solutions such as oscillators, PLLs, and clock distribution networks",
        "Create foundational analog building blocks including voltage references, regulators, and sensors",
        "Explore and implement innovative circuit techniques for future high-performance systems",
        "Design custom passive components from initial concept through silicon validation",
        "Collaborate with layout teams and guide analog layout implementation in advanced semiconductor process nodes",
        "Define system-level specifications and perform circuit-level verification",
        "Support silicon bring-up, debugging, and characterization",
        "Contribute to technical documentation and collaborate closely with cross-functional teams"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-glassdoor-com-job-listing-high-speed-analog-design-engineer-yoh-jv_ic1146798_ko0-33_ke34-37-htm",
    "_source": "new_jobs"
  },
  {
    "job_id": "T8lqdX97snIsx2iCAAAAAA==",
    "job_title": "Senior Electrical Engineer-Analog/Mixed-Signal & FPGA",
    "employer_name": "AURA TECHNOLOGIES LLC.",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcST026_UTG6i2Ze9uYqrc0Rn6ql8IE8plvDnHYo&s=0",
    "employer_website": null,
    "job_publisher": "Startup Jobs",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://startup.jobs/senior-electrical-engineer-analog-mixed-signal-fpga-aura-technologies-llc-7738238?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Startup Jobs",
        "apply_link": "https://startup.jobs/senior-electrical-engineer-analog-mixed-signal-fpga-aura-technologies-llc-7738238?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/AURA-Technologies/Job/Senior-Electrical-Engineer-Analog-Mixed-Signal-&-FPGA/-in-Durham,NC?jid=a729bbe574364d43&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-electrical-engineer-analog-mixed-signal-fpga-at-aura-technologies-llc-4363900881?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/698d177f78b4502f12a39967?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Adzuna",
        "apply_link": "https://www.adzuna.com/details/5628086833?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Learn4Good",
        "apply_link": "https://www.learn4good.com/jobs/durham/north-carolina/engineering/4872724049/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "AURA Technologies, LLC (AURA) is an advanced research and development (R&D) company creating game-changing innovations for the US Department of Defense and the private sector in cutting-edge technology.\n\nIf you are a smart, capable, and talented individual who possesses high integrity, thrives in a fast-paced environment, wants to chart your own course based on your capabilities, and is willing to be accountable for failures and successes, then continue reading because you may be the ideal candidate to join our exponentially growing R&D business. \n\nAURA has an immediate opening for a full-time Senior Electrical Engineer. The successful candidate must be located within commuting distance of our corporate office in the Research Triangle Park, North Carolina area. This is a senior, hands-on technical leadership role within a dynamic multidisciplinary research and development organization.\n\nESSENTIAL DUTIES AND RESPONSIBILITIES\n\nThis position combines deep individual technical contribution with technical leadership. The Senior Electrical Engineer is responsible for requirements definition, detailed design, implementation, and validation of complex electronic systems. The role involves designing and delivering solutions that integrate embedded systems, sensing, FPGA, analog, and power electronics. You will lead your technical team in collaboration with other senior architects, designers, and test/validation groups.\n\nMINIMUM TECHNICAL REQUIREMENTS\n• Expert-level experience designing, implementing, and validating analog, digital, and mixed-signal embedded systems, including requirements definition, analog and digital design, schematic capture, PCB layout, fabrication and assembly vendor coordination, bring-up, debugging, rework, testing, and transition to production.\n• Strong experience leading FPGA-based product development, including hands-on implementation of FPGA-based control and data-processing systems and integration into larger systems.\n• Fluency in Verilog, with the ability to develop, debug, and maintain production-quality FPGA RTL designs.\n• Strong experience designing analog front ends, multi-channel digitizers, digital interconnects, and FPGA- or SoC-based control and data-processing systems.\n• Experience evaluating, characterizing, and selecting analog sensors for precision measurement applications.\n• Experience with designing for EMI mitigation, noise immunity, shielding, and galvanic isolation of analog and digital components.\n• Familiarity with voltage and current sensing technologies for both AC and DC systems in precision measurement applications.\n• Proficiency with industry-standard electronics design and collaboration tools, including schematic capture and PCB layout (Altium strongly preferred), and disciplined application of design-for-fabrication, design-for-test, and design-for-reliability best practices.\n• High competency with standard laboratory test equipment, including oscilloscopes, logic analyzers, and digital multimeters.\n• Outstanding troubleshooting and debugging skills, with the ability to approach complex problems creatively and work effectively with incomplete or evolving specifications.\n• Excellent written and verbal communication skills, with the ability to clearly document designs and communicate technical concepts to diverse audiences.\n\nOTHER DESIRABLE EXPERIENCE\n• Strong experience with Xilinx Ultrascale Plus FPGA development using the Vivado tool suite; experience with Zynq SoC platforms is a significant plus.\n• Embedded software development experience in C/C++, including designing and implementing low-level drivers and hardware abstraction layers to enable software access to sensors, actuators, and communication interfaces\n• Embedded software development on Zynq SoC or Xilinx soft cores in Xilinx Vivado/Vitus toolchain (bare-metal and/or Linux, as appropriate).\n• Familiarity with power systems for medium-voltage DC switching, instrumentation, and control applications.\n• Experience developing manufacturing test strategies, including first-hand experience implementing JTAG-based test procedures.\n• Exposure to network cybersecurity products or other high-security or mission-critical hardware systems.\n• Proven experience transitioning products from functional prototypes through qualification and into low-rate initial production (LRIP).\n• First-hand experience guiding products through certification and homologation testing, including FCC emissions compliance and UL or equivalent safety requirements.\n\nWORK EXPERIENCE, EDUCATION & TECHNICAL REQUIREMENTS\n\nMinimum Years of Work Experience: \n• 10+ years of professional experience in the design and implementation of mixed-signal electronics, or a balanced combination of analog and digital system design.\n• 5+ years of FPGA development and implementation experience, which may be concurrent with mixed-signal electronics experience.\n• Experience serving as lead designer or architect for at least two distinct products, subsystems, or major functional modules.\n• A PhD in a relevant scientific or technical discipline may substitute for up to three (3) years of professional experience, provided the research is directly applicable to this role.\n\nMinimum Education:\n• A bachelor’s degree (Master’s strongly preferred) or higher in Electrical Engineering, Electronics, or a closely related technical discipline is required; master’s degrees in other technical fields may be considered with sufficient relevant experience.\n\nADDITIONAL REQUIREMENTS\n• Due to Department of Defense contract requirements, candidates must be U.S. Citizens to be considered for this position.\n\nBENEFITS:\n• Fortune 500-level Health Care Coverage\n• Unlimited Leave Program after 60 days\n• 10 Paid holidays & Paid Winter Break\n• 401(k) Safe Harbor Contributions\n• Employee Discount Program\n\nTO APPLY FOR THIS POSITION:\n\nSubmit your resume/CV in PDF format via instructions at the following link: http://aura.company/careers/ \n\nNo phone calls after submission. We will let candidates know via automated reply that we have received their resumes and will contact them if there is a good fit after the closing date for this job. \n\nAURA Technologies, LLC is an Equal Opportunity Employer and affirmative action employer of veterans protected under the Vietnam Era Veterans’ Readjustment Assistant Act (VEVRAA). We are a Drug Free Workplace and thus, all job offers are contingent on successful criminal background check and drug screen. As a US Federal Contractor, AURA uses the Department of Homeland Security e-Verify system to determine eligibility to legally work in the United States.\n\nWrite a carefully crafted, well-written cover letter that elaborates on your interest in this position and why you think you are the best candidate for the job. Submit your cover letter, CV and three professional references (one of which must be from a current or former supervisor) in PDF format ONLY via BambooHR.\n\nAny attachments must be in PDF format or will not be opened due to virus concerns. No phone calls after submission. We will let candidates know via automated reply that we have received their resumes and will contact them if there is a good fit after the closing date for this job.",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Durham, NC",
    "job_city": "Durham",
    "job_state": "North Carolina",
    "job_country": "US",
    "job_latitude": 35.995568399999996,
    "job_longitude": -78.9002077,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DT8lqdX97snIsx2iCAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Expert-level experience designing, implementing, and validating analog, digital, and mixed-signal embedded systems, including requirements definition, analog and digital design, schematic capture, PCB layout, fabrication and assembly vendor coordination, bring-up, debugging, rework, testing, and transition to production",
        "Strong experience leading FPGA-based product development, including hands-on implementation of FPGA-based control and data-processing systems and integration into larger systems",
        "Fluency in Verilog, with the ability to develop, debug, and maintain production-quality FPGA RTL designs",
        "Strong experience designing analog front ends, multi-channel digitizers, digital interconnects, and FPGA- or SoC-based control and data-processing systems",
        "Experience evaluating, characterizing, and selecting analog sensors for precision measurement applications",
        "Experience with designing for EMI mitigation, noise immunity, shielding, and galvanic isolation of analog and digital components",
        "Familiarity with voltage and current sensing technologies for both AC and DC systems in precision measurement applications",
        "High competency with standard laboratory test equipment, including oscilloscopes, logic analyzers, and digital multimeters",
        "Outstanding troubleshooting and debugging skills, with the ability to approach complex problems creatively and work effectively with incomplete or evolving specifications",
        "Excellent written and verbal communication skills, with the ability to clearly document designs and communicate technical concepts to diverse audiences",
        "Strong experience with Xilinx Ultrascale Plus FPGA development using the Vivado tool suite; experience with Zynq SoC platforms is a significant plus",
        "Embedded software development experience in C/C++, including designing and implementing low-level drivers and hardware abstraction layers to enable software access to sensors, actuators, and communication interfaces",
        "Embedded software development on Zynq SoC or Xilinx soft cores in Xilinx Vivado/Vitus toolchain (bare-metal and/or Linux, as appropriate)",
        "Familiarity with power systems for medium-voltage DC switching, instrumentation, and control applications",
        "Experience developing manufacturing test strategies, including first-hand experience implementing JTAG-based test procedures",
        "Exposure to network cybersecurity products or other high-security or mission-critical hardware systems",
        "Proven experience transitioning products from functional prototypes through qualification and into low-rate initial production (LRIP)",
        "First-hand experience guiding products through certification and homologation testing, including FCC emissions compliance and UL or equivalent safety requirements",
        "WORK EXPERIENCE, EDUCATION & TECHNICAL REQUIREMENTS",
        "Minimum Years of Work Experience: ",
        "10+ years of professional experience in the design and implementation of mixed-signal electronics, or a balanced combination of analog and digital system design",
        "5+ years of FPGA development and implementation experience, which may be concurrent with mixed-signal electronics experience",
        "Experience serving as lead designer or architect for at least two distinct products, subsystems, or major functional modules",
        "A PhD in a relevant scientific or technical discipline may substitute for up to three (3) years of professional experience, provided the research is directly applicable to this role",
        "Due to Department of Defense contract requirements, candidates must be U.S. Citizens to be considered for this position",
        "Any attachments must be in PDF format or will not be opened due to virus concerns"
      ],
      "Benefits": [
        "Fortune 500-level Health Care Coverage",
        "Unlimited Leave Program after 60 days",
        "10 Paid holidays & Paid Winter Break",
        "401(k) Safe Harbor Contributions",
        "Employee Discount Program"
      ],
      "Responsibilities": [
        "This position combines deep individual technical contribution with technical leadership",
        "The Senior Electrical Engineer is responsible for requirements definition, detailed design, implementation, and validation of complex electronic systems",
        "The role involves designing and delivering solutions that integrate embedded systems, sensing, FPGA, analog, and power electronics",
        "You will lead your technical team in collaboration with other senior architects, designers, and test/validation groups"
      ]
    },
    "job_onet_soc": "17207100",
    "job_onet_job_zone": "4",
    "id": "startup-jobs-senior-electrical-engineer-analog-mixed-signal-fpga-aura-technologies-llc-7738238",
    "_source": "new_jobs"
  },
  {
    "job_id": "mh9Hy-zv2wty4WiHAAAAAA==",
    "job_title": "Lead Analog Layout Engineer",
    "employer_name": "Mogi I/O : OTT/Podcast/Short Video Apps for you",
    "employer_logo": null,
    "employer_website": null,
    "job_publisher": "JobLeads",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.jobleads.com/us/job/lead-analog-layout-engineer--united-states--e6fc984c3e642118ba2ce36f2d12f85dd?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "JobLeads",
        "apply_link": "https://www.jobleads.com/us/job/lead-analog-layout-engineer--united-states--e6fc984c3e642118ba2ce36f2d12f85dd?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Overview\n\nWe are seeking an experienced Sr. Layout Designer to support advanced analog and mixed signal IC development at a cutting-edge semiconductor organization. This is a senior individual contributor role requiring deep hands-on expertise in high-speed analog layout design across advanced process nodes. The role is fully onsite in Austin Texas and involves close collaboration with circuit designers and cross-functional engineering teams through multiple tape-outs. Candidates must demonstrate strong technical depth, leadership ability, and long-term job stability.\nLocation and Employment\n\nLocation: Austin Texas United States\n\nWork Type: Full Time Onsite\n\nExperience Required: 10 Plus Years\n\nCompensation: Competitive Market Based\n\nEligibility: H1B Sponsorship Available\nKey Responsibilities\n• Develop layouts for high-speed ADC DAC and SerDes circuits with strong attention to timing matching and shielding\n• Design and implement analog and mixed signal layouts for advanced process nodes ranging from 2nm to 16nm\n• Apply best practices for electromigration reliability ESD and signal integrity\n• Perform schematic to layout implementation using Cadence Virtuoso Layout XL PVS and Quantus\n• Lead and support tape-out activities including signoff checks documentation and reviews\n• Collaborate with circuit designers verification and manufacturing teams\n• Guide and mentor junior layout engineers and review their work\n• Ensure layouts meet performance power area and reliability targets\n• Participate in design reviews and clearly communicate technical decisions\nMust-Have Qualifications\n• Hands-on experience with advanced process nodes preferably TSMC\n• 10 plus years of industry experience in analog mixed signal layout design\n• Strong experience designing layouts for ADC DAC SerDes PLL amplifiers bandgaps and sensors\n• Expertise with Cadence Virtuoso tools including Layout XL PVS and Quantus\n• Strong understanding of FinFET and or Gate All Around technologies\n• Deep knowledge of analog layout techniques including differential pairs current mirrors resistors capacitors guard rings shielding and ESD structures\n• Experience leading full tape-out cycles\n• Strong written and verbal communication skills\n• Ability to mentor junior engineers and lead technically\n• Demonstrated job stability with no frequent job changes\n• Masters degree in Electrical Engineering Computer Engineering or related field\nNice-to-Have Qualifications\n• Experience with Mentor Siemens Calibre verification tools\n• Scripting experience using Skill, Python, or Tcl for layout automation\n• Exposure to floorplanning and top-level SoC integration\n• Experience optimizing layouts for signal integrity, IR drop, and thermal effects\nAdditional Information\n• This role is strictly onsite in Austin Texas five days a week\n• H1B visa sponsorship is available\n• Relocation support may be provided based on candidate profile\n• Equity component will be discussed at later interview stages\n• End client name must not be disclosed to candidates during initial stages\n• Interview process consists of three rounds over approximately two weeks\nWhat We Offer\n• Full medical and dental coverage\n• Meaningful equity participation\n• Opportunity to work on advanced semiconductor technologies\n• Long-term career growth in a high-impact engineering environment",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1771113600,
    "job_posted_at_datetime_utc": "2026-02-15T00:00:00.000Z",
    "job_location": "United States",
    "job_city": null,
    "job_state": null,
    "job_country": "US",
    "job_latitude": 38.794595199999996,
    "job_longitude": -106.5348379,
    "job_benefits": [
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dmh9Hy-zv2wty4WiHAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 60000,
    "job_max_salary": 80000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Layout Designer to support advanced analog and mixed signal IC development at a cutting-edge semiconductor organization",
        "Candidates must demonstrate strong technical depth, leadership ability, and long-term job stability",
        "Experience Required: 10 Plus Years",
        "Hands-on experience with advanced process nodes preferably TSMC",
        "10 plus years of industry experience in analog mixed signal layout design",
        "Strong experience designing layouts for ADC DAC SerDes PLL amplifiers bandgaps and sensors",
        "Expertise with Cadence Virtuoso tools including Layout XL PVS and Quantus",
        "Strong understanding of FinFET and or Gate All Around technologies",
        "Deep knowledge of analog layout techniques including differential pairs current mirrors resistors capacitors guard rings shielding and ESD structures",
        "Experience leading full tape-out cycles",
        "Strong written and verbal communication skills",
        "Ability to mentor junior engineers and lead technically",
        "Demonstrated job stability with no frequent job changes",
        "Masters degree in Electrical Engineering Computer Engineering or related field",
        "Experience with Mentor Siemens Calibre verification tools",
        "Scripting experience using Skill, Python, or Tcl for layout automation",
        "Exposure to floorplanning and top-level SoC integration",
        "Experience optimizing layouts for signal integrity, IR drop, and thermal effects",
        "H1B visa sponsorship is available",
        "End client name must not be disclosed to candidates during initial stages"
      ],
      "Benefits": [
        "Compensation: Competitive Market Based",
        "Eligibility: H1B Sponsorship Available",
        "Full medical and dental coverage",
        "Meaningful equity participation",
        "Opportunity to work on advanced semiconductor technologies",
        "Long-term career growth in a high-impact engineering environment"
      ],
      "Responsibilities": [
        "Develop layouts for high-speed ADC DAC and SerDes circuits with strong attention to timing matching and shielding",
        "Design and implement analog and mixed signal layouts for advanced process nodes ranging from 2nm to 16nm",
        "Apply best practices for electromigration reliability ESD and signal integrity",
        "Perform schematic to layout implementation using Cadence Virtuoso Layout XL PVS and Quantus",
        "Lead and support tape-out activities including signoff checks documentation and reviews",
        "Collaborate with circuit designers verification and manufacturing teams",
        "Guide and mentor junior layout engineers and review their work",
        "Ensure layouts meet performance power area and reliability targets",
        "Participate in design reviews and clearly communicate technical decisions"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-jobleads-com-us-job-lead-analog-layout-engineer-united-states-e6fc984c3e642118ba2ce36f2d12f85dd",
    "_source": "new_jobs"
  },
  {
    "job_id": "rC8LIQq-ANIXat-_AAAAAA==",
    "job_title": "Principal Analog Layout Engineer",
    "employer_name": "UST",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcR1rLv4WKwc6Wb58tB6QjizWerFc8DTNzun-g3S&s=0",
    "employer_website": null,
    "job_publisher": "LinkedIn",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.linkedin.com/jobs/view/principal-analog-layout-engineer-at-ust-4362234379?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/principal-analog-layout-engineer-at-ust-4362234379?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Role Description\n\nPrincipal Analog Layout Engineer\n\nTechnical Lead I – VLSI\n\nWho We Are\n\nBorn digital, UST transforms lives through the power of technology. We walk alongside our clients and partners, embedding innovation and agility into everything they do. We help them create transformative experiences and human-centered solutions for a better world.\n\nUST is a mission-driven group of 29,000+ practical problem solvers and creative thinkers in more than 30 countries. Our entrepreneurial teams are empowered to innovate, act nimbly, and create a lasting and sustainable impact for our clients, their customers, and the communities in which we live.\n\nWith us, you’ll create a boundless impact that transforms your career—and the lives of people across the world.\n\nVisit us at UST.com.\n\nYou Are\n\nSeeking a highly skilled Principal Analog Layout Engineer to contribute to cutting-edge high-speed and precision analog designs. The ideal candidate will possess strong technical expertise, excellent communication skills, and the ability to thrive in a collaborative remote environment.\n\nThe Opportunity\n• Design and simulate high-speed SerDes blocks (Equalizers, PLL, CDR, etc.) for 28Gbps+ data rates.\n• Design inductors, transmission lines, TIAs, and modulator drivers.\n• Design precision analog circuits like ADC/DACs.\n• Participate in mixed-signal design and verification flows.\n• Contribute to full-chip designs, ESDs, and verification flows.\n• Mentor junior engineers and contribute to architecture and strategy.\n\nThis position description identifies the responsibilities and tasks typically associated with the performance of the position. Other relevant essential functions may be required.\n\nWhat You Need\n• Experience in industry standard mask design/verification tools (Cadence/Synopsys, Calibre).\n• Hands-on custom layout design experience of high-speed SerDes blocks like Equalizers, PLL, PhaseInterpolators, CDR, etc.\n• Hands-on custom layout design experience of precision analog blocks like ADCs/DACs.\n• Experience in floor planning, closing design sign-off with multiple rails/ESDs.\n• Experience in integration of digital hard IPs.\n• Experience in efficient DRC debugging, SKILL coding.\n• Excellent oral and written communication skills.\n• MS in Electrical Engineering.\n• 8+ years of experience in high-speed serial links.\n• Deep knowledge of analog CMOS/BiCMOS designs in deep sub-micron process technologies.\n• Hands-on circuit design experience.\n• Experience with mixed-signal design/verification flows.\n• Excellent oral and written communication skills.\n\nCompensation can differ depending on factors including but not limited to the specific office location, role, skill set, education, and level of experience. UST provides a reasonable range of compensation for roles that may be hired in various U.S. markets as set forth below.\n\nRole Location: Remote\n\nCompensation Range: $87,000-$131,000\n\nBenefits\n\nFull-time, regular employees accrue a minimum of 10 days of paid vacation per year, receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year), 10 paid holidays, and are eligible for paid bereavement leave and jury duty. They are eligible to participate in the Company’s 401(k) Retirement Plan with employer matching. They and their dependents residing in the US are eligible for medical, dental, and vision insurance, as well as the following Company-paid Employee Only benefits: basic life insurance, accidental death and disability insurance, and short- and long-term disability benefits. Regular employees may purchase additional voluntary short-term disability benefits, and participate in a Health Savings Account (HSA) as well as a Flexible Spending Account (FSA) for healthcare, dependent child care, and/or commuting expenses as allowable under IRS guidelines. Benefits offerings vary in Puerto Rico.\n\nPart-time employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company’s 401(k) Retirement Plan with employer matching.\n\nFull-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company’s 401(k) program with employer matching. They and their dependents residing in the US are eligible for medical, dental, and vision insurance.\n\nPart-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year).\n\nAll US employees who work in a state or locality with more generous paid sick leave benefits than specified here will receive the benefit of those sick leave laws.\n\nWhat We Believe\n\nWe proudly embrace the values that have shaped UST since day one. We build our culture of Humility, Humanity, and Integrity. These values inspire us to nurture a people-first, human centric culture that fosters diversity, prioritizes sustainable solutions, and keeps our people and clients at the forefront of all decisions.\n\nHumility\n\nWe will listen, learn, be empathetic and help selflessly in our interactions with everyone.\n\nHumanity\n\nThrough business, we will better the lives of those less fortunate than ourselves.\n\nIntegrity\n\nWe honor our commitments and act with responsibility in all our relationships.\n\nEqual Employment Opportunity Statement\n\nUST is an Equal Opportunity Employer.\n\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, status as a protected veteran, or any other applicable characteristics protected by law. We will consider qualified applicants with arrest or conviction records in accordance with state and local laws and “fair chance” ordinances.\n\nUST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.\n\n#UST\n\nSkills\n\ndesign verification,vlsi design,analog design engineering,mixed-signal verification,high speed design",
    "job_is_remote": true,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Santa Clara, CA",
    "job_city": "Santa Clara",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.354107899999995,
    "job_longitude": -121.9552356,
    "job_benefits": [
      "health_insurance",
      "paid_time_off",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DrC8LIQq-ANIXat-_AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 87000,
    "job_max_salary": 131000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Seeking a highly skilled Principal Analog Layout Engineer to contribute to cutting-edge high-speed and precision analog designs",
        "The ideal candidate will possess strong technical expertise, excellent communication skills, and the ability to thrive in a collaborative remote environment",
        "Experience in industry standard mask design/verification tools (Cadence/Synopsys, Calibre)",
        "Hands-on custom layout design experience of high-speed SerDes blocks like Equalizers, PLL, PhaseInterpolators, CDR, etc",
        "Hands-on custom layout design experience of precision analog blocks like ADCs/DACs",
        "Experience in floor planning, closing design sign-off with multiple rails/ESDs",
        "Experience in integration of digital hard IPs",
        "Experience in efficient DRC debugging, SKILL coding",
        "Excellent oral and written communication skills",
        "MS in Electrical Engineering",
        "8+ years of experience in high-speed serial links",
        "Deep knowledge of analog CMOS/BiCMOS designs in deep sub-micron process technologies",
        "Hands-on circuit design experience",
        "Experience with mixed-signal design/verification flows",
        "Excellent oral and written communication skills",
        "UST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance",
        "design verification,vlsi design,analog design engineering,mixed-signal verification,high speed design"
      ],
      "Benefits": [
        "Compensation can differ depending on factors including but not limited to the specific office location, role, skill set, education, and level of experience",
        "UST provides a reasonable range of compensation for roles that may be hired in various U.S. markets as set forth below",
        "Role Location: Remote",
        "Compensation Range: $87,000-$131,000",
        "Benefits",
        "Full-time, regular employees accrue a minimum of 10 days of paid vacation per year, receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year), 10 paid holidays, and are eligible for paid bereavement leave and jury duty",
        "They are eligible to participate in the Company’s 401(k) Retirement Plan with employer matching",
        "They and their dependents residing in the US are eligible for medical, dental, and vision insurance, as well as the following Company-paid Employee Only benefits: basic life insurance, accidental death and disability insurance, and short- and long-term disability benefits",
        "Regular employees may purchase additional voluntary short-term disability benefits, and participate in a Health Savings Account (HSA) as well as a Flexible Spending Account (FSA) for healthcare, dependent child care, and/or commuting expenses as allowable under IRS guidelines",
        "Benefits offerings vary in Puerto Rico",
        "Part-time employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company’s 401(k) Retirement Plan with employer matching",
        "Full-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company’s 401(k) program with employer matching",
        "They and their dependents residing in the US are eligible for medical, dental, and vision insurance",
        "Part-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year)",
        "All US employees who work in a state or locality with more generous paid sick leave benefits than specified here will receive the benefit of those sick leave laws"
      ],
      "Responsibilities": [
        "Design and simulate high-speed SerDes blocks (Equalizers, PLL, CDR, etc.) for 28Gbps+ data rates",
        "Design inductors, transmission lines, TIAs, and modulator drivers",
        "Design precision analog circuits like ADC/DACs",
        "Participate in mixed-signal design and verification flows",
        "Contribute to full-chip designs, ESDs, and verification flows",
        "Mentor junior engineers and contribute to architecture and strategy",
        "This position description identifies the responsibilities and tasks typically associated with the performance of the position",
        "Other relevant essential functions may be required"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-linkedin-com-jobs-view-principal-analog-layout-engineer-at-ust-4362234379",
    "_source": "new_jobs"
  },
  {
    "job_id": "3EEbHuwGuy5TqIR2AAAAAA==",
    "job_title": "Embedded Software Engineer/Analog/Power Circuit Designer",
    "employer_name": "Express Employment Professionals - Garden Grove",
    "employer_logo": null,
    "employer_website": null,
    "job_publisher": "Monster",
    "job_employment_type": "Full-time and Part-time",
    "job_employment_types": [
      "FULLTIME",
      "PARTTIME"
    ],
    "job_apply_link": "https://www.monster.com/job-openings/embedded-software-engineer-analog-power-circuit-designer-garden-grove-ca--1c2cab2b-4835-43c5-99ca-0a76f60df358?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Monster",
        "apply_link": "https://www.monster.com/job-openings/embedded-software-engineer-analog-power-circuit-designer-garden-grove-ca--1c2cab2b-4835-43c5-99ca-0a76f60df358?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "FactoryFix",
        "apply_link": "https://jobs.factoryfix.com/jobs/embedded-software-engineeranalogpower-circuit-designer--garden-grove--ca--3877688639--V2?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Jobrapido",
        "apply_link": "https://us.jobrapido.com/jobpreview/6370899153228136448?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LifeworQ",
        "apply_link": "https://lifeworq.com/job/990dc002-7f87-4527-81d0-ec8187ffa214?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Embedded Software Engineer/Architech - Linux\n\n$160k/yr - $170k/yr\n\nCypress, CA\n\nMon-Fri 8 am - 5 pm\n\nKey Responsibilities\n\nDesign, develop, and optimize embedded software systems for SSPAs and BUCs that operate in ground-based, airborne, and space-based applications. You will be responsible for driving technical innovation in embedded software, implementing advanced control algorithms, and ensuring the delivery of cutting-edge software solutions that meet mission-critical requirements.\n\nSkills Required\n\nExtensive experience with embedded development tools, debuggers, and device driver development.\n\nKnowledge of communication protocols (SPI, I2C, UART, Ethernet, CAN, Modbus).\n\nExperience with software for power electronics, control systems & high-power RF\n\nExperience Required\n\n3+ years of experience in embedded software development and architecture.\n\nExperience with AI, GPUs, FPGAs, and NPUs preferred.\n\nExpert knowledge of Yocto Project and real-time operating systems (FreeRTOS, VxWorks, etc.).\n\nProficiency in C/C++ programming and assembly language for embedded systems.\n\nEducation required\n\nBachelor’s degree in Computer Engineering, Electrical Engineering, Computer Science, or related field.\n\nAnalog/Power Circuit Designer ($160K-$170K)\n\nCypress, CA\n\nKey Responsibilities\n• Design, development, and optimization of AC-DC and DC-DC converters, filters, distribution, and monitor/control (M&C) boards that power revolutionary Solid State Power Amplifiers and Block Upconverters.\n• Enable high-efficiency, high-power RF systems for ground-based, airborne, and space-based applications.\n• Knowledge of EMI/EMC design principles and aerospace regulatory compliance.\n• Expert-level knowledge of analog circuit design principles and power distribution architectures.\n\nQualification\n• 5+ years of experience in analog circuit design and power electronics development, with a strong track record of designing and producing power supplies.\n• Experience designing systems for aerospace, defense, or satellite communication applications.\n• Bachelor’s degree in Electrical Engineering, RF/Microwave Engineering, or a related field\n\nHow to Apply:\n\nChoose from one of the following application methods:\n• Email your resume to Jobs.Lakewood-CerritosCA@expresspros.com\n• Call our office at (866) 949-4894\n• Submit your online application at www.expresspros.com/lakewoodcerritosca/\n• Visit our office at 7077 Orangewood Ave., Suite 128, Garden Grove, CA 92841\n\nAbout Us:\n\nExpress works with job seekers to help find the right job for their skills and experience. As one of the leading staffing companies in North America, we’re ready to help you take the next step in your career. Whether you are ready for a full-time position, looking for part-time work, or want a more flexible schedule, Express has a wide range of jobs available including:\n• Administrative\n• Light Industrial\n• Skilled Trades\n• Professional positions\n\nWe are an equal opportunity employer and value diversity, fostering an inclusive workplace for all. Our hiring decisions are based on merit, and we do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, disability status, or genetic information.\n\n| || |\n\nAbout the Company:\nExpress Employment Professionals - Garden Grove",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Garden Grove, CA",
    "job_city": "Garden Grove",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.7742692,
    "job_longitude": -117.93799519999999,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D3EEbHuwGuy5TqIR2AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Extensive experience with embedded development tools, debuggers, and device driver development",
        "Knowledge of communication protocols (SPI, I2C, UART, Ethernet, CAN, Modbus)",
        "Experience with software for power electronics, control systems & high-power RF",
        "Experience Required",
        "3+ years of experience in embedded software development and architecture",
        "Expert knowledge of Yocto Project and real-time operating systems (FreeRTOS, VxWorks, etc.)",
        "Proficiency in C/C++ programming and assembly language for embedded systems",
        "Bachelor’s degree in Computer Engineering, Electrical Engineering, Computer Science, or related field",
        "Expert-level knowledge of analog circuit design principles and power distribution architectures",
        "5+ years of experience in analog circuit design and power electronics development, with a strong track record of designing and producing power supplies",
        "Experience designing systems for aerospace, defense, or satellite communication applications",
        "Bachelor’s degree in Electrical Engineering, RF/Microwave Engineering, or a related field"
      ],
      "Benefits": [
        "$160k/yr - $170k/yr"
      ],
      "Responsibilities": [
        "Mon-Fri 8 am - 5 pm",
        "Design, develop, and optimize embedded software systems for SSPAs and BUCs that operate in ground-based, airborne, and space-based applications",
        "You will be responsible for driving technical innovation in embedded software, implementing advanced control algorithms, and ensuring the delivery of cutting-edge software solutions that meet mission-critical requirements",
        "Design, development, and optimization of AC-DC and DC-DC converters, filters, distribution, and monitor/control (M&C) boards that power revolutionary Solid State Power Amplifiers and Block Upconverters",
        "Enable high-efficiency, high-power RF systems for ground-based, airborne, and space-based applications",
        "Knowledge of EMI/EMC design principles and aerospace regulatory compliance"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-monster-com-job-openings-embedded-software-engineer-analog-power-circuit-designer-garden-grove-ca-1c2cab2b-4835-43c5-99ca-0a76f60df358",
    "_source": "new_jobs"
  },
  {
    "job_id": "ZXxE0jgRE0iUKW8EAAAAAA==",
    "job_title": "Senior Analog Design Engineer $200K +",
    "employer_name": "Confidential",
    "employer_logo": null,
    "employer_website": "https://confidential.careers",
    "job_publisher": "ZipRecruiter",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.ziprecruiter.com/c/CyberCoders/Job/Senior-Analog-Design-Engineer-$200K-+--/-in-Pleasanton,CA?jid=bd4501b6ff3943ae&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/CyberCoders/Job/Senior-Analog-Design-Engineer-$200K-+--/-in-Pleasanton,CA?jid=bd4501b6ff3943ae&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Glassdoor",
        "apply_link": "https://www.glassdoor.com/job-listing/senior-analog-design-engineer-200k-cybercoders-JV_IC1147390_KO0,34_KE35,46.htm?jl=1010032150850&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "SaluteMyJob",
        "apply_link": "https://salutemyjob.com/jobs/job-senior-analog-design-engineer-pleasanton-california/2618871203-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "WDTN Jobs",
        "apply_link": "https://jobs.wdtn.com/jobs/job-senior-analog-design-engineer-pleasanton-california/2618871203-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "FOX21News Jobs",
        "apply_link": "https://jobs.fox21news.com/jobs/job-senior-analog-design-engineer-pleasanton-california/2618871203-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobrapido",
        "apply_link": "https://us.jobrapido.com/jobpreview/5144828926731747328?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "California Careers",
        "apply_link": "https://california.topstatecareers.com/jobs/job-senior-analog-design-engineer-pleasanton-california/2618871203-2/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Senior Analog Design Engineer $200K +\n\nSenior Analog Design Engineer\n\nHybrid: Pleasanton, CA\n\nSalary: $200K +/- depending on experience (please note no stock options or bonus)\n\nPosition Overview\nWe are seeking a highly skilled Senior Analog Design Engineer to join our innovative team. The ideal candidate will play a crucial role in designing, developing, and testing analog circuits for high-speed applications. This position requires a deep understanding of analog electronics and a passion for creating cutting-edge solutions in hardware design.\n\nKey Responsibilities\n• Design and develop analog circuits for high-speed applications\n• Collaborate with cross-functional teams to integrate analog components with digital systems\n• Conduct simulations and tests to validate circuit performance and reliability\n• Create and review PCB layouts to ensure optimal performance and manufacturability\n• Troubleshoot and resolve issues in analog and mixed-signal systems\n• Document design specifications and maintain project documentation\n• Mentor junior engineers and provide technical guidance during project development\n\nQualifications\n• Bachelor's or Master's degree in Electrical Engineering or a related field\n• Proven experience in Analog circuit design\n• High voltage (2KV), low noise, low power supply design experience\n• Experience designing high performance transimpedance and instrumentation amplifiers\n• Strong knowledge of PCB design and layout techniques\n• Familiarity with high-speed digital design and RF concepts\n• Experience with OpAmps, ADCs, DACs, and low noise analog design\n• Proficient in hardware design and implementation using FPGAs and CPLDs\n• Ability to work effectively in a team environment and communicate technical concepts clearly\n\nBenefits\n• Vacation/PTO\n• Medical\n• Dental\n• Vision\n• 401k\n\n- For this position, you must be currently authorized to work in the United States without the need for sponsorship for a non-immigrant visa. CyberCoders will consider for Employment in the City of Los Angeles qualified Applicants with Criminal Histories in a manner consistent with the requirements of the Los Angeles Fair Chance Initiative for Hiring (Ban the Box) Ordinance.This job was first posted by CyberCoders on 01/28/2026 and applications will be accepted on an ongoing basis until the position is filled or closed.CyberCoders is proud to be an Equal Opportunity Employer\n\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, sexual orientation, gender identity or expression, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, status as a crime victim, disability, protected veteran status, or any other characteristic protected by law. Our hiring process includes AI screening for keywords and minimum qualifications. Recruiters review all results. CyberCoders will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable state and local law, including but not limited to the Los Angeles County Fair Chance Ordinance, the San Francisco Fair Chance Ordinance, and the California Fair Chance Act. CyberCoders is committed to working with and providing reasonable accommodation to individuals with physical and mental disabilities. Individuals needing special assistance or an accommodation while seeking employment can contact a member of our Human Resources team at Benefits@CyberCoders.com to make arrangements.",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Pleasanton, CA",
    "job_city": "Pleasanton",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.6604484,
    "job_longitude": -121.87579679999999,
    "job_benefits": [
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DZXxE0jgRE0iUKW8EAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "The ideal candidate will play a crucial role in designing, developing, and testing analog circuits for high-speed applications",
        "This position requires a deep understanding of analog electronics and a passion for creating cutting-edge solutions in hardware design",
        "Bachelor's or Master's degree in Electrical Engineering or a related field",
        "Proven experience in Analog circuit design",
        "High voltage (2KV), low noise, low power supply design experience",
        "Experience designing high performance transimpedance and instrumentation amplifiers",
        "Strong knowledge of PCB design and layout techniques",
        "Familiarity with high-speed digital design and RF concepts",
        "Experience with OpAmps, ADCs, DACs, and low noise analog design",
        "Proficient in hardware design and implementation using FPGAs and CPLDs",
        "Ability to work effectively in a team environment and communicate technical concepts clearly",
        "For this position, you must be currently authorized to work in the United States without the need for sponsorship for a non-immigrant visa"
      ],
      "Benefits": [
        "Senior Analog Design Engineer $200K +",
        "Salary: $200K +/- depending on experience (please note no stock options or bonus)",
        "Vacation/PTO",
        "Medical",
        "Dental",
        "Vision",
        "401k"
      ],
      "Responsibilities": [
        "Design and develop analog circuits for high-speed applications",
        "Collaborate with cross-functional teams to integrate analog components with digital systems",
        "Conduct simulations and tests to validate circuit performance and reliability",
        "Create and review PCB layouts to ensure optimal performance and manufacturability",
        "Troubleshoot and resolve issues in analog and mixed-signal systems",
        "Document design specifications and maintain project documentation",
        "Mentor junior engineers and provide technical guidance during project development"
      ]
    },
    "job_onet_soc": "17301200",
    "job_onet_job_zone": "3",
    "id": "www-ziprecruiter-com-c-cybercoders-job-senior-analog-design-engineer-200k-in-pleasanton-ca",
    "_source": "new_jobs"
  }
]