{
    "_vcs_unit__2049179656": [
        "_vcs_unit__2049179656",
        "vGiYj",
        "module"
    ],
    "twentynm_hssi_avmm_if_dprio": [
        "twentynm_hssi_avmm_if_dprio",
        "Hz85d",
        "module"
    ],
    "alt_em10g32_crc32_0000": [
        "alt_em10g32_crc32_0000",
        "UjI7z",
        "module"
    ],
    "avalon_utilities_pkg": [
        "avalon_utilities_pkg",
        "sVHj8",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_crc32_chk": [
        "twentynm_hssirtl_hd_pcs10g_crc32_chk",
        "gr89t",
        "module"
    ],
    "altera_merlin_slave_translator_0006": [
        "altera_merlin_slave_translator_0006",
        "fxI1c",
        "module"
    ],
    "address_decode_rx_xcvr_clk": [
        "address_decode_rx_xcvr_clk",
        "C1Mb5",
        "module"
    ],
    "altera_eth_avalon_mm_adapter": [
        "altera_eth_avalon_mm_adapter",
        "m6WnZ",
        "module"
    ],
    "std": [
        "std",
        "reYIK",
        "module"
    ],
    "altera_avalon_sc_fifo_0002": [
        "altera_avalon_sc_fifo_0002",
        "CDM5f",
        "module"
    ],
    "altera_merlin_slave_translator_0000": [
        "altera_merlin_slave_translator_0000",
        "CsLvQ",
        "module"
    ],
    "verbosity_pkg": [
        "verbosity_pkg",
        "TtWhz",
        "module"
    ],
    "avalon_st_adapter": [
        "avalon_st_adapter",
        "ci9mb",
        "module"
    ],
    "twentynm_hssirtl_pm_pll_core_behv_rev3_0": [
        "twentynm_hssirtl_pm_pll_core_behv_rev3_0",
        "RdIca",
        "module"
    ],
    "twentynm_iopll_arlol_0000": [
        "twentynm_iopll_arlol_0000",
        "fWepI",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_inter_chnl_distr_rx": [
        "twentynm_hssirtl_hd_pcs8g_inter_chnl_distr_rx",
        "HaPES",
        "module"
    ],
    "alt_em10g32_dcfifo_synchronizer_bundle_0001": [
        "alt_em10g32_dcfifo_synchronizer_bundle_0001",
        "rRjGV",
        "module"
    ],
    "avalon_mm_pkg": [
        "avalon_mm_pkg",
        "RDhWp",
        "module"
    ],
    "altera_avalon_mm_master_bfm_0000": [
        "altera_avalon_mm_master_bfm_0000",
        "fzwtn",
        "module"
    ],
    "hd_dpcmn_dprio_ctrl_reg_nregs__nf5es_0000": [
        "hd_dpcmn_dprio_ctrl_reg_nregs__nf5es_0000",
        "ZdvZn",
        "module"
    ],
    "twentynm_hssirtl_dfe_pattern_filter": [
        "twentynm_hssirtl_dfe_pattern_filter",
        "DuhG9",
        "module"
    ],
    "twentynm_hssi_common_pcs_pma_interface": [
        "twentynm_hssi_common_pcs_pma_interface",
        "PPZtC",
        "module"
    ],
    "altera_avalon_st_packets_to_bytes_0000": [
        "altera_avalon_st_packets_to_bytes_0000",
        "e0bkM",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_det_latency_sm": [
        "twentynm_hssirtl_hd_pcs8g_det_latency_sm",
        "GjShb",
        "module"
    ],
    "iopll_bootstrap_0000": [
        "iopll_bootstrap_0000",
        "AALa5",
        "module"
    ],
    "altera_eth_10gbaser_phy": [
        "altera_eth_10gbaser_phy",
        "TMdWk",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_a1a1a2a2_patdet_sm": [
        "twentynm_hssirtl_hd_pcs8g_a1a1a2a2_patdet_sm",
        "VzeAf",
        "module"
    ],
    "altera_xcvr_native_a10_functions_h": [
        "altera_xcvr_native_a10_functions_h",
        "vfyIE",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_txclk_ctl": [
        "twentynm_hssirtl_hd_pcs10g_txclk_ctl",
        "Nh10H",
        "module"
    ],
    "altera_lnsim_functions": [
        "altera_lnsim_functions",
        "N5YQU",
        "module"
    ],
    "altsyncram_0000_0000": [
        "altsyncram_0000_0000",
        "ySarD",
        "module"
    ],
    "crc32_dat8_0000": [
        "crc32_dat8_0000",
        "aRedD",
        "module"
    ],
    "pcie_mgmt_program": [
        "pcie_mgmt_program",
        "VCrDN",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_descrm_0000": [
        "twentynm_hssirtl_hd_krfec_descrm_0000",
        "J8zri",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_ber": [
        "twentynm_hssirtl_hd_pcs10g_ber",
        "vYGEY",
        "module"
    ],
    "eth_register_map_params_pkg": [
        "eth_register_map_params_pkg",
        "xvIZT",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_wordalign": [
        "twentynm_hssirtl_hd_pcs8g_wordalign",
        "Px0Hn",
        "module"
    ],
    "altera_avalon_st_handshake_clock_crosser_0000": [
        "altera_avalon_st_handshake_clock_crosser_0000",
        "x30w5",
        "module"
    ],
    "crc32_dat16_0000": [
        "crc32_dat16_0000",
        "uVVEH",
        "module"
    ],
    "altera_generic_pll_functions": [
        "altera_generic_pll_functions",
        "St2bh",
        "module"
    ],
    "twentynm_hssirtl_pm_ctle_pcie_controller": [
        "twentynm_hssirtl_pm_ctle_pcie_controller",
        "YH2Ud",
        "module"
    ],
    "fourteennm_iopll_functions": [
        "fourteennm_iopll_functions",
        "zdKyc",
        "module"
    ],
    "twentynm_hssi_pma_rx_deser_dprio": [
        "twentynm_hssi_pma_rx_deser_dprio",
        "ureAY",
        "module"
    ],
    "crc32_dat32_0000": [
        "crc32_dat32_0000",
        "ZSBD1",
        "module"
    ],
    "twentynm_hssi_pma_adaptation_dprio": [
        "twentynm_hssi_pma_adaptation_dprio",
        "Extbt",
        "module"
    ],
    "twentynm_hssirtl_dfe_ss_pattern_prod_accum": [
        "twentynm_hssirtl_dfe_ss_pattern_prod_accum",
        "Zj1ds",
        "module"
    ],
    "twentynm_prblock_test_pkg": [
        "twentynm_prblock_test_pkg",
        "E3yCV",
        "module"
    ],
    "twentynm_hssi_krfec_tx_pcs_dprio": [
        "twentynm_hssi_krfec_tx_pcs_dprio",
        "hIhzY",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_pcs_channel_testbus": [
        "twentynm_hssirtl_hd_pcs8g_pcs_channel_testbus",
        "TsxLr",
        "module"
    ],
    "alt_em10g32_avalon_dc_fifo_0001": [
        "alt_em10g32_avalon_dc_fifo_0001",
        "diZmF",
        "module"
    ],
    "altera_merlin_slave_translator_0001": [
        "altera_merlin_slave_translator_0001",
        "cyc78",
        "module"
    ],
    "crc32_dat24_0000": [
        "crc32_dat24_0000",
        "TIqke",
        "module"
    ],
    "twentynm_hssirtl_pm_vreg_1v_rev3_0": [
        "twentynm_hssirtl_pm_vreg_1v_rev3_0",
        "z5kIT",
        "module"
    ],
    "altera_avalon_sc_fifo_0001": [
        "altera_avalon_sc_fifo_0001",
        "jB9KW",
        "module"
    ],
    "avalon_st_eth_packet_monitor_0000": [
        "avalon_st_eth_packet_monitor_0000",
        "zEmi4",
        "module"
    ],
    "alt_em10g32_vldpkt_rddly_0000": [
        "alt_em10g32_vldpkt_rddly_0000",
        "m6rpu",
        "module"
    ],
    "avalon_if_params_pkt": [
        "avalon_if_params_pkt",
        "YsF4A",
        "module"
    ],
    "twentynm_hssirtl_pm_controller_opt4": [
        "twentynm_hssirtl_pm_controller_opt4",
        "aHbvH",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_cp_dist_pair": [
        "twentynm_hssirtl_hd_dpcmn_cp_dist_pair",
        "FT5Gq",
        "module"
    ],
    "hd_dpcmn_dprio_csr_reg_nbits__nf5es_0000": [
        "hd_dpcmn_dprio_csr_reg_nbits__nf5es_0000",
        "J5pPk",
        "module"
    ],
    "avalon_st_eth_packet_monitor": [
        "avalon_st_eth_packet_monitor",
        "rcNj1",
        "module"
    ],
    "crc32_calculator": [
        "crc32_calculator",
        "b9b7n",
        "module"
    ],
    "crc32_dat64_0000": [
        "crc32_dat64_0000",
        "DUzba",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_comp_chnl_top": [
        "twentynm_hssirtl_hd_pcs8g_comp_chnl_top",
        "VAzwV",
        "module"
    ],
    "avalon_driver": [
        "avalon_driver",
        "NUaLs",
        "module"
    ],
    "default_test_params_pkt": [
        "default_test_params_pkt",
        "uRbVd",
        "module"
    ],
    "a10_avmm_h": [
        "a10_avmm_h",
        "MDY6d",
        "module"
    ],
    "twentynm_hssi_pma_rx_deser": [
        "twentynm_hssi_pma_rx_deser",
        "tJKPN",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_crc32": [
        "twentynm_hssirtl_hd_pcs10g_crc32",
        "d91Tf",
        "module"
    ],
    "tb_top": [
        "tb_top",
        "jdPWL",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_electrical_idle_inference_module": [
        "twentynm_hssirtl_hd_pcs8g_electrical_idle_inference_module",
        "U0mhF",
        "module"
    ],
    "alt_em10g_32_64_xgmii_conversion_0000": [
        "alt_em10g_32_64_xgmii_conversion_0000",
        "yYSHI",
        "module"
    ],
    "twentynm_xcvr_avmm_0000": [
        "twentynm_xcvr_avmm_0000",
        "JsqKz",
        "module"
    ],
    "twentynm_hssirtl_dfe_integrator": [
        "twentynm_hssirtl_dfe_integrator",
        "jqtdZ",
        "module"
    ],
    "avalon_st_mon": [
        "avalon_st_mon",
        "pxjt3",
        "module"
    ],
    "address_decode_master_0_channel_adapter_171_vh2yu6y": [
        "address_decode_master_0_channel_adapter_171_vh2yu6y",
        "xciQz",
        "module"
    ],
    "altera_merlin_traffic_limiter_0000": [
        "altera_merlin_traffic_limiter_0000",
        "K8Jqc",
        "module"
    ],
    "eth_std_traffic_controller_top": [
        "eth_std_traffic_controller_top",
        "nf65w",
        "module"
    ],
    "byte_endian_converter_0000": [
        "byte_endian_converter_0000",
        "QnHIr",
        "module"
    ],
    "ALTERA_MF_MEMORY_INITIALIZATION": [
        "ALTERA_MF_MEMORY_INITIALIZATION",
        "er73t",
        "module"
    ],
    "alt_em10g32_frm_decoder": [
        "alt_em10g32_frm_decoder",
        "YGMsx",
        "module"
    ],
    "altera_merlin_burst_adapter_0000": [
        "altera_merlin_burst_adapter_0000",
        "thZ5a",
        "module"
    ],
    "address_decode_master_0_timing_adapter_171_xf5weri": [
        "address_decode_master_0_timing_adapter_171_xf5weri",
        "IKGIw",
        "module"
    ],
    "byte_endian_converter_0001": [
        "byte_endian_converter_0001",
        "LPs64",
        "module"
    ],
    "alt_xcvr_native_rcfg_opt_logic_am4p5cy_0000": [
        "alt_xcvr_native_rcfg_opt_logic_am4p5cy_0000",
        "NSg9U",
        "module"
    ],
    "alt_em10g32_rx_gmii_mii_decoder_if": [
        "alt_em10g32_rx_gmii_mii_decoder_if",
        "hJi8v",
        "module"
    ],
    "pcie_mgmt_commands_h": [
        "pcie_mgmt_commands_h",
        "CyLxV",
        "module"
    ],
    "twentynm_hssirtl_lfeq_encoder": [
        "twentynm_hssirtl_lfeq_encoder",
        "cB9yT",
        "module"
    ],
    "alt_em10g32_altsyncram_bundle_0003": [
        "alt_em10g32_altsyncram_bundle_0003",
        "AcFLR",
        "module"
    ],
    "alt_em10g32_tx_frm_muxer": [
        "alt_em10g32_tx_frm_muxer",
        "Y3Tcj",
        "module"
    ],
    "sc_fifo": [
        "sc_fifo",
        "k4ReD",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_txclk_divider": [
        "twentynm_hssirtl_hd_pcs8g_txclk_divider",
        "qTuyM",
        "module"
    ],
    "crc32_dat40_0000": [
        "crc32_dat40_0000",
        "UePEx",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_pma_if_tx_clk_ctrl": [
        "twentynm_hssirtl_hd_pcs_channel_pma_if_tx_clk_ctrl",
        "MyerC",
        "module"
    ],
    "crc32_dat48_0000": [
        "crc32_dat48_0000",
        "r0FL3",
        "module"
    ],
    "crc32_dat56_0000": [
        "crc32_dat56_0000",
        "vEvPG",
        "module"
    ],
    "twentynm_hssirtl_odi_pattern_detect": [
        "twentynm_hssirtl_odi_pattern_detect",
        "BJ4KS",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_rxclk_ctl": [
        "twentynm_hssirtl_hd_pcs10g_rxclk_ctl",
        "PS9Ls",
        "module"
    ],
    "alt_em10g32_clk_rst_0000": [
        "alt_em10g32_clk_rst_0000",
        "Zvby1",
        "module"
    ],
    "twentynm_hssirtl_dfe_base_integrator": [
        "twentynm_hssirtl_dfe_base_integrator",
        "bGn52",
        "module"
    ],
    "altera_eth_10g_mac_base_r_wrap": [
        "altera_eth_10g_mac_base_r_wrap",
        "ygY4Z",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errtrap_loc": [
        "twentynm_hssirtl_hd_krfec_errtrap_loc",
        "M1Rbc",
        "module"
    ],
    "twentynm_hssi_pma_tx_ser": [
        "twentynm_hssi_pma_tx_ser",
        "kIkew",
        "module"
    ],
    "reset_control": [
        "reset_control",
        "rCEgd",
        "module"
    ],
    "altera_merlin_slave_translator_0005": [
        "altera_merlin_slave_translator_0005",
        "zbgHt",
        "module"
    ],
    "alt_em10g32_tx_pause_req": [
        "alt_em10g32_tx_pause_req",
        "aMe7R",
        "module"
    ],
    "twentynm_pma_rev_20nm5_0000": [
        "twentynm_pma_rev_20nm5_0000",
        "iCjUe",
        "module"
    ],
    "twentynm_xcvr_avmm_0001": [
        "twentynm_xcvr_avmm_0001",
        "LVNc7",
        "module"
    ],
    "altera_xcvr_native_pcie_dfe_params_h": [
        "altera_xcvr_native_pcie_dfe_params_h",
        "fu2xR",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_inter_chnl_distr_tx": [
        "twentynm_hssirtl_hd_pcs8g_inter_chnl_distr_tx",
        "kzhT9",
        "module"
    ],
    "pcie_mgmt_functions_h": [
        "pcie_mgmt_functions_h",
        "edmwR",
        "module"
    ],
    "altera_merlin_slave_translator": [
        "altera_merlin_slave_translator",
        "C7GgT",
        "module"
    ],
    "twentynm_atx_pll_dprio": [
        "twentynm_atx_pll_dprio",
        "vArZA",
        "module"
    ],
    "altera_merlin_slave_translator_0002": [
        "altera_merlin_slave_translator_0002",
        "qCGpA",
        "module"
    ],
    "pm_mcnt_iopll__nf5es": [
        "pm_mcnt_iopll__nf5es",
        "E2inc",
        "module"
    ],
    "altera_merlin_slave_translator_0003": [
        "altera_merlin_slave_translator_0003",
        "IUnNP",
        "module"
    ],
    "altera_merlin_slave_translator_0004": [
        "altera_merlin_slave_translator_0004",
        "nqL1S",
        "module"
    ],
    "address_decode_altera_avalon_st_adapter_171_yxzsrmq_0000": [
        "address_decode_altera_avalon_st_adapter_171_yxzsrmq_0000",
        "LerVr",
        "module"
    ],
    "address_decode_tx_xcvr_half_clk": [
        "address_decode_tx_xcvr_half_clk",
        "NLs5U",
        "module"
    ],
    "altera_avalon_st_bytes_to_packets_0000": [
        "altera_avalon_st_bytes_to_packets_0000",
        "pkW3D",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_blksync": [
        "twentynm_hssirtl_hd_pcs10g_blksync",
        "WW1jE",
        "module"
    ],
    "altera_avalon_packets_to_master_0000": [
        "altera_avalon_packets_to_master_0000",
        "GAesr",
        "module"
    ],
    "hd_dpcmn_dprio_ctrl_reg_bit__nf5es": [
        "hd_dpcmn_dprio_ctrl_reg_bit__nf5es",
        "Y66NS",
        "module"
    ],
    "address_decode_clk_csr": [
        "address_decode_clk_csr",
        "gunhN",
        "module"
    ],
    "twentynm_hssi_pma_channel_pll": [
        "twentynm_hssi_pma_channel_pll",
        "S4wIq",
        "module"
    ],
    "twentynm_hssirtl_pm_adapt_controller": [
        "twentynm_hssirtl_pm_adapt_controller",
        "Ijn1r",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_rx_async_fifo_ctrl": [
        "twentynm_hssirtl_hd_pcs10g_rx_async_fifo_ctrl",
        "qerJ8",
        "module"
    ],
    "address_decode_master_0_channel_adapter_171_2swajja": [
        "address_decode_master_0_channel_adapter_171_2swajja",
        "PSFxn",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0002": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0002",
        "IMGz0",
        "module"
    ],
    "address_decode_tx_xcvr_clk": [
        "address_decode_tx_xcvr_clk",
        "tCUWx",
        "module"
    ],
    "altera_merlin_master_translator_0001": [
        "altera_merlin_master_translator_0001",
        "q8UqZ",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_gearbox_exp_0000": [
        "twentynm_hssirtl_hd_pcs10g_gearbox_exp_0000",
        "FmQ4f",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errtrap_lfsr": [
        "twentynm_hssirtl_hd_krfec_errtrap_lfsr",
        "AYNN2",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_enc_5b": [
        "twentynm_hssirtl_hd_pcs8g_enc_5b",
        "bJVdB",
        "module"
    ],
    "twentynm_hssi_8g_tx_pcs_dprio": [
        "twentynm_hssi_8g_tx_pcs_dprio",
        "TD1pN",
        "module"
    ],
    "altera_merlin_master_translator_0002": [
        "altera_merlin_master_translator_0002",
        "sP9ry",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_fixed_pattern_det": [
        "twentynm_hssirtl_hd_dpcmn_fixed_pattern_det",
        "kzL4P",
        "module"
    ],
    "address_decode_merlin_master_translator_0": [
        "address_decode_merlin_master_translator_0",
        "LmJtp",
        "module"
    ],
    "address_decode_altera_merlin_multiplexer_171_hwli37a": [
        "address_decode_altera_merlin_multiplexer_171_hwli37a",
        "DCx9h",
        "module"
    ],
    "altera_merlin_master_agent_0000": [
        "altera_merlin_master_agent_0000",
        "JKQSH",
        "module"
    ],
    "alt_em10g32_tx_rs_xgmii_layer_0000": [
        "alt_em10g32_tx_rs_xgmii_layer_0000",
        "xkBb5",
        "module"
    ],
    "twentynm_hssi_8g_rx_pcs_dprio": [
        "twentynm_hssi_8g_rx_pcs_dprio",
        "SZZuu",
        "module"
    ],
    "altera_xcvr_atx_pll_ip": [
        "altera_xcvr_atx_pll_ip",
        "VvuJe",
        "module"
    ],
    "altera_merlin_master_agent_0001": [
        "altera_merlin_master_agent_0001",
        "SzVjh",
        "module"
    ],
    "altera_merlin_slave_agent_0000": [
        "altera_merlin_slave_agent_0000",
        "eW4Ve",
        "module"
    ],
    "address_decode_altera_merlin_router_171_w3toeyq": [
        "address_decode_altera_merlin_router_171_w3toeyq",
        "QCTZj",
        "module"
    ],
    "altera_xcvr_functions": [
        "altera_xcvr_functions",
        "LAC8G",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_decoder_rd_sm": [
        "twentynm_hssirtl_hd_krfec_decoder_rd_sm",
        "z0tjN",
        "module"
    ],
    "address_decode_altera_merlin_router_171_bqlzivi": [
        "address_decode_altera_merlin_router_171_bqlzivi",
        "JAvqa",
        "module"
    ],
    "altera_merlin_burst_adapter_subtractor": [
        "altera_merlin_burst_adapter_subtractor",
        "MmWGH",
        "module"
    ],
    "twentynm_hssi_rx_pcs_pma_interface": [
        "twentynm_hssi_rx_pcs_pma_interface",
        "H3Bm4",
        "module"
    ],
    "twentynm_hssi_10g_tx_pcs": [
        "twentynm_hssi_10g_tx_pcs",
        "Uk42Q",
        "module"
    ],
    "altsyncram_0000": [
        "altsyncram_0000",
        "Q0s3L",
        "module"
    ],
    "twentynm_hssi_gen3_rx_pcs_dprio": [
        "twentynm_hssi_gen3_rx_pcs_dprio",
        "xv2aU",
        "module"
    ],
    "address_decode_altera_merlin_demultiplexer_171_onh36ji": [
        "address_decode_altera_merlin_demultiplexer_171_onh36ji",
        "CcVvT",
        "module"
    ],
    "altshift_taps": [
        "altshift_taps",
        "M1axr",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_frame_sync": [
        "twentynm_hssirtl_hd_pcs10g_frame_sync",
        "sdFK3",
        "module"
    ],
    "address_decode": [
        "address_decode",
        "nhwd6",
        "module"
    ],
    "address_decode_altera_merlin_multiplexer_171_fakbnaa": [
        "address_decode_altera_merlin_multiplexer_171_fakbnaa",
        "jW5eU",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errtrap_pat": [
        "twentynm_hssirtl_hd_krfec_errtrap_pat",
        "UzSRt",
        "module"
    ],
    "hd_dpcmn_dprio_csr_reg_nregs__nf5es_0000": [
        "hd_dpcmn_dprio_csr_reg_nregs__nf5es_0000",
        "RdSHs",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0004": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0004",
        "cMMuS",
        "module"
    ],
    "address_decode_altera_merlin_demultiplexer_171_7pyrkka": [
        "address_decode_altera_merlin_demultiplexer_171_7pyrkka",
        "emZS4",
        "module"
    ],
    "twentynm_hssi_10g_rx_pcs": [
        "twentynm_hssi_10g_rx_pcs",
        "FzFta",
        "module"
    ],
    "altshift_taps_0000": [
        "altshift_taps_0000",
        "tCcZy",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errtrap_sm": [
        "twentynm_hssirtl_hd_krfec_errtrap_sm",
        "k2z55",
        "module"
    ],
    "address_decode_altera_mm_interconnect_171_efl2mvi": [
        "address_decode_altera_mm_interconnect_171_efl2mvi",
        "uZDNE",
        "module"
    ],
    "alt_xcvr_atx_pll_rcfg_opt_logic_guozvvi_0000": [
        "alt_xcvr_atx_pll_rcfg_opt_logic_guozvvi_0000",
        "b81At",
        "module"
    ],
    "alt_em10g32_stat_reg_0000": [
        "alt_em10g32_stat_reg_0000",
        "ERPx5",
        "module"
    ],
    "pll": [
        "pll",
        "ZZC8E",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_fast_search": [
        "twentynm_hssirtl_hd_krfec_fast_search",
        "rqVra",
        "module"
    ],
    "twentynm_hssirtl_pm_iqref_mux": [
        "twentynm_hssirtl_pm_iqref_mux",
        "FriJE",
        "module"
    ],
    "alt_em10g32_crc32_gf_mult32_kc": [
        "alt_em10g32_crc32_gf_mult32_kc",
        "B0a2i",
        "module"
    ],
    "twentynm_hssi_pma_lc_refclk_select_mux": [
        "twentynm_hssi_pma_lc_refclk_select_mux",
        "Wu0Uc",
        "module"
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module"
    ],
    "alt_em10g32_creg_map": [
        "alt_em10g32_creg_map",
        "qWAEF",
        "module"
    ],
    "twentynm_hssi_fifo_tx_pcs": [
        "twentynm_hssi_fifo_tx_pcs",
        "aCvU5",
        "module"
    ],
    "alt_em10g32_creg_top_0000": [
        "alt_em10g32_creg_top_0000",
        "pyrbc",
        "module"
    ],
    "alt_em10g32_rx_frm_control": [
        "alt_em10g32_rx_frm_control",
        "gHyje",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_descramble": [
        "twentynm_hssirtl_hd_pcs10g_descramble",
        "IksMN",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0006": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0006",
        "L9QSJ",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_64b66benc_txsm": [
        "twentynm_hssirtl_hd_pcs10g_64b66benc_txsm",
        "ZuWtH",
        "module"
    ],
    "alt_em10g32_rx_pfc_flow_control": [
        "alt_em10g32_rx_pfc_flow_control",
        "Cw5F4",
        "module"
    ],
    "alt_em10g32_rx_pkt_backpressure_control": [
        "alt_em10g32_rx_pkt_backpressure_control",
        "yZZtk",
        "module"
    ],
    "alt_em10g32_rx_rs_xgmii": [
        "alt_em10g32_rx_rs_xgmii",
        "mQDkr",
        "module"
    ],
    "alt_em10g32_stat_mem_0000": [
        "alt_em10g32_stat_mem_0000",
        "pevNU",
        "module"
    ],
    "alt_em10g32_rx_status_aligner": [
        "alt_em10g32_rx_status_aligner",
        "NsyZt",
        "module"
    ],
    "alt_em10g32_tx_flow_control": [
        "alt_em10g32_tx_flow_control",
        "KF1Nj",
        "module"
    ],
    "alt_em10g32_tx_pause_frm_gen_0000": [
        "alt_em10g32_tx_pause_frm_gen_0000",
        "xik3j",
        "module"
    ],
    "alt_em10g32_tx_top_0000": [
        "alt_em10g32_tx_top_0000",
        "rt92k",
        "module"
    ],
    "alt_em10g32_tx_rs_gmii16b_top": [
        "alt_em10g32_tx_rs_gmii16b_top",
        "KjNR3",
        "module"
    ],
    "twentynm_hssi_pma_tx_buf": [
        "twentynm_hssi_pma_tx_buf",
        "A8g1s",
        "module"
    ],
    "alt_em10g32_avalon_dc_fifo_0002": [
        "alt_em10g32_avalon_dc_fifo_0002",
        "f5Qs3",
        "module"
    ],
    "lpm_mult": [
        "lpm_mult",
        "rRr71",
        "module"
    ],
    "altsyncram_0000_0001": [
        "altsyncram_0000_0001",
        "grm4Q",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_decoder_master_sm": [
        "twentynm_hssirtl_hd_krfec_decoder_master_sm",
        "QQ6aa",
        "module"
    ],
    "altsyncram_0000_0002": [
        "altsyncram_0000_0002",
        "kLwEr",
        "module"
    ],
    "pm_iopll__nf5es": [
        "pm_iopll__nf5es",
        "Mv9hZ",
        "module"
    ],
    "pm_fine_dly__nf5es_0000": [
        "pm_fine_dly__nf5es_0000",
        "YQYGu",
        "module"
    ],
    "pm_vreg_0p9v__nf5es": [
        "pm_vreg_0p9v__nf5es",
        "YcrZ6",
        "module"
    ],
    "pm_dprio_dps_iopll__nf5es": [
        "pm_dprio_dps_iopll__nf5es",
        "G6ynb",
        "module"
    ],
    "pm_dps__nf5es": [
        "pm_dps__nf5es",
        "cyjQ2",
        "module"
    ],
    "pm_clkin_sw__nf5es": [
        "pm_clkin_sw__nf5es",
        "JRkDA",
        "module"
    ],
    "twentynm_hssi_krfec_rx_pcs_dprio": [
        "twentynm_hssi_krfec_rx_pcs_dprio",
        "Ttnv0",
        "module"
    ],
    "pm_dllout__nf5es": [
        "pm_dllout__nf5es",
        "FLxeN",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_rxd_status_decoder": [
        "twentynm_hssirtl_hd_pcs8g_rxd_status_decoder",
        "m97LD",
        "module"
    ],
    "hd_dpcmn_dprio_ctrl_reg_nbits__nf5es_0000": [
        "hd_dpcmn_dprio_ctrl_reg_nbits__nf5es_0000",
        "PMTBI",
        "module"
    ],
    "twentynm_hssi_8g_rx_pcs": [
        "twentynm_hssi_8g_rx_pcs",
        "ibA9S",
        "module"
    ],
    "twentynm_hssi_8g_tx_pcs": [
        "twentynm_hssi_8g_tx_pcs",
        "k6E3e",
        "module"
    ],
    "twentynm_hssi_common_pld_pcs_interface": [
        "twentynm_hssi_common_pld_pcs_interface",
        "dIjWw",
        "module"
    ],
    "twentynm_hssi_fifo_rx_pcs": [
        "twentynm_hssi_fifo_rx_pcs",
        "T7646",
        "module"
    ],
    "twentynm_hssi_gen3_rx_pcs": [
        "twentynm_hssi_gen3_rx_pcs",
        "i7Qni",
        "module"
    ],
    "twentynm_hssirtl_vga_prod_accum_0000": [
        "twentynm_hssirtl_vga_prod_accum_0000",
        "YIUGR",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0003": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0003",
        "SV3JE",
        "module"
    ],
    "twentynm_hssi_krfec_rx_pcs": [
        "twentynm_hssi_krfec_rx_pcs",
        "EdhLI",
        "module"
    ],
    "twentynm_hssi_krfec_tx_pcs": [
        "twentynm_hssi_krfec_tx_pcs",
        "d6JSI",
        "module"
    ],
    "twentynm_hssi_pipe_gen1_2": [
        "twentynm_hssi_pipe_gen1_2",
        "fKL2y",
        "module"
    ],
    "twentynm_hssi_pipe_gen3": [
        "twentynm_hssi_pipe_gen3",
        "WMCjR",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_scramble": [
        "twentynm_hssirtl_hd_pcs10g_scramble",
        "xsCNH",
        "module"
    ],
    "twentynm_hssi_pma_cdr_refclk_select_mux": [
        "twentynm_hssi_pma_cdr_refclk_select_mux",
        "iJBT3",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_rxrst_ctrl": [
        "twentynm_hssirtl_hd_krfec_rxrst_ctrl",
        "jR0y2",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_frame_gen": [
        "twentynm_hssirtl_hd_pcs10g_frame_gen",
        "ira07",
        "module"
    ],
    "twentynm_hssi_pma_rx_buf": [
        "twentynm_hssi_pma_rx_buf",
        "pMpZ3",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_cdr_ctrl": [
        "twentynm_hssirtl_hd_pcs8g_cdr_ctrl",
        "nHI7r",
        "module"
    ],
    "twentynm_hssi_pma_rx_dfe": [
        "twentynm_hssi_pma_rx_dfe",
        "CNjJh",
        "module"
    ],
    "twentynm_hssi_pma_rx_odi": [
        "twentynm_hssi_pma_rx_odi",
        "m2MBH",
        "module"
    ],
    "twentynm_hssi_tx_pld_pcs_interface": [
        "twentynm_hssi_tx_pld_pcs_interface",
        "qvQ06",
        "module"
    ],
    "twentynm_hssi_pma_rx_sd": [
        "twentynm_hssi_pma_rx_sd",
        "kNupM",
        "module"
    ],
    "twentynm_hssi_common_pcs_pma_interface_dprio": [
        "twentynm_hssi_common_pcs_pma_interface_dprio",
        "M83nz",
        "module"
    ],
    "twentynm_hssi_pma_tx_cgb": [
        "twentynm_hssi_pma_tx_cgb",
        "SNmPw",
        "module"
    ],
    "twentynm_hssi_rx_pld_pcs_interface": [
        "twentynm_hssi_rx_pld_pcs_interface",
        "sMkGa",
        "module"
    ],
    "nightfury_hssi_avmm_arbiter": [
        "nightfury_hssi_avmm_arbiter",
        "edqG8",
        "module"
    ],
    "twentynm_hssi_10g_rx_pcs_dprio": [
        "twentynm_hssi_10g_rx_pcs_dprio",
        "aE6GY",
        "module"
    ],
    "twentynm_hssi_10g_tx_pcs_dprio": [
        "twentynm_hssi_10g_tx_pcs_dprio",
        "cT9t4",
        "module"
    ],
    "twentynm_hssi_pma_channel_pll_dprio": [
        "twentynm_hssi_pma_channel_pll_dprio",
        "c3xrC",
        "module"
    ],
    "twentynm_hssi_pma_rx_dfe_dprio": [
        "twentynm_hssi_pma_rx_dfe_dprio",
        "uB1nT",
        "module"
    ],
    "twentynm_hssi_tx_pcs_pma_interface_dprio": [
        "twentynm_hssi_tx_pcs_pma_interface_dprio",
        "SjJsZ",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errcorrect": [
        "twentynm_hssirtl_hd_krfec_errcorrect",
        "ZDsm4",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_pma_if_prbs_gen": [
        "twentynm_hssirtl_hd_pcs_channel_pma_if_prbs_gen",
        "LjxFU",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_pma_if_cdr_ctrl": [
        "twentynm_hssirtl_hd_pcs_channel_pma_if_cdr_ctrl",
        "mQ7bS",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0000": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0000",
        "zxZ2r",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0001": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0001",
        "CNBBe",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0005": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0005",
        "zhPax",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_tx_testbus": [
        "twentynm_hssirtl_hd_krfec_tx_testbus",
        "MBjUr",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_rxclk_ctl": [
        "twentynm_hssirtl_hd_pcs8g_rxclk_ctl",
        "mxn4w",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_tx_async_pld_out": [
        "twentynm_hssirtl_hd_krfec_tx_async_pld_out",
        "gGBQN",
        "module"
    ],
    "twentynm_hssirtl_pm_odi_for_dfe_rx": [
        "twentynm_hssirtl_pm_odi_for_dfe_rx",
        "QkqFZ",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_transcode_enc_0000": [
        "twentynm_hssirtl_hd_krfec_transcode_enc_0000",
        "Jv3hh",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_decoder": [
        "twentynm_hssirtl_hd_krfec_decoder",
        "YLuha",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_dpbuff": [
        "twentynm_hssirtl_hd_krfec_dpbuff",
        "ap8Bi",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_gearbox_exp_0000": [
        "twentynm_hssirtl_hd_krfec_gearbox_exp_0000",
        "brBFt",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_transcode_dec_0000": [
        "twentynm_hssirtl_hd_krfec_transcode_dec_0000",
        "SIN6D",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_rx_testbus": [
        "twentynm_hssirtl_hd_krfec_rx_testbus",
        "km7JS",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_syndrm_sm": [
        "twentynm_hssirtl_hd_krfec_syndrm_sm",
        "ErgDL",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_tx_async_pld_out": [
        "twentynm_hssirtl_hd_pcs10g_tx_async_pld_out",
        "LAc17",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_disp_gen": [
        "twentynm_hssirtl_hd_pcs10g_disp_gen",
        "yvs81",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_crc32_gen": [
        "twentynm_hssirtl_hd_pcs10g_crc32_gen",
        "Mbygs",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_rx_async_pld_out": [
        "twentynm_hssirtl_hd_pcs10g_rx_async_pld_out",
        "Tdk3v",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_disp_chk": [
        "twentynm_hssirtl_hd_pcs10g_disp_chk",
        "tbnBS",
        "module"
    ],
    "twentynm_hssirtl_dfe_pattern_detect": [
        "twentynm_hssirtl_dfe_pattern_detect",
        "tMEQV",
        "module"
    ],
    "twentynm_hssirtl_pm_bist": [
        "twentynm_hssirtl_pm_bist",
        "zSJm3",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_64b66bdec_rxsm": [
        "twentynm_hssirtl_hd_pcs10g_64b66bdec_rxsm",
        "DfJKT",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_txclk_ctl": [
        "twentynm_hssirtl_hd_pcs8g_txclk_ctl",
        "MuaAg",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_txrst_ctl": [
        "twentynm_hssirtl_hd_pcs8g_txrst_ctl",
        "x4kcz",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_rxrst_ctl": [
        "twentynm_hssirtl_hd_pcs8g_rxrst_ctl",
        "LBFnj",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_data_comparator": [
        "twentynm_hssirtl_hd_pcs8g_data_comparator",
        "bJSZz",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_ckdiv4or5_data_base3": [
        "twentynm_hssirtl_pm_deser_ckdiv4or5_data_base3",
        "qs0pw",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_ctrl": [
        "twentynm_hssirtl_pm_deser_ctrl",
        "ufeTW",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_ckout": [
        "twentynm_hssirtl_pm_deser_ckout",
        "mja0q",
        "module"
    ],
    "twentynm_hssirtl_pm_controller_opt3": [
        "twentynm_hssirtl_pm_controller_opt3",
        "W1eCf",
        "module"
    ],
    "twentynm_hssirtl_pm_ctle_ram": [
        "twentynm_hssirtl_pm_ctle_ram",
        "CA4cT",
        "module"
    ],
    "twentynm_hssirtl_vga_adapt_top": [
        "twentynm_hssirtl_vga_adapt_top",
        "Bes6G",
        "module"
    ],
    "twentynm_hssirtl_vga_encoder": [
        "twentynm_hssirtl_vga_encoder",
        "LUQPs",
        "module"
    ],
    "twentynm_hssirtl_vref_adapt_top": [
        "twentynm_hssirtl_vref_adapt_top",
        "twP01",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_gx_64b": [
        "twentynm_hssirtl_hd_krfec_gx_64b",
        "UZ8nv",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_tx_testbus": [
        "twentynm_hssirtl_hd_pcs10g_tx_testbus",
        "ymqiK",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_tx_cp_bond": [
        "twentynm_hssirtl_hd_pcs10g_tx_cp_bond",
        "vG2Pa",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_rx_testbus": [
        "twentynm_hssirtl_hd_pcs10g_rx_testbus",
        "K9TDj",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_cp_dist_dw": [
        "twentynm_hssirtl_hd_dpcmn_cp_dist_dw",
        "UMPay",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_wordalign_6g": [
        "twentynm_hssirtl_hd_pcs8g_wordalign_6g",
        "iIg19",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_enc_3b": [
        "twentynm_hssirtl_hd_pcs8g_enc_3b",
        "LymjK",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_auto_speed_neg": [
        "twentynm_hssirtl_hd_pcs8g_auto_speed_neg",
        "yjaCp",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_comp_fifo_6g": [
        "twentynm_hssirtl_hd_pcs8g_comp_fifo_6g",
        "Z9A98",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_dec_chnl_top": [
        "twentynm_hssirtl_hd_pcs8g_dec_chnl_top",
        "Ttjnb",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_parity_check": [
        "twentynm_hssirtl_hd_pcs8g_parity_check",
        "hZH9W",
        "module"
    ],
    "twentynm_hssirtl_adaptation_reset_sync": [
        "twentynm_hssirtl_adaptation_reset_sync",
        "wdVe6",
        "module"
    ],
    "twentynm_hssirtl_adder_4bit": [
        "twentynm_hssirtl_adder_4bit",
        "g2mvV",
        "module"
    ],
    "twentynm_hssirtl_dfe_adapt_top": [
        "twentynm_hssirtl_dfe_adapt_top",
        "nCm8C",
        "module"
    ],
    "twentynm_hssirtl_dfe_float_tap_sel": [
        "twentynm_hssirtl_dfe_float_tap_sel",
        "xUjvw",
        "module"
    ],
    "twentynm_hssirtl_dfe_mask_filter": [
        "twentynm_hssirtl_dfe_mask_filter",
        "yW2KF",
        "module"
    ],
    "twentynm_hssirtl_dfe_post_scale": [
        "twentynm_hssirtl_dfe_post_scale",
        "VNwj9",
        "module"
    ],
    "twentynm_hssirtl_hd_pd_dly_dc_ctrlbit": [
        "twentynm_hssirtl_hd_pd_dly_dc_ctrlbit",
        "wdCNa",
        "module"
    ],
    "twentynm_hssirtl_dfe_spec_controller": [
        "twentynm_hssirtl_dfe_spec_controller",
        "uChVM",
        "module"
    ],
    "twentynm_hssirtl_odi_top": [
        "twentynm_hssirtl_odi_top",
        "k73Uy",
        "module"
    ],
    "twentynm_hssirtl_pm_ctle_adapt_control": [
        "twentynm_hssirtl_pm_ctle_adapt_control",
        "UVBDD",
        "module"
    ],
    "twentynm_hssirtl_vref_pat_sum_0000": [
        "twentynm_hssirtl_vref_pat_sum_0000",
        "d5PcG",
        "module"
    ],
    "twentynm_hssirtl_hd_g3pcs_pipe_8gpcs_rxd_byte_status_dec": [
        "twentynm_hssirtl_hd_g3pcs_pipe_8gpcs_rxd_byte_status_dec",
        "NcnMh",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_dec_6b": [
        "twentynm_hssirtl_hd_pcs8g_dec_6b",
        "zavCs",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_dw_sync_sm": [
        "twentynm_hssirtl_hd_pcs8g_dw_sync_sm",
        "IHQfb",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_lane_sync_sm": [
        "twentynm_hssirtl_hd_pcs8g_lane_sync_sm",
        "pvedm",
        "module"
    ],
    "twentynm_hssirtl_ctle_float_tap_sel": [
        "twentynm_hssirtl_ctle_float_tap_sel",
        "jM2GY",
        "module"
    ]
}