
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000019d4  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08001b60  08001b60  00011b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001bbc  08001bbc  00011bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001bc4  08001bc4  00011bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001bc8  08001bc8  00011bc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08001bcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000098  20000004  08001bd0  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000009c  08001bd0  0002009c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00009816  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001a18  00000000  00000000  0002984a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003996  00000000  00000000  0002b262  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000768  00000000  00000000  0002ebf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000008a8  00000000  00000000  0002f360  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000370e  00000000  00000000  0002fc08  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002c75  00000000  00000000  00033316  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00035f8b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001238  00000000  00000000  00036008  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08001b48 	.word	0x08001b48

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000008 	.word	0x20000008
 80001c8:	08001b48 	.word	0x08001b48

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b97a 	b.w	80004d8 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	468c      	mov	ip, r1
 8000202:	460d      	mov	r5, r1
 8000204:	4604      	mov	r4, r0
 8000206:	9e08      	ldr	r6, [sp, #32]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d151      	bne.n	80002b0 <__udivmoddi4+0xb4>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d96d      	bls.n	80002ee <__udivmoddi4+0xf2>
 8000212:	fab2 fe82 	clz	lr, r2
 8000216:	f1be 0f00 	cmp.w	lr, #0
 800021a:	d00b      	beq.n	8000234 <__udivmoddi4+0x38>
 800021c:	f1ce 0c20 	rsb	ip, lr, #32
 8000220:	fa01 f50e 	lsl.w	r5, r1, lr
 8000224:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000228:	fa02 f70e 	lsl.w	r7, r2, lr
 800022c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000230:	fa00 f40e 	lsl.w	r4, r0, lr
 8000234:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000238:	0c25      	lsrs	r5, r4, #16
 800023a:	fbbc f8fa 	udiv	r8, ip, sl
 800023e:	fa1f f987 	uxth.w	r9, r7
 8000242:	fb0a cc18 	mls	ip, sl, r8, ip
 8000246:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800024a:	fb08 f309 	mul.w	r3, r8, r9
 800024e:	42ab      	cmp	r3, r5
 8000250:	d90a      	bls.n	8000268 <__udivmoddi4+0x6c>
 8000252:	19ed      	adds	r5, r5, r7
 8000254:	f108 32ff 	add.w	r2, r8, #4294967295
 8000258:	f080 8123 	bcs.w	80004a2 <__udivmoddi4+0x2a6>
 800025c:	42ab      	cmp	r3, r5
 800025e:	f240 8120 	bls.w	80004a2 <__udivmoddi4+0x2a6>
 8000262:	f1a8 0802 	sub.w	r8, r8, #2
 8000266:	443d      	add	r5, r7
 8000268:	1aed      	subs	r5, r5, r3
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000270:	fb0a 5510 	mls	r5, sl, r0, r5
 8000274:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000278:	fb00 f909 	mul.w	r9, r0, r9
 800027c:	45a1      	cmp	r9, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x98>
 8000280:	19e4      	adds	r4, r4, r7
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 810a 	bcs.w	800049e <__udivmoddi4+0x2a2>
 800028a:	45a1      	cmp	r9, r4
 800028c:	f240 8107 	bls.w	800049e <__udivmoddi4+0x2a2>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	eba4 0409 	sub.w	r4, r4, r9
 8000298:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800029c:	2100      	movs	r1, #0
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d061      	beq.n	8000366 <__udivmoddi4+0x16a>
 80002a2:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a6:	2300      	movs	r3, #0
 80002a8:	6034      	str	r4, [r6, #0]
 80002aa:	6073      	str	r3, [r6, #4]
 80002ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d907      	bls.n	80002c4 <__udivmoddi4+0xc8>
 80002b4:	2e00      	cmp	r6, #0
 80002b6:	d054      	beq.n	8000362 <__udivmoddi4+0x166>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e886 0021 	stmia.w	r6, {r0, r5}
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	f040 808e 	bne.w	80003ea <__udivmoddi4+0x1ee>
 80002ce:	42ab      	cmp	r3, r5
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xdc>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2d0>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb65 0503 	sbc.w	r5, r5, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	46ac      	mov	ip, r5
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d03f      	beq.n	8000366 <__udivmoddi4+0x16a>
 80002e6:	e886 1010 	stmia.w	r6, {r4, ip}
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	b912      	cbnz	r2, 80002f6 <__udivmoddi4+0xfa>
 80002f0:	2701      	movs	r7, #1
 80002f2:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f6:	fab7 fe87 	clz	lr, r7
 80002fa:	f1be 0f00 	cmp.w	lr, #0
 80002fe:	d134      	bne.n	800036a <__udivmoddi4+0x16e>
 8000300:	1beb      	subs	r3, r5, r7
 8000302:	0c3a      	lsrs	r2, r7, #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb3 f8f2 	udiv	r8, r3, r2
 800030e:	0c25      	lsrs	r5, r4, #16
 8000310:	fb02 3318 	mls	r3, r2, r8, r3
 8000314:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000318:	fb0c f308 	mul.w	r3, ip, r8
 800031c:	42ab      	cmp	r3, r5
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0x134>
 8000320:	19ed      	adds	r5, r5, r7
 8000322:	f108 30ff 	add.w	r0, r8, #4294967295
 8000326:	d202      	bcs.n	800032e <__udivmoddi4+0x132>
 8000328:	42ab      	cmp	r3, r5
 800032a:	f200 80d1 	bhi.w	80004d0 <__udivmoddi4+0x2d4>
 800032e:	4680      	mov	r8, r0
 8000330:	1aed      	subs	r5, r5, r3
 8000332:	b2a3      	uxth	r3, r4
 8000334:	fbb5 f0f2 	udiv	r0, r5, r2
 8000338:	fb02 5510 	mls	r5, r2, r0, r5
 800033c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000340:	fb0c fc00 	mul.w	ip, ip, r0
 8000344:	45a4      	cmp	ip, r4
 8000346:	d907      	bls.n	8000358 <__udivmoddi4+0x15c>
 8000348:	19e4      	adds	r4, r4, r7
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x15a>
 8000350:	45a4      	cmp	ip, r4
 8000352:	f200 80b8 	bhi.w	80004c6 <__udivmoddi4+0x2ca>
 8000356:	4618      	mov	r0, r3
 8000358:	eba4 040c 	sub.w	r4, r4, ip
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	e79d      	b.n	800029e <__udivmoddi4+0xa2>
 8000362:	4631      	mov	r1, r6
 8000364:	4630      	mov	r0, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	f1ce 0420 	rsb	r4, lr, #32
 800036e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000372:	fa07 f70e 	lsl.w	r7, r7, lr
 8000376:	fa20 f804 	lsr.w	r8, r0, r4
 800037a:	0c3a      	lsrs	r2, r7, #16
 800037c:	fa25 f404 	lsr.w	r4, r5, r4
 8000380:	ea48 0803 	orr.w	r8, r8, r3
 8000384:	fbb4 f1f2 	udiv	r1, r4, r2
 8000388:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800038c:	fb02 4411 	mls	r4, r2, r1, r4
 8000390:	fa1f fc87 	uxth.w	ip, r7
 8000394:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000398:	fb01 f30c 	mul.w	r3, r1, ip
 800039c:	42ab      	cmp	r3, r5
 800039e:	fa00 f40e 	lsl.w	r4, r0, lr
 80003a2:	d909      	bls.n	80003b8 <__udivmoddi4+0x1bc>
 80003a4:	19ed      	adds	r5, r5, r7
 80003a6:	f101 30ff 	add.w	r0, r1, #4294967295
 80003aa:	f080 808a 	bcs.w	80004c2 <__udivmoddi4+0x2c6>
 80003ae:	42ab      	cmp	r3, r5
 80003b0:	f240 8087 	bls.w	80004c2 <__udivmoddi4+0x2c6>
 80003b4:	3902      	subs	r1, #2
 80003b6:	443d      	add	r5, r7
 80003b8:	1aeb      	subs	r3, r5, r3
 80003ba:	fa1f f588 	uxth.w	r5, r8
 80003be:	fbb3 f0f2 	udiv	r0, r3, r2
 80003c2:	fb02 3310 	mls	r3, r2, r0, r3
 80003c6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ca:	fb00 f30c 	mul.w	r3, r0, ip
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1e6>
 80003d2:	19ed      	adds	r5, r5, r7
 80003d4:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d8:	d26f      	bcs.n	80004ba <__udivmoddi4+0x2be>
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d96d      	bls.n	80004ba <__udivmoddi4+0x2be>
 80003de:	3802      	subs	r0, #2
 80003e0:	443d      	add	r5, r7
 80003e2:	1aeb      	subs	r3, r5, r3
 80003e4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e8:	e78f      	b.n	800030a <__udivmoddi4+0x10e>
 80003ea:	f1c1 0720 	rsb	r7, r1, #32
 80003ee:	fa22 f807 	lsr.w	r8, r2, r7
 80003f2:	408b      	lsls	r3, r1
 80003f4:	fa05 f401 	lsl.w	r4, r5, r1
 80003f8:	ea48 0303 	orr.w	r3, r8, r3
 80003fc:	fa20 fe07 	lsr.w	lr, r0, r7
 8000400:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000404:	40fd      	lsrs	r5, r7
 8000406:	ea4e 0e04 	orr.w	lr, lr, r4
 800040a:	fbb5 f9fc 	udiv	r9, r5, ip
 800040e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000412:	fb0c 5519 	mls	r5, ip, r9, r5
 8000416:	fa1f f883 	uxth.w	r8, r3
 800041a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041e:	fb09 f408 	mul.w	r4, r9, r8
 8000422:	42ac      	cmp	r4, r5
 8000424:	fa02 f201 	lsl.w	r2, r2, r1
 8000428:	fa00 fa01 	lsl.w	sl, r0, r1
 800042c:	d908      	bls.n	8000440 <__udivmoddi4+0x244>
 800042e:	18ed      	adds	r5, r5, r3
 8000430:	f109 30ff 	add.w	r0, r9, #4294967295
 8000434:	d243      	bcs.n	80004be <__udivmoddi4+0x2c2>
 8000436:	42ac      	cmp	r4, r5
 8000438:	d941      	bls.n	80004be <__udivmoddi4+0x2c2>
 800043a:	f1a9 0902 	sub.w	r9, r9, #2
 800043e:	441d      	add	r5, r3
 8000440:	1b2d      	subs	r5, r5, r4
 8000442:	fa1f fe8e 	uxth.w	lr, lr
 8000446:	fbb5 f0fc 	udiv	r0, r5, ip
 800044a:	fb0c 5510 	mls	r5, ip, r0, r5
 800044e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000452:	fb00 f808 	mul.w	r8, r0, r8
 8000456:	45a0      	cmp	r8, r4
 8000458:	d907      	bls.n	800046a <__udivmoddi4+0x26e>
 800045a:	18e4      	adds	r4, r4, r3
 800045c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000460:	d229      	bcs.n	80004b6 <__udivmoddi4+0x2ba>
 8000462:	45a0      	cmp	r8, r4
 8000464:	d927      	bls.n	80004b6 <__udivmoddi4+0x2ba>
 8000466:	3802      	subs	r0, #2
 8000468:	441c      	add	r4, r3
 800046a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046e:	eba4 0408 	sub.w	r4, r4, r8
 8000472:	fba0 8902 	umull	r8, r9, r0, r2
 8000476:	454c      	cmp	r4, r9
 8000478:	46c6      	mov	lr, r8
 800047a:	464d      	mov	r5, r9
 800047c:	d315      	bcc.n	80004aa <__udivmoddi4+0x2ae>
 800047e:	d012      	beq.n	80004a6 <__udivmoddi4+0x2aa>
 8000480:	b156      	cbz	r6, 8000498 <__udivmoddi4+0x29c>
 8000482:	ebba 030e 	subs.w	r3, sl, lr
 8000486:	eb64 0405 	sbc.w	r4, r4, r5
 800048a:	fa04 f707 	lsl.w	r7, r4, r7
 800048e:	40cb      	lsrs	r3, r1
 8000490:	431f      	orrs	r7, r3
 8000492:	40cc      	lsrs	r4, r1
 8000494:	6037      	str	r7, [r6, #0]
 8000496:	6074      	str	r4, [r6, #4]
 8000498:	2100      	movs	r1, #0
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	4618      	mov	r0, r3
 80004a0:	e6f8      	b.n	8000294 <__udivmoddi4+0x98>
 80004a2:	4690      	mov	r8, r2
 80004a4:	e6e0      	b.n	8000268 <__udivmoddi4+0x6c>
 80004a6:	45c2      	cmp	sl, r8
 80004a8:	d2ea      	bcs.n	8000480 <__udivmoddi4+0x284>
 80004aa:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ae:	eb69 0503 	sbc.w	r5, r9, r3
 80004b2:	3801      	subs	r0, #1
 80004b4:	e7e4      	b.n	8000480 <__udivmoddi4+0x284>
 80004b6:	4628      	mov	r0, r5
 80004b8:	e7d7      	b.n	800046a <__udivmoddi4+0x26e>
 80004ba:	4640      	mov	r0, r8
 80004bc:	e791      	b.n	80003e2 <__udivmoddi4+0x1e6>
 80004be:	4681      	mov	r9, r0
 80004c0:	e7be      	b.n	8000440 <__udivmoddi4+0x244>
 80004c2:	4601      	mov	r1, r0
 80004c4:	e778      	b.n	80003b8 <__udivmoddi4+0x1bc>
 80004c6:	3802      	subs	r0, #2
 80004c8:	443c      	add	r4, r7
 80004ca:	e745      	b.n	8000358 <__udivmoddi4+0x15c>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xe6>
 80004d0:	f1a8 0802 	sub.w	r8, r8, #2
 80004d4:	443d      	add	r5, r7
 80004d6:	e72b      	b.n	8000330 <__udivmoddi4+0x134>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004dc:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80004de:	4b0a      	ldr	r3, [pc, #40]	; (8000508 <HAL_InitTick+0x2c>)
{
 80004e0:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80004e2:	6818      	ldr	r0, [r3, #0]
 80004e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80004ec:	f000 f880 	bl	80005f0 <HAL_SYSTICK_Config>
 80004f0:	4604      	mov	r4, r0
 80004f2:	b938      	cbnz	r0, 8000504 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80004f4:	4602      	mov	r2, r0
 80004f6:	4629      	mov	r1, r5
 80004f8:	f04f 30ff 	mov.w	r0, #4294967295
 80004fc:	f000 f844 	bl	8000588 <HAL_NVIC_SetPriority>
 8000500:	4620      	mov	r0, r4
 8000502:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8000504:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000506:	bd38      	pop	{r3, r4, r5, pc}
 8000508:	20000000 	.word	0x20000000

0800050c <HAL_Init>:
{
 800050c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050e:	2003      	movs	r0, #3
 8000510:	f000 f828 	bl	8000564 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000514:	2000      	movs	r0, #0
 8000516:	f7ff ffe1 	bl	80004dc <HAL_InitTick>
 800051a:	4604      	mov	r4, r0
 800051c:	b918      	cbnz	r0, 8000526 <HAL_Init+0x1a>
    HAL_MspInit();
 800051e:	f001 fa1b 	bl	8001958 <HAL_MspInit>
}
 8000522:	4620      	mov	r0, r4
 8000524:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000526:	2401      	movs	r4, #1
 8000528:	e7fb      	b.n	8000522 <HAL_Init+0x16>
	...

0800052c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800052c:	4a02      	ldr	r2, [pc, #8]	; (8000538 <HAL_IncTick+0xc>)
 800052e:	6813      	ldr	r3, [r2, #0]
 8000530:	3301      	adds	r3, #1
 8000532:	6013      	str	r3, [r2, #0]
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	20000020 	.word	0x20000020

0800053c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800053c:	4b01      	ldr	r3, [pc, #4]	; (8000544 <HAL_GetTick+0x8>)
 800053e:	6818      	ldr	r0, [r3, #0]
}
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	20000020 	.word	0x20000020

08000548 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000548:	b538      	push	{r3, r4, r5, lr}
 800054a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800054c:	f7ff fff6 	bl	800053c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000550:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000552:	4605      	mov	r5, r0
  {
    wait++;
 8000554:	bf18      	it	ne
 8000556:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000558:	f7ff fff0 	bl	800053c <HAL_GetTick>
 800055c:	1b40      	subs	r0, r0, r5
 800055e:	4284      	cmp	r4, r0
 8000560:	d8fa      	bhi.n	8000558 <HAL_Delay+0x10>
  {
  }
}
 8000562:	bd38      	pop	{r3, r4, r5, pc}

08000564 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000564:	4a07      	ldr	r2, [pc, #28]	; (8000584 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000566:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000568:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800056c:	041b      	lsls	r3, r3, #16
 800056e:	0c1b      	lsrs	r3, r3, #16
 8000570:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000574:	0200      	lsls	r0, r0, #8
 8000576:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800057a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800057e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000580:	60d3      	str	r3, [r2, #12]
 8000582:	4770      	bx	lr
 8000584:	e000ed00 	.word	0xe000ed00

08000588 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000588:	4b17      	ldr	r3, [pc, #92]	; (80005e8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	68dc      	ldr	r4, [r3, #12]
 800058e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000592:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000596:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000598:	2b04      	cmp	r3, #4
 800059a:	bf28      	it	cs
 800059c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800059e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a0:	f04f 0501 	mov.w	r5, #1
 80005a4:	fa05 f303 	lsl.w	r3, r5, r3
 80005a8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ac:	bf8c      	ite	hi
 80005ae:	3c03      	subhi	r4, #3
 80005b0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b2:	4019      	ands	r1, r3
 80005b4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005b6:	fa05 f404 	lsl.w	r4, r5, r4
 80005ba:	3c01      	subs	r4, #1
 80005bc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80005be:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005c0:	ea42 0201 	orr.w	r2, r2, r1
 80005c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c8:	bfaf      	iteee	ge
 80005ca:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ce:	f000 000f 	andlt.w	r0, r0, #15
 80005d2:	4b06      	ldrlt	r3, [pc, #24]	; (80005ec <HAL_NVIC_SetPriority+0x64>)
 80005d4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d6:	bfa5      	ittet	ge
 80005d8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80005dc:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005de:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005e4:	bd30      	pop	{r4, r5, pc}
 80005e6:	bf00      	nop
 80005e8:	e000ed00 	.word	0xe000ed00
 80005ec:	e000ed14 	.word	0xe000ed14

080005f0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005f0:	3801      	subs	r0, #1
 80005f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005f6:	d20a      	bcs.n	800060e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005f8:	4b06      	ldr	r3, [pc, #24]	; (8000614 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005fa:	4a07      	ldr	r2, [pc, #28]	; (8000618 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005fc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005fe:	21f0      	movs	r1, #240	; 0xf0
 8000600:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000604:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000606:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000608:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800060e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	e000e010 	.word	0xe000e010
 8000618:	e000ed00 	.word	0xe000ed00

0800061c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800061e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000620:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000622:	bf0c      	ite	eq
 8000624:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000628:	f022 0204 	bicne.w	r2, r2, #4
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	4770      	bx	lr
 8000630:	e000e010 	.word	0xe000e010

08000634 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000634:	4770      	bx	lr

08000636 <HAL_SYSTICK_IRQHandler>:
{
 8000636:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000638:	f7ff fffc 	bl	8000634 <HAL_SYSTICK_Callback>
 800063c:	bd08      	pop	{r3, pc}
	...

08000640 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000644:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000646:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000648:	f8df 8158 	ldr.w	r8, [pc, #344]	; 80007a4 <HAL_GPIO_Init+0x164>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800064c:	4a53      	ldr	r2, [pc, #332]	; (800079c <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800064e:	9301      	str	r3, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000650:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00u;
 8000654:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000656:	9c01      	ldr	r4, [sp, #4]
 8000658:	40dc      	lsrs	r4, r3
 800065a:	d102      	bne.n	8000662 <HAL_GPIO_Init+0x22>
      }
    }

    position++;
  }
}
 800065c:	b005      	add	sp, #20
 800065e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000662:	2401      	movs	r4, #1
 8000664:	fa04 fa03 	lsl.w	sl, r4, r3
    if (iocurrent != 0x00u)
 8000668:	9c01      	ldr	r4, [sp, #4]
 800066a:	ea14 050a 	ands.w	r5, r4, sl
 800066e:	f000 808f 	beq.w	8000790 <HAL_GPIO_Init+0x150>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000672:	684c      	ldr	r4, [r1, #4]
 8000674:	f024 0b10 	bic.w	fp, r4, #16
 8000678:	f1bb 0f02 	cmp.w	fp, #2
 800067c:	d111      	bne.n	80006a2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3u];
 800067e:	08df      	lsrs	r7, r3, #3
 8000680:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000684:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8000688:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800068a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800068e:	fa09 fc0e 	lsl.w	ip, r9, lr
 8000692:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000696:	690e      	ldr	r6, [r1, #16]
 8000698:	fa06 f60e 	lsl.w	r6, r6, lr
 800069c:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3u] = temp;
 80006a0:	623e      	str	r6, [r7, #32]
 80006a2:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006a6:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 80006a8:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006aa:	fa07 f70c 	lsl.w	r7, r7, ip
 80006ae:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006b0:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006b4:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006b6:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006ba:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006be:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006c2:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 80006c6:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006c8:	d811      	bhi.n	80006ee <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 80006ca:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80006cc:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80006d0:	68ce      	ldr	r6, [r1, #12]
 80006d2:	fa06 fe0c 	lsl.w	lr, r6, ip
 80006d6:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 80006da:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80006dc:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80006de:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80006e2:	f3c4 1600 	ubfx	r6, r4, #4, #1
 80006e6:	409e      	lsls	r6, r3
 80006e8:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 80006ec:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 80006ee:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80006f0:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80006f2:	688e      	ldr	r6, [r1, #8]
 80006f4:	fa06 f60c 	lsl.w	r6, r6, ip
 80006f8:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006fa:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 80006fc:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006fe:	d547      	bpl.n	8000790 <HAL_GPIO_Init+0x150>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000700:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 8000704:	f046 0601 	orr.w	r6, r6, #1
 8000708:	f8c8 6060 	str.w	r6, [r8, #96]	; 0x60
 800070c:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 8000710:	f023 0703 	bic.w	r7, r3, #3
 8000714:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000718:	f006 0601 	and.w	r6, r6, #1
 800071c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000720:	9603      	str	r6, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000722:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000726:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000728:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800072a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800072e:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000732:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000736:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800073a:	d02b      	beq.n	8000794 <HAL_GPIO_Init+0x154>
 800073c:	4e18      	ldr	r6, [pc, #96]	; (80007a0 <HAL_GPIO_Init+0x160>)
 800073e:	42b0      	cmp	r0, r6
 8000740:	d02a      	beq.n	8000798 <HAL_GPIO_Init+0x158>
 8000742:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000746:	42b0      	cmp	r0, r6
 8000748:	bf14      	ite	ne
 800074a:	2607      	movne	r6, #7
 800074c:	2602      	moveq	r6, #2
 800074e:	fa06 f60e 	lsl.w	r6, r6, lr
 8000752:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000756:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8000758:	6816      	ldr	r6, [r2, #0]
        temp &= ~(iocurrent);
 800075a:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800075c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 8000760:	bf0c      	ite	eq
 8000762:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000764:	432e      	orrne	r6, r5
        EXTI->IMR1 = temp;
 8000766:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR1;
 8000768:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800076a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 800076e:	bf0c      	ite	eq
 8000770:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000772:	432e      	orrne	r6, r5
        EXTI->EMR1 = temp;
 8000774:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR1;
 8000776:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000778:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 800077c:	bf0c      	ite	eq
 800077e:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000780:	432e      	orrne	r6, r5
        EXTI->RTSR1 = temp;
 8000782:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR1;
 8000784:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000786:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8000788:	bf54      	ite	pl
 800078a:	403e      	andpl	r6, r7
          temp |= iocurrent;
 800078c:	432e      	orrmi	r6, r5
        EXTI->FTSR1 = temp;
 800078e:	60d6      	str	r6, [r2, #12]
    position++;
 8000790:	3301      	adds	r3, #1
 8000792:	e760      	b.n	8000656 <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000794:	2600      	movs	r6, #0
 8000796:	e7da      	b.n	800074e <HAL_GPIO_Init+0x10e>
 8000798:	2601      	movs	r6, #1
 800079a:	e7d8      	b.n	800074e <HAL_GPIO_Init+0x10e>
 800079c:	40010400 	.word	0x40010400
 80007a0:	48000400 	.word	0x48000400
 80007a4:	40021000 	.word	0x40021000

080007a8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a8:	b10a      	cbz	r2, 80007ae <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007aa:	6181      	str	r1, [r0, #24]
 80007ac:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007ae:	6281      	str	r1, [r0, #40]	; 0x28
 80007b0:	4770      	bx	lr
	...

080007b4 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80007b4:	4a02      	ldr	r2, [pc, #8]	; (80007c0 <HAL_PWR_EnableBkUpAccess+0xc>)
 80007b6:	6813      	ldr	r3, [r2, #0]
 80007b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007bc:	6013      	str	r3, [r2, #0]
 80007be:	4770      	bx	lr
 80007c0:	40007000 	.word	0x40007000

080007c4 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80007c4:	4b02      	ldr	r3, [pc, #8]	; (80007d0 <HAL_PWREx_GetVoltageRange+0xc>)
 80007c6:	6818      	ldr	r0, [r3, #0]
#endif
}
 80007c8:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40007000 	.word	0x40007000

080007d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80007d4:	4b17      	ldr	r3, [pc, #92]	; (8000834 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80007d6:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80007d8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80007dc:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80007e0:	d11c      	bne.n	800081c <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80007e2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80007e6:	d015      	beq.n	8000814 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80007ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80007f2:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80007f4:	4a10      	ldr	r2, [pc, #64]	; (8000838 <HAL_PWREx_ControlVoltageScaling+0x64>)
 80007f6:	6811      	ldr	r1, [r2, #0]
 80007f8:	2232      	movs	r2, #50	; 0x32
 80007fa:	434a      	muls	r2, r1
 80007fc:	490f      	ldr	r1, [pc, #60]	; (800083c <HAL_PWREx_ControlVoltageScaling+0x68>)
 80007fe:	fbb2 f2f1 	udiv	r2, r2, r1
 8000802:	4619      	mov	r1, r3
 8000804:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000806:	6958      	ldr	r0, [r3, #20]
 8000808:	0540      	lsls	r0, r0, #21
 800080a:	d500      	bpl.n	800080e <HAL_PWREx_ControlVoltageScaling+0x3a>
 800080c:	b922      	cbnz	r2, 8000818 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800080e:	694b      	ldr	r3, [r1, #20]
 8000810:	055b      	lsls	r3, r3, #21
 8000812:	d40d      	bmi.n	8000830 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000814:	2000      	movs	r0, #0
 8000816:	4770      	bx	lr
        wait_loop_index--;
 8000818:	3a01      	subs	r2, #1
 800081a:	e7f4      	b.n	8000806 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800081c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000820:	bf1f      	itttt	ne
 8000822:	681a      	ldrne	r2, [r3, #0]
 8000824:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000828:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 800082c:	601a      	strne	r2, [r3, #0]
 800082e:	e7f1      	b.n	8000814 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8000830:	2003      	movs	r0, #3
}
 8000832:	4770      	bx	lr
 8000834:	40007000 	.word	0x40007000
 8000838:	20000000 	.word	0x20000000
 800083c:	000f4240 	.word	0x000f4240

08000840 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000840:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000842:	4d1e      	ldr	r5, [pc, #120]	; (80008bc <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000844:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000846:	00da      	lsls	r2, r3, #3
{
 8000848:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800084a:	d518      	bpl.n	800087e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800084c:	f7ff ffba 	bl	80007c4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000850:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000854:	d123      	bne.n	800089e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000856:	2c80      	cmp	r4, #128	; 0x80
 8000858:	d929      	bls.n	80008ae <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800085a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800085c:	bf8c      	ite	hi
 800085e:	2002      	movhi	r0, #2
 8000860:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000862:	4a17      	ldr	r2, [pc, #92]	; (80008c0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000864:	6813      	ldr	r3, [r2, #0]
 8000866:	f023 0307 	bic.w	r3, r3, #7
 800086a:	4303      	orrs	r3, r0
 800086c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800086e:	6813      	ldr	r3, [r2, #0]
 8000870:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000874:	1a18      	subs	r0, r3, r0
 8000876:	bf18      	it	ne
 8000878:	2001      	movne	r0, #1
 800087a:	b003      	add	sp, #12
 800087c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800087e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000884:	65ab      	str	r3, [r5, #88]	; 0x58
 8000886:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088c:	9301      	str	r3, [sp, #4]
 800088e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000890:	f7ff ff98 	bl	80007c4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000894:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800089a:	65ab      	str	r3, [r5, #88]	; 0x58
 800089c:	e7d8      	b.n	8000850 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800089e:	2c80      	cmp	r4, #128	; 0x80
 80008a0:	d807      	bhi.n	80008b2 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 80008a2:	d008      	beq.n	80008b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80008a4:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80008a8:	4258      	negs	r0, r3
 80008aa:	4158      	adcs	r0, r3
 80008ac:	e7d9      	b.n	8000862 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80008ae:	2000      	movs	r0, #0
 80008b0:	e7d7      	b.n	8000862 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80008b2:	2003      	movs	r0, #3
 80008b4:	e7d5      	b.n	8000862 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80008b6:	2002      	movs	r0, #2
 80008b8:	e7d3      	b.n	8000862 <RCC_SetFlashLatencyFromMSIRange+0x22>
 80008ba:	bf00      	nop
 80008bc:	40021000 	.word	0x40021000
 80008c0:	40022000 	.word	0x40022000

080008c4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80008c4:	4b25      	ldr	r3, [pc, #148]	; (800095c <HAL_RCC_GetSysClockFreq+0x98>)
 80008c6:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008c8:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80008ca:	f012 020c 	ands.w	r2, r2, #12
 80008ce:	d005      	beq.n	80008dc <HAL_RCC_GetSysClockFreq+0x18>
 80008d0:	2a0c      	cmp	r2, #12
 80008d2:	d115      	bne.n	8000900 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008d4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80008d8:	2901      	cmp	r1, #1
 80008da:	d118      	bne.n	800090e <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80008dc:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80008de:	4820      	ldr	r0, [pc, #128]	; (8000960 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80008e0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80008e2:	bf55      	itete	pl
 80008e4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80008e8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80008ea:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80008ee:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80008f2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80008f6:	b382      	cbz	r2, 800095a <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80008f8:	2a0c      	cmp	r2, #12
 80008fa:	d009      	beq.n	8000910 <HAL_RCC_GetSysClockFreq+0x4c>
 80008fc:	2000      	movs	r0, #0
  return sysclockfreq;
 80008fe:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000900:	2a04      	cmp	r2, #4
 8000902:	d029      	beq.n	8000958 <HAL_RCC_GetSysClockFreq+0x94>
 8000904:	2a08      	cmp	r2, #8
 8000906:	4817      	ldr	r0, [pc, #92]	; (8000964 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000908:	bf18      	it	ne
 800090a:	2000      	movne	r0, #0
 800090c:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800090e:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000910:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000912:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000914:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000918:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 800091c:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800091e:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8000922:	d005      	beq.n	8000930 <HAL_RCC_GetSysClockFreq+0x6c>
 8000924:	2903      	cmp	r1, #3
 8000926:	d012      	beq.n	800094e <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000928:	68d9      	ldr	r1, [r3, #12]
 800092a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 800092e:	e003      	b.n	8000938 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000930:	68d9      	ldr	r1, [r3, #12]
 8000932:	480d      	ldr	r0, [pc, #52]	; (8000968 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000934:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000938:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800093a:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800093e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8000942:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000944:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000946:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8000948:	fbb0 f0f3 	udiv	r0, r0, r3
 800094c:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800094e:	68d9      	ldr	r1, [r3, #12]
 8000950:	4804      	ldr	r0, [pc, #16]	; (8000964 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000952:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8000956:	e7ef      	b.n	8000938 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8000958:	4803      	ldr	r0, [pc, #12]	; (8000968 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800095a:	4770      	bx	lr
 800095c:	40021000 	.word	0x40021000
 8000960:	08001b8c 	.word	0x08001b8c
 8000964:	007a1200 	.word	0x007a1200
 8000968:	00f42400 	.word	0x00f42400

0800096c <HAL_RCC_OscConfig>:
{
 800096c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8000970:	4605      	mov	r5, r0
 8000972:	b908      	cbnz	r0, 8000978 <HAL_RCC_OscConfig+0xc>
      return HAL_ERROR;
 8000974:	2001      	movs	r0, #1
 8000976:	e046      	b.n	8000a06 <HAL_RCC_OscConfig+0x9a>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000978:	4ca8      	ldr	r4, [pc, #672]	; (8000c1c <HAL_RCC_OscConfig+0x2b0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800097a:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800097c:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800097e:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000980:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000982:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000986:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800098a:	d572      	bpl.n	8000a72 <HAL_RCC_OscConfig+0x106>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800098c:	b11e      	cbz	r6, 8000996 <HAL_RCC_OscConfig+0x2a>
 800098e:	2e0c      	cmp	r6, #12
 8000990:	d151      	bne.n	8000a36 <HAL_RCC_OscConfig+0xca>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000992:	2f01      	cmp	r7, #1
 8000994:	d14f      	bne.n	8000a36 <HAL_RCC_OscConfig+0xca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000996:	6823      	ldr	r3, [r4, #0]
 8000998:	0798      	lsls	r0, r3, #30
 800099a:	d502      	bpl.n	80009a2 <HAL_RCC_OscConfig+0x36>
 800099c:	69ab      	ldr	r3, [r5, #24]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d0e8      	beq.n	8000974 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80009a2:	6823      	ldr	r3, [r4, #0]
 80009a4:	6a28      	ldr	r0, [r5, #32]
 80009a6:	0719      	lsls	r1, r3, #28
 80009a8:	bf56      	itet	pl
 80009aa:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80009ae:	6823      	ldrmi	r3, [r4, #0]
 80009b0:	091b      	lsrpl	r3, r3, #4
 80009b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80009b6:	4283      	cmp	r3, r0
 80009b8:	d228      	bcs.n	8000a0c <HAL_RCC_OscConfig+0xa0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80009ba:	f7ff ff41 	bl	8000840 <RCC_SetFlashLatencyFromMSIRange>
 80009be:	2800      	cmp	r0, #0
 80009c0:	d1d8      	bne.n	8000974 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009c2:	6823      	ldr	r3, [r4, #0]
 80009c4:	f043 0308 	orr.w	r3, r3, #8
 80009c8:	6023      	str	r3, [r4, #0]
 80009ca:	6823      	ldr	r3, [r4, #0]
 80009cc:	6a2a      	ldr	r2, [r5, #32]
 80009ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80009d2:	4313      	orrs	r3, r2
 80009d4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009d6:	6863      	ldr	r3, [r4, #4]
 80009d8:	69ea      	ldr	r2, [r5, #28]
 80009da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80009de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80009e2:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80009e4:	f7ff ff6e 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 80009e8:	68a3      	ldr	r3, [r4, #8]
 80009ea:	4a8d      	ldr	r2, [pc, #564]	; (8000c20 <HAL_RCC_OscConfig+0x2b4>)
 80009ec:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80009f0:	5cd3      	ldrb	r3, [r2, r3]
 80009f2:	f003 031f 	and.w	r3, r3, #31
 80009f6:	40d8      	lsrs	r0, r3
 80009f8:	4b8a      	ldr	r3, [pc, #552]	; (8000c24 <HAL_RCC_OscConfig+0x2b8>)
 80009fa:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80009fc:	2000      	movs	r0, #0
 80009fe:	f7ff fd6d 	bl	80004dc <HAL_InitTick>
        if(status != HAL_OK)
 8000a02:	2800      	cmp	r0, #0
 8000a04:	d035      	beq.n	8000a72 <HAL_RCC_OscConfig+0x106>
}
 8000a06:	b003      	add	sp, #12
 8000a08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a0c:	6823      	ldr	r3, [r4, #0]
 8000a0e:	f043 0308 	orr.w	r3, r3, #8
 8000a12:	6023      	str	r3, [r4, #0]
 8000a14:	6823      	ldr	r3, [r4, #0]
 8000a16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a1a:	4303      	orrs	r3, r0
 8000a1c:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a1e:	6863      	ldr	r3, [r4, #4]
 8000a20:	69ea      	ldr	r2, [r5, #28]
 8000a22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000a26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000a2a:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a2c:	f7ff ff08 	bl	8000840 <RCC_SetFlashLatencyFromMSIRange>
 8000a30:	2800      	cmp	r0, #0
 8000a32:	d0d7      	beq.n	80009e4 <HAL_RCC_OscConfig+0x78>
 8000a34:	e79e      	b.n	8000974 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a36:	69ab      	ldr	r3, [r5, #24]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d03a      	beq.n	8000ab2 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_MSI_ENABLE();
 8000a3c:	6823      	ldr	r3, [r4, #0]
 8000a3e:	f043 0301 	orr.w	r3, r3, #1
 8000a42:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a44:	f7ff fd7a 	bl	800053c <HAL_GetTick>
 8000a48:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a4a:	6823      	ldr	r3, [r4, #0]
 8000a4c:	079a      	lsls	r2, r3, #30
 8000a4e:	d528      	bpl.n	8000aa2 <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a50:	6823      	ldr	r3, [r4, #0]
 8000a52:	f043 0308 	orr.w	r3, r3, #8
 8000a56:	6023      	str	r3, [r4, #0]
 8000a58:	6823      	ldr	r3, [r4, #0]
 8000a5a:	6a2a      	ldr	r2, [r5, #32]
 8000a5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a60:	4313      	orrs	r3, r2
 8000a62:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a64:	6863      	ldr	r3, [r4, #4]
 8000a66:	69ea      	ldr	r2, [r5, #28]
 8000a68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000a6c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000a70:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a72:	682b      	ldr	r3, [r5, #0]
 8000a74:	07d8      	lsls	r0, r3, #31
 8000a76:	d42d      	bmi.n	8000ad4 <HAL_RCC_OscConfig+0x168>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a78:	682b      	ldr	r3, [r5, #0]
 8000a7a:	0799      	lsls	r1, r3, #30
 8000a7c:	d46b      	bmi.n	8000b56 <HAL_RCC_OscConfig+0x1ea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a7e:	682b      	ldr	r3, [r5, #0]
 8000a80:	0718      	lsls	r0, r3, #28
 8000a82:	f100 80a0 	bmi.w	8000bc6 <HAL_RCC_OscConfig+0x25a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a86:	682b      	ldr	r3, [r5, #0]
 8000a88:	0759      	lsls	r1, r3, #29
 8000a8a:	f100 80cd 	bmi.w	8000c28 <HAL_RCC_OscConfig+0x2bc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000a8e:	682b      	ldr	r3, [r5, #0]
 8000a90:	0699      	lsls	r1, r3, #26
 8000a92:	f100 8136 	bmi.w	8000d02 <HAL_RCC_OscConfig+0x396>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000a96:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	f040 815c 	bne.w	8000d56 <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	e7b1      	b.n	8000a06 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000aa2:	f7ff fd4b 	bl	800053c <HAL_GetTick>
 8000aa6:	eba0 0008 	sub.w	r0, r0, r8
 8000aaa:	2802      	cmp	r0, #2
 8000aac:	d9cd      	bls.n	8000a4a <HAL_RCC_OscConfig+0xde>
            return HAL_TIMEOUT;
 8000aae:	2003      	movs	r0, #3
 8000ab0:	e7a9      	b.n	8000a06 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_MSI_DISABLE();
 8000ab2:	6823      	ldr	r3, [r4, #0]
 8000ab4:	f023 0301 	bic.w	r3, r3, #1
 8000ab8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000aba:	f7ff fd3f 	bl	800053c <HAL_GetTick>
 8000abe:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ac0:	6823      	ldr	r3, [r4, #0]
 8000ac2:	079b      	lsls	r3, r3, #30
 8000ac4:	d5d5      	bpl.n	8000a72 <HAL_RCC_OscConfig+0x106>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ac6:	f7ff fd39 	bl	800053c <HAL_GetTick>
 8000aca:	eba0 0008 	sub.w	r0, r0, r8
 8000ace:	2802      	cmp	r0, #2
 8000ad0:	d9f6      	bls.n	8000ac0 <HAL_RCC_OscConfig+0x154>
 8000ad2:	e7ec      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000ad4:	2e08      	cmp	r6, #8
 8000ad6:	d003      	beq.n	8000ae0 <HAL_RCC_OscConfig+0x174>
 8000ad8:	2e0c      	cmp	r6, #12
 8000ada:	d108      	bne.n	8000aee <HAL_RCC_OscConfig+0x182>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8000adc:	2f03      	cmp	r7, #3
 8000ade:	d106      	bne.n	8000aee <HAL_RCC_OscConfig+0x182>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ae0:	6823      	ldr	r3, [r4, #0]
 8000ae2:	039a      	lsls	r2, r3, #14
 8000ae4:	d5c8      	bpl.n	8000a78 <HAL_RCC_OscConfig+0x10c>
 8000ae6:	686b      	ldr	r3, [r5, #4]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d1c5      	bne.n	8000a78 <HAL_RCC_OscConfig+0x10c>
 8000aec:	e742      	b.n	8000974 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aee:	686b      	ldr	r3, [r5, #4]
 8000af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000af4:	d110      	bne.n	8000b18 <HAL_RCC_OscConfig+0x1ac>
 8000af6:	6823      	ldr	r3, [r4, #0]
 8000af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000afc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000afe:	f7ff fd1d 	bl	800053c <HAL_GetTick>
 8000b02:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b04:	6823      	ldr	r3, [r4, #0]
 8000b06:	039b      	lsls	r3, r3, #14
 8000b08:	d4b6      	bmi.n	8000a78 <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b0a:	f7ff fd17 	bl	800053c <HAL_GetTick>
 8000b0e:	eba0 0008 	sub.w	r0, r0, r8
 8000b12:	2864      	cmp	r0, #100	; 0x64
 8000b14:	d9f6      	bls.n	8000b04 <HAL_RCC_OscConfig+0x198>
 8000b16:	e7ca      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b1c:	d104      	bne.n	8000b28 <HAL_RCC_OscConfig+0x1bc>
 8000b1e:	6823      	ldr	r3, [r4, #0]
 8000b20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b24:	6023      	str	r3, [r4, #0]
 8000b26:	e7e6      	b.n	8000af6 <HAL_RCC_OscConfig+0x18a>
 8000b28:	6822      	ldr	r2, [r4, #0]
 8000b2a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b2e:	6022      	str	r2, [r4, #0]
 8000b30:	6822      	ldr	r2, [r4, #0]
 8000b32:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000b36:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d1e0      	bne.n	8000afe <HAL_RCC_OscConfig+0x192>
        tickstart = HAL_GetTick();
 8000b3c:	f7ff fcfe 	bl	800053c <HAL_GetTick>
 8000b40:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b42:	6823      	ldr	r3, [r4, #0]
 8000b44:	0398      	lsls	r0, r3, #14
 8000b46:	d597      	bpl.n	8000a78 <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b48:	f7ff fcf8 	bl	800053c <HAL_GetTick>
 8000b4c:	eba0 0008 	sub.w	r0, r0, r8
 8000b50:	2864      	cmp	r0, #100	; 0x64
 8000b52:	d9f6      	bls.n	8000b42 <HAL_RCC_OscConfig+0x1d6>
 8000b54:	e7ab      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000b56:	2e04      	cmp	r6, #4
 8000b58:	d003      	beq.n	8000b62 <HAL_RCC_OscConfig+0x1f6>
 8000b5a:	2e0c      	cmp	r6, #12
 8000b5c:	d110      	bne.n	8000b80 <HAL_RCC_OscConfig+0x214>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8000b5e:	2f02      	cmp	r7, #2
 8000b60:	d10e      	bne.n	8000b80 <HAL_RCC_OscConfig+0x214>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b62:	6823      	ldr	r3, [r4, #0]
 8000b64:	0559      	lsls	r1, r3, #21
 8000b66:	d503      	bpl.n	8000b70 <HAL_RCC_OscConfig+0x204>
 8000b68:	68eb      	ldr	r3, [r5, #12]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	f43f af02 	beq.w	8000974 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b70:	6863      	ldr	r3, [r4, #4]
 8000b72:	692a      	ldr	r2, [r5, #16]
 8000b74:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8000b78:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b7c:	6063      	str	r3, [r4, #4]
 8000b7e:	e77e      	b.n	8000a7e <HAL_RCC_OscConfig+0x112>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b80:	68eb      	ldr	r3, [r5, #12]
 8000b82:	b17b      	cbz	r3, 8000ba4 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_HSI_ENABLE();
 8000b84:	6823      	ldr	r3, [r4, #0]
 8000b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b8a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b8c:	f7ff fcd6 	bl	800053c <HAL_GetTick>
 8000b90:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000b92:	6823      	ldr	r3, [r4, #0]
 8000b94:	055a      	lsls	r2, r3, #21
 8000b96:	d4eb      	bmi.n	8000b70 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b98:	f7ff fcd0 	bl	800053c <HAL_GetTick>
 8000b9c:	1bc0      	subs	r0, r0, r7
 8000b9e:	2802      	cmp	r0, #2
 8000ba0:	d9f7      	bls.n	8000b92 <HAL_RCC_OscConfig+0x226>
 8000ba2:	e784      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_DISABLE();
 8000ba4:	6823      	ldr	r3, [r4, #0]
 8000ba6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000baa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bac:	f7ff fcc6 	bl	800053c <HAL_GetTick>
 8000bb0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bb2:	6823      	ldr	r3, [r4, #0]
 8000bb4:	055b      	lsls	r3, r3, #21
 8000bb6:	f57f af62 	bpl.w	8000a7e <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bba:	f7ff fcbf 	bl	800053c <HAL_GetTick>
 8000bbe:	1bc0      	subs	r0, r0, r7
 8000bc0:	2802      	cmp	r0, #2
 8000bc2:	d9f6      	bls.n	8000bb2 <HAL_RCC_OscConfig+0x246>
 8000bc4:	e773      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bc6:	696b      	ldr	r3, [r5, #20]
 8000bc8:	b19b      	cbz	r3, 8000bf2 <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 8000bca:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000bd6:	f7ff fcb1 	bl	800053c <HAL_GetTick>
 8000bda:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000bdc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000be0:	079a      	lsls	r2, r3, #30
 8000be2:	f53f af50 	bmi.w	8000a86 <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000be6:	f7ff fca9 	bl	800053c <HAL_GetTick>
 8000bea:	1bc0      	subs	r0, r0, r7
 8000bec:	2802      	cmp	r0, #2
 8000bee:	d9f5      	bls.n	8000bdc <HAL_RCC_OscConfig+0x270>
 8000bf0:	e75d      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_LSI_DISABLE();
 8000bf2:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000bf6:	f023 0301 	bic.w	r3, r3, #1
 8000bfa:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000bfe:	f7ff fc9d 	bl	800053c <HAL_GetTick>
 8000c02:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c04:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c08:	079b      	lsls	r3, r3, #30
 8000c0a:	f57f af3c 	bpl.w	8000a86 <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c0e:	f7ff fc95 	bl	800053c <HAL_GetTick>
 8000c12:	1bc0      	subs	r0, r0, r7
 8000c14:	2802      	cmp	r0, #2
 8000c16:	d9f5      	bls.n	8000c04 <HAL_RCC_OscConfig+0x298>
 8000c18:	e749      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
 8000c1a:	bf00      	nop
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	08001b71 	.word	0x08001b71
 8000c24:	20000000 	.word	0x20000000
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000c28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c2a:	00d8      	lsls	r0, r3, #3
 8000c2c:	d429      	bmi.n	8000c82 <HAL_RCC_OscConfig+0x316>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c34:	65a3      	str	r3, [r4, #88]	; 0x58
 8000c36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c3c:	9301      	str	r3, [sp, #4]
 8000c3e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000c40:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c44:	4f71      	ldr	r7, [pc, #452]	; (8000e0c <HAL_RCC_OscConfig+0x4a0>)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	05d9      	lsls	r1, r3, #23
 8000c4a:	d51d      	bpl.n	8000c88 <HAL_RCC_OscConfig+0x31c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c4c:	68ab      	ldr	r3, [r5, #8]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d12b      	bne.n	8000caa <HAL_RCC_OscConfig+0x33e>
 8000c52:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000c56:	f043 0301 	orr.w	r3, r3, #1
 8000c5a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8000c5e:	f7ff fc6d 	bl	800053c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c62:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000c66:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000c68:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000c6c:	079b      	lsls	r3, r3, #30
 8000c6e:	d542      	bpl.n	8000cf6 <HAL_RCC_OscConfig+0x38a>
    if(pwrclkchanged == SET)
 8000c70:	f1b8 0f00 	cmp.w	r8, #0
 8000c74:	f43f af0b 	beq.w	8000a8e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c7e:	65a3      	str	r3, [r4, #88]	; 0x58
 8000c80:	e705      	b.n	8000a8e <HAL_RCC_OscConfig+0x122>
    FlagStatus       pwrclkchanged = RESET;
 8000c82:	f04f 0800 	mov.w	r8, #0
 8000c86:	e7dd      	b.n	8000c44 <HAL_RCC_OscConfig+0x2d8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c8e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000c90:	f7ff fc54 	bl	800053c <HAL_GetTick>
 8000c94:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	05da      	lsls	r2, r3, #23
 8000c9a:	d4d7      	bmi.n	8000c4c <HAL_RCC_OscConfig+0x2e0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c9c:	f7ff fc4e 	bl	800053c <HAL_GetTick>
 8000ca0:	eba0 0009 	sub.w	r0, r0, r9
 8000ca4:	2802      	cmp	r0, #2
 8000ca6:	d9f6      	bls.n	8000c96 <HAL_RCC_OscConfig+0x32a>
 8000ca8:	e701      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000caa:	2b05      	cmp	r3, #5
 8000cac:	d106      	bne.n	8000cbc <HAL_RCC_OscConfig+0x350>
 8000cae:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000cb2:	f043 0304 	orr.w	r3, r3, #4
 8000cb6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8000cba:	e7ca      	b.n	8000c52 <HAL_RCC_OscConfig+0x2e6>
 8000cbc:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000cc0:	f022 0201 	bic.w	r2, r2, #1
 8000cc4:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8000cc8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000ccc:	f022 0204 	bic.w	r2, r2, #4
 8000cd0:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d1c2      	bne.n	8000c5e <HAL_RCC_OscConfig+0x2f2>
      tickstart = HAL_GetTick();
 8000cd8:	f7ff fc30 	bl	800053c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cdc:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ce0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000ce2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000ce6:	0798      	lsls	r0, r3, #30
 8000ce8:	d5c2      	bpl.n	8000c70 <HAL_RCC_OscConfig+0x304>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cea:	f7ff fc27 	bl	800053c <HAL_GetTick>
 8000cee:	1bc0      	subs	r0, r0, r7
 8000cf0:	4548      	cmp	r0, r9
 8000cf2:	d9f6      	bls.n	8000ce2 <HAL_RCC_OscConfig+0x376>
 8000cf4:	e6db      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cf6:	f7ff fc21 	bl	800053c <HAL_GetTick>
 8000cfa:	1bc0      	subs	r0, r0, r7
 8000cfc:	4548      	cmp	r0, r9
 8000cfe:	d9b3      	bls.n	8000c68 <HAL_RCC_OscConfig+0x2fc>
 8000d00:	e6d5      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000d02:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000d04:	b19b      	cbz	r3, 8000d2e <HAL_RCC_OscConfig+0x3c2>
      __HAL_RCC_HSI48_ENABLE();
 8000d06:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000d0a:	f043 0301 	orr.w	r3, r3, #1
 8000d0e:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8000d12:	f7ff fc13 	bl	800053c <HAL_GetTick>
 8000d16:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000d18:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000d1c:	079a      	lsls	r2, r3, #30
 8000d1e:	f53f aeba 	bmi.w	8000a96 <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d22:	f7ff fc0b 	bl	800053c <HAL_GetTick>
 8000d26:	1bc0      	subs	r0, r0, r7
 8000d28:	2802      	cmp	r0, #2
 8000d2a:	d9f5      	bls.n	8000d18 <HAL_RCC_OscConfig+0x3ac>
 8000d2c:	e6bf      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_HSI48_DISABLE();
 8000d2e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000d32:	f023 0301 	bic.w	r3, r3, #1
 8000d36:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8000d3a:	f7ff fbff 	bl	800053c <HAL_GetTick>
 8000d3e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000d40:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000d44:	079b      	lsls	r3, r3, #30
 8000d46:	f57f aea6 	bpl.w	8000a96 <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d4a:	f7ff fbf7 	bl	800053c <HAL_GetTick>
 8000d4e:	1bc0      	subs	r0, r0, r7
 8000d50:	2802      	cmp	r0, #2
 8000d52:	d9f5      	bls.n	8000d40 <HAL_RCC_OscConfig+0x3d4>
 8000d54:	e6ab      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000d56:	2e0c      	cmp	r6, #12
 8000d58:	f43f ae0c 	beq.w	8000974 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d5c:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8000d5e:	6823      	ldr	r3, [r4, #0]
 8000d60:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000d64:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d66:	d136      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x46a>
        tickstart = HAL_GetTick();
 8000d68:	f7ff fbe8 	bl	800053c <HAL_GetTick>
 8000d6c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d6e:	6823      	ldr	r3, [r4, #0]
 8000d70:	0198      	lsls	r0, r3, #6
 8000d72:	d42a      	bmi.n	8000dca <HAL_RCC_OscConfig+0x45e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d74:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000d76:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000d78:	06db      	lsls	r3, r3, #27
 8000d7a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d7e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000d80:	4313      	orrs	r3, r2
 8000d82:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000d84:	3a01      	subs	r2, #1
 8000d86:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000d8a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000d8c:	0852      	lsrs	r2, r2, #1
 8000d8e:	3a01      	subs	r2, #1
 8000d90:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8000d94:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000d96:	0852      	lsrs	r2, r2, #1
 8000d98:	3a01      	subs	r2, #1
 8000d9a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8000d9e:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8000da0:	6823      	ldr	r3, [r4, #0]
 8000da2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000da6:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000da8:	68e3      	ldr	r3, [r4, #12]
 8000daa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000dae:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000db0:	f7ff fbc4 	bl	800053c <HAL_GetTick>
 8000db4:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000db6:	6823      	ldr	r3, [r4, #0]
 8000db8:	0199      	lsls	r1, r3, #6
 8000dba:	f53f ae70 	bmi.w	8000a9e <HAL_RCC_OscConfig+0x132>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dbe:	f7ff fbbd 	bl	800053c <HAL_GetTick>
 8000dc2:	1b40      	subs	r0, r0, r5
 8000dc4:	2802      	cmp	r0, #2
 8000dc6:	d9f6      	bls.n	8000db6 <HAL_RCC_OscConfig+0x44a>
 8000dc8:	e671      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dca:	f7ff fbb7 	bl	800053c <HAL_GetTick>
 8000dce:	1b80      	subs	r0, r0, r6
 8000dd0:	2802      	cmp	r0, #2
 8000dd2:	d9cc      	bls.n	8000d6e <HAL_RCC_OscConfig+0x402>
 8000dd4:	e66b      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8000dd6:	6823      	ldr	r3, [r4, #0]
 8000dd8:	011a      	lsls	r2, r3, #4
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000dda:	bf5e      	ittt	pl
 8000ddc:	68e3      	ldrpl	r3, [r4, #12]
 8000dde:	f023 0303 	bicpl.w	r3, r3, #3
 8000de2:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8000de4:	68e3      	ldr	r3, [r4, #12]
 8000de6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000dea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dee:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000df0:	f7ff fba4 	bl	800053c <HAL_GetTick>
 8000df4:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000df6:	6823      	ldr	r3, [r4, #0]
 8000df8:	019b      	lsls	r3, r3, #6
 8000dfa:	f57f ae50 	bpl.w	8000a9e <HAL_RCC_OscConfig+0x132>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dfe:	f7ff fb9d 	bl	800053c <HAL_GetTick>
 8000e02:	1b40      	subs	r0, r0, r5
 8000e04:	2802      	cmp	r0, #2
 8000e06:	d9f6      	bls.n	8000df6 <HAL_RCC_OscConfig+0x48a>
 8000e08:	e651      	b.n	8000aae <HAL_RCC_OscConfig+0x142>
 8000e0a:	bf00      	nop
 8000e0c:	40007000 	.word	0x40007000

08000e10 <HAL_RCC_ClockConfig>:
{
 8000e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e14:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8000e16:	4604      	mov	r4, r0
 8000e18:	b910      	cbnz	r0, 8000e20 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000e20:	4a40      	ldr	r2, [pc, #256]	; (8000f24 <HAL_RCC_ClockConfig+0x114>)
 8000e22:	6813      	ldr	r3, [r2, #0]
 8000e24:	f003 0307 	and.w	r3, r3, #7
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d329      	bcc.n	8000e80 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e2c:	6823      	ldr	r3, [r4, #0]
 8000e2e:	07d9      	lsls	r1, r3, #31
 8000e30:	d431      	bmi.n	8000e96 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e32:	6821      	ldr	r1, [r4, #0]
 8000e34:	078a      	lsls	r2, r1, #30
 8000e36:	d45b      	bmi.n	8000ef0 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e38:	4a3a      	ldr	r2, [pc, #232]	; (8000f24 <HAL_RCC_ClockConfig+0x114>)
 8000e3a:	6813      	ldr	r3, [r2, #0]
 8000e3c:	f003 0307 	and.w	r3, r3, #7
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d35d      	bcc.n	8000f00 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e44:	f011 0f04 	tst.w	r1, #4
 8000e48:	4d37      	ldr	r5, [pc, #220]	; (8000f28 <HAL_RCC_ClockConfig+0x118>)
 8000e4a:	d164      	bne.n	8000f16 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e4c:	070b      	lsls	r3, r1, #28
 8000e4e:	d506      	bpl.n	8000e5e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e50:	68ab      	ldr	r3, [r5, #8]
 8000e52:	6922      	ldr	r2, [r4, #16]
 8000e54:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000e58:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e5c:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e5e:	f7ff fd31 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 8000e62:	68ab      	ldr	r3, [r5, #8]
 8000e64:	4a31      	ldr	r2, [pc, #196]	; (8000f2c <HAL_RCC_ClockConfig+0x11c>)
 8000e66:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8000e6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e6e:	5cd3      	ldrb	r3, [r2, r3]
 8000e70:	f003 031f 	and.w	r3, r3, #31
 8000e74:	40d8      	lsrs	r0, r3
 8000e76:	4b2e      	ldr	r3, [pc, #184]	; (8000f30 <HAL_RCC_ClockConfig+0x120>)
 8000e78:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f7ff bb2e 	b.w	80004dc <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e80:	6813      	ldr	r3, [r2, #0]
 8000e82:	f023 0307 	bic.w	r3, r3, #7
 8000e86:	430b      	orrs	r3, r1
 8000e88:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e8a:	6813      	ldr	r3, [r2, #0]
 8000e8c:	f003 0307 	and.w	r3, r3, #7
 8000e90:	4299      	cmp	r1, r3
 8000e92:	d1c2      	bne.n	8000e1a <HAL_RCC_ClockConfig+0xa>
 8000e94:	e7ca      	b.n	8000e2c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e96:	6862      	ldr	r2, [r4, #4]
 8000e98:	4d23      	ldr	r5, [pc, #140]	; (8000f28 <HAL_RCC_ClockConfig+0x118>)
 8000e9a:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000e9c:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e9e:	d11b      	bne.n	8000ed8 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ea0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ea4:	d0b9      	beq.n	8000e1a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000ea6:	68ab      	ldr	r3, [r5, #8]
 8000ea8:	f023 0303 	bic.w	r3, r3, #3
 8000eac:	4313      	orrs	r3, r2
 8000eae:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8000eb0:	f7ff fb44 	bl	800053c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eb4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000eb8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000eba:	68ab      	ldr	r3, [r5, #8]
 8000ebc:	6862      	ldr	r2, [r4, #4]
 8000ebe:	f003 030c 	and.w	r3, r3, #12
 8000ec2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000ec6:	d0b4      	beq.n	8000e32 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ec8:	f7ff fb38 	bl	800053c <HAL_GetTick>
 8000ecc:	1bc0      	subs	r0, r0, r7
 8000ece:	4540      	cmp	r0, r8
 8000ed0:	d9f3      	bls.n	8000eba <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8000ed2:	2003      	movs	r0, #3
}
 8000ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ed8:	2a02      	cmp	r2, #2
 8000eda:	d102      	bne.n	8000ee2 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000edc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000ee0:	e7e0      	b.n	8000ea4 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000ee2:	b912      	cbnz	r2, 8000eea <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ee4:	f013 0f02 	tst.w	r3, #2
 8000ee8:	e7dc      	b.n	8000ea4 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000eea:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000eee:	e7d9      	b.n	8000ea4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	; (8000f28 <HAL_RCC_ClockConfig+0x118>)
 8000ef2:	68a0      	ldr	r0, [r4, #8]
 8000ef4:	6893      	ldr	r3, [r2, #8]
 8000ef6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000efa:	4303      	orrs	r3, r0
 8000efc:	6093      	str	r3, [r2, #8]
 8000efe:	e79b      	b.n	8000e38 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f00:	6813      	ldr	r3, [r2, #0]
 8000f02:	f023 0307 	bic.w	r3, r3, #7
 8000f06:	4333      	orrs	r3, r6
 8000f08:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f0a:	6813      	ldr	r3, [r2, #0]
 8000f0c:	f003 0307 	and.w	r3, r3, #7
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d182      	bne.n	8000e1a <HAL_RCC_ClockConfig+0xa>
 8000f14:	e796      	b.n	8000e44 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f16:	68ab      	ldr	r3, [r5, #8]
 8000f18:	68e2      	ldr	r2, [r4, #12]
 8000f1a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	60ab      	str	r3, [r5, #8]
 8000f22:	e793      	b.n	8000e4c <HAL_RCC_ClockConfig+0x3c>
 8000f24:	40022000 	.word	0x40022000
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	08001b71 	.word	0x08001b71
 8000f30:	20000000 	.word	0x20000000

08000f34 <HAL_RCC_GetHCLKFreq>:
}
 8000f34:	4b01      	ldr	r3, [pc, #4]	; (8000f3c <HAL_RCC_GetHCLKFreq+0x8>)
 8000f36:	6818      	ldr	r0, [r3, #0]
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000000 	.word	0x20000000

08000f40 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8000f40:	4b05      	ldr	r3, [pc, #20]	; (8000f58 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000f42:	4a06      	ldr	r2, [pc, #24]	; (8000f5c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000f4a:	5cd3      	ldrb	r3, [r2, r3]
 8000f4c:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f4e:	6810      	ldr	r0, [r2, #0]
 8000f50:	f003 031f 	and.w	r3, r3, #31
}
 8000f54:	40d8      	lsrs	r0, r3
 8000f56:	4770      	bx	lr
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	08001b81 	.word	0x08001b81
 8000f60:	20000000 	.word	0x20000000

08000f64 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8000f64:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000f66:	4a06      	ldr	r2, [pc, #24]	; (8000f80 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000f6e:	5cd3      	ldrb	r3, [r2, r3]
 8000f70:	4a04      	ldr	r2, [pc, #16]	; (8000f84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f72:	6810      	ldr	r0, [r2, #0]
 8000f74:	f003 031f 	and.w	r3, r3, #31
}
 8000f78:	40d8      	lsrs	r0, r3
 8000f7a:	4770      	bx	lr
 8000f7c:	40021000 	.word	0x40021000
 8000f80:	08001b81 	.word	0x08001b81
 8000f84:	20000000 	.word	0x20000000

08000f88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8000f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8000f8a:	4b44      	ldr	r3, [pc, #272]	; (800109c <RCCEx_PLLSAI1_Config+0x114>)
 8000f8c:	68da      	ldr	r2, [r3, #12]
 8000f8e:	f012 0f03 	tst.w	r2, #3
{
 8000f92:	4605      	mov	r5, r0
 8000f94:	460e      	mov	r6, r1
 8000f96:	461c      	mov	r4, r3
 8000f98:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8000f9a:	d039      	beq.n	8001010 <RCCEx_PLLSAI1_Config+0x88>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8000f9c:	68da      	ldr	r2, [r3, #12]
 8000f9e:	f002 0203 	and.w	r2, r2, #3
 8000fa2:	4282      	cmp	r2, r0
 8000fa4:	d14b      	bne.n	800103e <RCCEx_PLLSAI1_Config+0xb6>
       ||
 8000fa6:	2a00      	cmp	r2, #0
 8000fa8:	d049      	beq.n	800103e <RCCEx_PLLSAI1_Config+0xb6>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8000faa:	68db      	ldr	r3, [r3, #12]
       ||
 8000fac:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8000fae:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8000fb2:	3301      	adds	r3, #1
       ||
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d142      	bne.n	800103e <RCCEx_PLLSAI1_Config+0xb6>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8000fb8:	6823      	ldr	r3, [r4, #0]
 8000fba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000fbe:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000fc0:	f7ff fabc 	bl	800053c <HAL_GetTick>
 8000fc4:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8000fc6:	6823      	ldr	r3, [r4, #0]
 8000fc8:	011a      	lsls	r2, r3, #4
 8000fca:	d441      	bmi.n	8001050 <RCCEx_PLLSAI1_Config+0xc8>
 8000fcc:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8000fce:	2e00      	cmp	r6, #0
 8000fd0:	d045      	beq.n	800105e <RCCEx_PLLSAI1_Config+0xd6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8000fd2:	2e01      	cmp	r6, #1
 8000fd4:	d14f      	bne.n	8001076 <RCCEx_PLLSAI1_Config+0xee>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8000fd6:	6922      	ldr	r2, [r4, #16]
 8000fd8:	6928      	ldr	r0, [r5, #16]
 8000fda:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8000fde:	0840      	lsrs	r0, r0, #1
 8000fe0:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8000fea:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8000fee:	6122      	str	r2, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8000ff0:	6823      	ldr	r3, [r4, #0]
 8000ff2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000ff6:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ff8:	f7ff faa0 	bl	800053c <HAL_GetTick>
 8000ffc:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	011b      	lsls	r3, r3, #4
 8001002:	d545      	bpl.n	8001090 <RCCEx_PLLSAI1_Config+0x108>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001004:	6923      	ldr	r3, [r4, #16]
 8001006:	69aa      	ldr	r2, [r5, #24]
 8001008:	4313      	orrs	r3, r2
 800100a:	6123      	str	r3, [r4, #16]
 800100c:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800100e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8001010:	2802      	cmp	r0, #2
 8001012:	d010      	beq.n	8001036 <RCCEx_PLLSAI1_Config+0xae>
 8001014:	2803      	cmp	r0, #3
 8001016:	d014      	beq.n	8001042 <RCCEx_PLLSAI1_Config+0xba>
 8001018:	2801      	cmp	r0, #1
 800101a:	d110      	bne.n	800103e <RCCEx_PLLSAI1_Config+0xb6>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	079f      	lsls	r7, r3, #30
 8001020:	d5f5      	bpl.n	800100e <RCCEx_PLLSAI1_Config+0x86>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001022:	68e3      	ldr	r3, [r4, #12]
 8001024:	686a      	ldr	r2, [r5, #4]
 8001026:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800102a:	3a01      	subs	r2, #1
 800102c:	4318      	orrs	r0, r3
 800102e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001032:	60e0      	str	r0, [r4, #12]
 8001034:	e7c0      	b.n	8000fb8 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800103c:	d1f1      	bne.n	8001022 <RCCEx_PLLSAI1_Config+0x9a>
 800103e:	2001      	movs	r0, #1
 8001040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	0391      	lsls	r1, r2, #14
 8001046:	d4ec      	bmi.n	8001022 <RCCEx_PLLSAI1_Config+0x9a>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800104e:	e7f5      	b.n	800103c <RCCEx_PLLSAI1_Config+0xb4>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001050:	f7ff fa74 	bl	800053c <HAL_GetTick>
 8001054:	1bc0      	subs	r0, r0, r7
 8001056:	2802      	cmp	r0, #2
 8001058:	d9b5      	bls.n	8000fc6 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 800105a:	2003      	movs	r0, #3
 800105c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800105e:	6922      	ldr	r2, [r4, #16]
 8001060:	68e9      	ldr	r1, [r5, #12]
 8001062:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8001066:	06c9      	lsls	r1, r1, #27
 8001068:	ea41 2307 	orr.w	r3, r1, r7, lsl #8
 800106c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001070:	4313      	orrs	r3, r2
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001072:	6123      	str	r3, [r4, #16]
 8001074:	e7bc      	b.n	8000ff0 <RCCEx_PLLSAI1_Config+0x68>
 8001076:	6923      	ldr	r3, [r4, #16]
 8001078:	6968      	ldr	r0, [r5, #20]
 800107a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800107e:	0840      	lsrs	r0, r0, #1
 8001080:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001084:	3801      	subs	r0, #1
 8001086:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 800108a:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800108e:	e7f0      	b.n	8001072 <RCCEx_PLLSAI1_Config+0xea>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001090:	f7ff fa54 	bl	800053c <HAL_GetTick>
 8001094:	1b80      	subs	r0, r0, r6
 8001096:	2802      	cmp	r0, #2
 8001098:	d9b1      	bls.n	8000ffe <RCCEx_PLLSAI1_Config+0x76>
 800109a:	e7de      	b.n	800105a <RCCEx_PLLSAI1_Config+0xd2>
 800109c:	40021000 	.word	0x40021000

080010a0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80010a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80010a4:	6805      	ldr	r5, [r0, #0]
 80010a6:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
{
 80010aa:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80010ac:	d00e      	beq.n	80010cc <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80010ae:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80010b0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80010b4:	d053      	beq.n	800115e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80010b6:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80010ba:	d055      	beq.n	8001168 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 80010bc:	2900      	cmp	r1, #0
 80010be:	d15e      	bne.n	800117e <HAL_RCCEx_PeriphCLKConfig+0xde>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80010c0:	3004      	adds	r0, #4
 80010c2:	f7ff ff61 	bl	8000f88 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 80010c6:	4605      	mov	r5, r0
 80010c8:	2800      	cmp	r0, #0
 80010ca:	d04d      	beq.n	8001168 <HAL_RCCEx_PeriphCLKConfig+0xc8>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80010cc:	6823      	ldr	r3, [r4, #0]
 80010ce:	039e      	lsls	r6, r3, #14
 80010d0:	d563      	bpl.n	800119a <HAL_RCCEx_PeriphCLKConfig+0xfa>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80010d2:	4e93      	ldr	r6, [pc, #588]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80010d4:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80010d6:	00d8      	lsls	r0, r3, #3
 80010d8:	f140 8116 	bpl.w	8001308 <HAL_RCCEx_PeriphCLKConfig+0x268>
    FlagStatus       pwrclkchanged = RESET;
 80010dc:	2700      	movs	r7, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010de:	f8df 8244 	ldr.w	r8, [pc, #580]	; 8001324 <HAL_RCCEx_PeriphCLKConfig+0x284>
 80010e2:	f8d8 3000 	ldr.w	r3, [r8]
 80010e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ea:	f8c8 3000 	str.w	r3, [r8]
    tickstart = HAL_GetTick();
 80010ee:	f7ff fa25 	bl	800053c <HAL_GetTick>
 80010f2:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80010f4:	f8d8 3000 	ldr.w	r3, [r8]
 80010f8:	05d9      	lsls	r1, r3, #23
 80010fa:	d542      	bpl.n	8001182 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    if(ret == HAL_OK)
 80010fc:	2d00      	cmp	r5, #0
 80010fe:	d147      	bne.n	8001190 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001100:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001104:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001108:	d014      	beq.n	8001134 <HAL_RCCEx_PeriphCLKConfig+0x94>
 800110a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800110c:	4293      	cmp	r3, r2
 800110e:	d011      	beq.n	8001134 <HAL_RCCEx_PeriphCLKConfig+0x94>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001110:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001114:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8001118:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800111c:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001120:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001124:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001128:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800112c:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8001130:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001134:	07da      	lsls	r2, r3, #31
 8001136:	d509      	bpl.n	800114c <HAL_RCCEx_PeriphCLKConfig+0xac>
        tickstart = HAL_GetTick();
 8001138:	f7ff fa00 	bl	800053c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800113c:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001140:	4680      	mov	r8, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001142:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001146:	079b      	lsls	r3, r3, #30
 8001148:	f140 80c0 	bpl.w	80012cc <HAL_RCCEx_PeriphCLKConfig+0x22c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800114c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001150:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001152:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001156:	4313      	orrs	r3, r2
 8001158:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 800115c:	e018      	b.n	8001190 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800115e:	4a70      	ldr	r2, [pc, #448]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001160:	68d3      	ldr	r3, [r2, #12]
 8001162:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001166:	60d3      	str	r3, [r2, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001168:	4a6d      	ldr	r2, [pc, #436]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800116a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800116c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001170:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001174:	430b      	orrs	r3, r1
 8001176:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800117a:	2500      	movs	r5, #0
 800117c:	e7a6      	b.n	80010cc <HAL_RCCEx_PeriphCLKConfig+0x2c>
      ret = HAL_ERROR;
 800117e:	2501      	movs	r5, #1
 8001180:	e7a4      	b.n	80010cc <HAL_RCCEx_PeriphCLKConfig+0x2c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001182:	f7ff f9db 	bl	800053c <HAL_GetTick>
 8001186:	eba0 0009 	sub.w	r0, r0, r9
 800118a:	2802      	cmp	r0, #2
 800118c:	d9b2      	bls.n	80010f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
        ret = HAL_TIMEOUT;
 800118e:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8001190:	b11f      	cbz	r7, 800119a <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001192:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001198:	65b3      	str	r3, [r6, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800119a:	6823      	ldr	r3, [r4, #0]
 800119c:	07df      	lsls	r7, r3, #31
 800119e:	d508      	bpl.n	80011b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80011a0:	495f      	ldr	r1, [pc, #380]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80011a2:	6a20      	ldr	r0, [r4, #32]
 80011a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80011a8:	f022 0203 	bic.w	r2, r2, #3
 80011ac:	4302      	orrs	r2, r0
 80011ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80011b2:	079e      	lsls	r6, r3, #30
 80011b4:	d508      	bpl.n	80011c8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80011b6:	495a      	ldr	r1, [pc, #360]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80011b8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80011ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80011be:	f022 020c 	bic.w	r2, r2, #12
 80011c2:	4302      	orrs	r2, r0
 80011c4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80011c8:	0698      	lsls	r0, r3, #26
 80011ca:	d508      	bpl.n	80011de <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80011cc:	4954      	ldr	r1, [pc, #336]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80011ce:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80011d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80011d4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80011d8:	4302      	orrs	r2, r0
 80011da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80011de:	0599      	lsls	r1, r3, #22
 80011e0:	d508      	bpl.n	80011f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80011e2:	494f      	ldr	r1, [pc, #316]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80011e4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80011e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80011ea:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80011ee:	4302      	orrs	r2, r0
 80011f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80011f4:	055a      	lsls	r2, r3, #21
 80011f6:	d508      	bpl.n	800120a <HAL_RCCEx_PeriphCLKConfig+0x16a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80011f8:	4949      	ldr	r1, [pc, #292]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80011fa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80011fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001200:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001204:	4302      	orrs	r2, r0
 8001206:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800120a:	065f      	lsls	r7, r3, #25
 800120c:	d508      	bpl.n	8001220 <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800120e:	4944      	ldr	r1, [pc, #272]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001210:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001212:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001216:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800121a:	4302      	orrs	r2, r0
 800121c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001220:	05de      	lsls	r6, r3, #23
 8001222:	d508      	bpl.n	8001236 <HAL_RCCEx_PeriphCLKConfig+0x196>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001224:	493e      	ldr	r1, [pc, #248]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001226:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001228:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800122c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001230:	4302      	orrs	r2, r0
 8001232:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001236:	0498      	lsls	r0, r3, #18
 8001238:	d50f      	bpl.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800123a:	4a39      	ldr	r2, [pc, #228]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800123c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800123e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001242:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001246:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001248:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800124c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001250:	d144      	bne.n	80012dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001252:	68d3      	ldr	r3, [r2, #12]
 8001254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001258:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800125a:	6823      	ldr	r3, [r4, #0]
 800125c:	0359      	lsls	r1, r3, #13
 800125e:	d50f      	bpl.n	8001280 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001260:	4a2f      	ldr	r2, [pc, #188]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001262:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001264:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001268:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800126c:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800126e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001272:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001276:	d13c      	bne.n	80012f2 <HAL_RCCEx_PeriphCLKConfig+0x252>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001278:	68d3      	ldr	r3, [r2, #12]
 800127a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800127e:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001280:	6823      	ldr	r3, [r4, #0]
 8001282:	045a      	lsls	r2, r3, #17
 8001284:	d512      	bpl.n	80012ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001286:	4926      	ldr	r1, [pc, #152]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001288:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800128a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800128e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001292:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001294:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800129c:	d106      	bne.n	80012ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800129e:	2102      	movs	r1, #2
 80012a0:	1d20      	adds	r0, r4, #4
 80012a2:	f7ff fe71 	bl	8000f88 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80012a6:	2800      	cmp	r0, #0
 80012a8:	bf18      	it	ne
 80012aa:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80012ac:	6823      	ldr	r3, [r4, #0]
 80012ae:	041b      	lsls	r3, r3, #16
 80012b0:	d508      	bpl.n	80012c4 <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80012b2:	4a1b      	ldr	r2, [pc, #108]	; (8001320 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80012b4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80012b6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80012ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80012be:	430b      	orrs	r3, r1
 80012c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80012c4:	4628      	mov	r0, r5
 80012c6:	b003      	add	sp, #12
 80012c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012cc:	f7ff f936 	bl	800053c <HAL_GetTick>
 80012d0:	eba0 0008 	sub.w	r0, r0, r8
 80012d4:	4548      	cmp	r0, r9
 80012d6:	f67f af34 	bls.w	8001142 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80012da:	e758      	b.n	800118e <HAL_RCCEx_PeriphCLKConfig+0xee>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80012dc:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80012e0:	d1bb      	bne.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80012e2:	2101      	movs	r1, #1
 80012e4:	1d20      	adds	r0, r4, #4
 80012e6:	f7ff fe4f 	bl	8000f88 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80012ea:	2800      	cmp	r0, #0
 80012ec:	bf18      	it	ne
 80012ee:	4605      	movne	r5, r0
 80012f0:	e7b3      	b.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80012f2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80012f6:	d1c3      	bne.n	8001280 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80012f8:	2101      	movs	r1, #1
 80012fa:	1d20      	adds	r0, r4, #4
 80012fc:	f7ff fe44 	bl	8000f88 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001300:	2800      	cmp	r0, #0
 8001302:	bf18      	it	ne
 8001304:	4605      	movne	r5, r0
 8001306:	e7bb      	b.n	8001280 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001308:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800130a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800130e:	65b3      	str	r3, [r6, #88]	; 0x58
 8001310:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001316:	9301      	str	r3, [sp, #4]
 8001318:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800131a:	2701      	movs	r7, #1
 800131c:	e6df      	b.n	80010de <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800131e:	bf00      	nop
 8001320:	40021000 	.word	0x40021000
 8001324:	40007000 	.word	0x40007000

08001328 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8001328:	4a02      	ldr	r2, [pc, #8]	; (8001334 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 800132a:	6813      	ldr	r3, [r2, #0]
 800132c:	f043 0304 	orr.w	r3, r3, #4
 8001330:	6013      	str	r3, [r2, #0]
 8001332:	4770      	bx	lr
 8001334:	40021000 	.word	0x40021000

08001338 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8001338:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800133a:	69c1      	ldr	r1, [r0, #28]
{
 800133c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800133e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001340:	6883      	ldr	r3, [r0, #8]
 8001342:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001344:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001346:	4303      	orrs	r3, r0
 8001348:	6960      	ldr	r0, [r4, #20]
 800134a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800134c:	4882      	ldr	r0, [pc, #520]	; (8001558 <UART_SetConfig+0x220>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800134e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001350:	4028      	ands	r0, r5
 8001352:	4303      	orrs	r3, r0
 8001354:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001356:	6853      	ldr	r3, [r2, #4]
 8001358:	68e0      	ldr	r0, [r4, #12]
 800135a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800135e:	4303      	orrs	r3, r0
 8001360:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001362:	4b7e      	ldr	r3, [pc, #504]	; (800155c <UART_SetConfig+0x224>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001364:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001366:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001368:	bf1c      	itt	ne
 800136a:	6a23      	ldrne	r3, [r4, #32]
 800136c:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800136e:	6893      	ldr	r3, [r2, #8]
 8001370:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001374:	4303      	orrs	r3, r0
 8001376:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001378:	4b79      	ldr	r3, [pc, #484]	; (8001560 <UART_SetConfig+0x228>)
 800137a:	429a      	cmp	r2, r3
 800137c:	d114      	bne.n	80013a8 <UART_SetConfig+0x70>
 800137e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001382:	4a78      	ldr	r2, [pc, #480]	; (8001564 <UART_SetConfig+0x22c>)
 8001384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001388:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800138c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001390:	5cd3      	ldrb	r3, [r2, r3]
 8001392:	f040 80aa 	bne.w	80014ea <UART_SetConfig+0x1b2>
  {
    switch (clocksource)
 8001396:	2b08      	cmp	r3, #8
 8001398:	d820      	bhi.n	80013dc <UART_SetConfig+0xa4>
 800139a:	e8df f003 	tbb	[pc, r3]
 800139e:	8f77      	.short	0x8f77
 80013a0:	1f9b1f92 	.word	0x1f9b1f92
 80013a4:	1f1f      	.short	0x1f1f
 80013a6:	9e          	.byte	0x9e
 80013a7:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013a8:	4b6f      	ldr	r3, [pc, #444]	; (8001568 <UART_SetConfig+0x230>)
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d107      	bne.n	80013be <UART_SetConfig+0x86>
 80013ae:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80013b2:	4a6e      	ldr	r2, [pc, #440]	; (800156c <UART_SetConfig+0x234>)
 80013b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013b8:	f003 030c 	and.w	r3, r3, #12
 80013bc:	e7e6      	b.n	800138c <UART_SetConfig+0x54>
 80013be:	4b67      	ldr	r3, [pc, #412]	; (800155c <UART_SetConfig+0x224>)
 80013c0:	429a      	cmp	r2, r3
 80013c2:	f040 80c2 	bne.w	800154a <UART_SetConfig+0x212>
 80013c6:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80013ca:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 80013ce:	f405 6540 	and.w	r5, r5, #3072	; 0xc00
 80013d2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80013d6:	d02a      	beq.n	800142e <UART_SetConfig+0xf6>
 80013d8:	d806      	bhi.n	80013e8 <UART_SetConfig+0xb0>
 80013da:	b315      	cbz	r5, 8001422 <UART_SetConfig+0xea>
        ret = HAL_ERROR;
 80013dc:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80013e2:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 80013e4:	4610      	mov	r0, r2
 80013e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013e8:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80013ec:	d006      	beq.n	80013fc <UART_SetConfig+0xc4>
 80013ee:	f5b5 6f40 	cmp.w	r5, #3072	; 0xc00
 80013f2:	d1f3      	bne.n	80013dc <UART_SetConfig+0xa4>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80013f4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013f8:	2508      	movs	r5, #8
 80013fa:	e001      	b.n	8001400 <UART_SetConfig+0xc8>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80013fc:	485c      	ldr	r0, [pc, #368]	; (8001570 <UART_SetConfig+0x238>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013fe:	2502      	movs	r5, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8001400:	6862      	ldr	r2, [r4, #4]
 8001402:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8001406:	4283      	cmp	r3, r0
 8001408:	d8e8      	bhi.n	80013dc <UART_SetConfig+0xa4>
 800140a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800140e:	d8e5      	bhi.n	80013dc <UART_SetConfig+0xa4>
        switch (clocksource)
 8001410:	2d08      	cmp	r5, #8
 8001412:	d838      	bhi.n	8001486 <UART_SetConfig+0x14e>
 8001414:	e8df f005 	tbb	[pc, r5]
 8001418:	3726370f 	.word	0x3726370f
 800141c:	3737372e 	.word	0x3737372e
 8001420:	31          	.byte	0x31
 8001421:	00          	.byte	0x00
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001422:	f7ff fd8d 	bl	8000f40 <HAL_RCC_GetPCLK1Freq>
    if (lpuart_ker_ck_pres != 0U)
 8001426:	2800      	cmp	r0, #0
 8001428:	d1ea      	bne.n	8001400 <UART_SetConfig+0xc8>
 800142a:	4602      	mov	r2, r0
 800142c:	e7d7      	b.n	80013de <UART_SetConfig+0xa6>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800142e:	f7ff fa49 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
        break;
 8001432:	2504      	movs	r5, #4
 8001434:	e7f7      	b.n	8001426 <UART_SetConfig+0xee>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001436:	f7ff fd83 	bl	8000f40 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800143a:	6862      	ldr	r2, [r4, #4]
 800143c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001440:	0856      	lsrs	r6, r2, #1
 8001442:	2700      	movs	r7, #0
 8001444:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001448:	2300      	movs	r3, #0
 800144a:	4630      	mov	r0, r6
 800144c:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800144e:	f7fe febd 	bl	80001cc <__aeabi_uldivmod>
            break;
 8001452:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001454:	4b47      	ldr	r3, [pc, #284]	; (8001574 <UART_SetConfig+0x23c>)
 8001456:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800145a:	4299      	cmp	r1, r3
 800145c:	d8be      	bhi.n	80013dc <UART_SetConfig+0xa4>
          huart->Instance->BRR = usartdiv;
 800145e:	6823      	ldr	r3, [r4, #0]
 8001460:	60d8      	str	r0, [r3, #12]
 8001462:	e7bc      	b.n	80013de <UART_SetConfig+0xa6>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8001464:	4844      	ldr	r0, [pc, #272]	; (8001578 <UART_SetConfig+0x240>)
 8001466:	0855      	lsrs	r5, r2, #1
 8001468:	2300      	movs	r3, #0
 800146a:	2100      	movs	r1, #0
 800146c:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800146e:	f141 0100 	adc.w	r1, r1, #0
 8001472:	e7ec      	b.n	800144e <UART_SetConfig+0x116>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001474:	f7ff fa26 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 8001478:	e7df      	b.n	800143a <UART_SetConfig+0x102>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800147a:	0850      	lsrs	r0, r2, #1
 800147c:	2100      	movs	r1, #0
 800147e:	2300      	movs	r3, #0
 8001480:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8001484:	e7f3      	b.n	800146e <UART_SetConfig+0x136>
            ret = HAL_ERROR;
 8001486:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001488:	2000      	movs	r0, #0
 800148a:	e7e3      	b.n	8001454 <UART_SetConfig+0x11c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800148c:	f7ff fd58 	bl	8000f40 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001490:	6861      	ldr	r1, [r4, #4]
 8001492:	084a      	lsrs	r2, r1, #1
 8001494:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001498:	fbb3 f3f1 	udiv	r3, r3, r1
 800149c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800149e:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80014a0:	f1a3 0010 	sub.w	r0, r3, #16
 80014a4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80014a8:	4288      	cmp	r0, r1
 80014aa:	d897      	bhi.n	80013dc <UART_SetConfig+0xa4>
      brrtemp = usartdiv & 0xFFF0U;
 80014ac:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 80014b0:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80014b2:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80014b6:	430b      	orrs	r3, r1
 80014b8:	60c3      	str	r3, [r0, #12]
 80014ba:	e790      	b.n	80013de <UART_SetConfig+0xa6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80014bc:	f7ff fd52 	bl	8000f64 <HAL_RCC_GetPCLK2Freq>
 80014c0:	e7e6      	b.n	8001490 <UART_SetConfig+0x158>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80014c2:	6860      	ldr	r0, [r4, #4]
 80014c4:	0843      	lsrs	r3, r0, #1
 80014c6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80014ca:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80014ce:	fbb3 f3f0 	udiv	r3, r3, r0
 80014d2:	e7e3      	b.n	800149c <UART_SetConfig+0x164>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80014d4:	f7ff f9f6 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 80014d8:	e7da      	b.n	8001490 <UART_SetConfig+0x158>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80014da:	6860      	ldr	r0, [r4, #4]
 80014dc:	0843      	lsrs	r3, r0, #1
 80014de:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80014e2:	e7f4      	b.n	80014ce <UART_SetConfig+0x196>
        ret = HAL_ERROR;
 80014e4:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80014e6:	2300      	movs	r3, #0
 80014e8:	e7da      	b.n	80014a0 <UART_SetConfig+0x168>
    switch (clocksource)
 80014ea:	2b08      	cmp	r3, #8
 80014ec:	d830      	bhi.n	8001550 <UART_SetConfig+0x218>
 80014ee:	e8df f003 	tbb	[pc, r3]
 80014f2:	1805      	.short	0x1805
 80014f4:	2f242f1b 	.word	0x2f242f1b
 80014f8:	2f2f      	.short	0x2f2f
 80014fa:	27          	.byte	0x27
 80014fb:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80014fc:	f7ff fd20 	bl	8000f40 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001500:	6862      	ldr	r2, [r4, #4]
 8001502:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001506:	fbb3 f3f2 	udiv	r3, r3, r2
 800150a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800150c:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800150e:	f1a3 0010 	sub.w	r0, r3, #16
 8001512:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001516:	4288      	cmp	r0, r1
 8001518:	f63f af60 	bhi.w	80013dc <UART_SetConfig+0xa4>
      huart->Instance->BRR = usartdiv;
 800151c:	6821      	ldr	r1, [r4, #0]
 800151e:	60cb      	str	r3, [r1, #12]
 8001520:	e75d      	b.n	80013de <UART_SetConfig+0xa6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001522:	f7ff fd1f 	bl	8000f64 <HAL_RCC_GetPCLK2Freq>
 8001526:	e7eb      	b.n	8001500 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001528:	6860      	ldr	r0, [r4, #4]
 800152a:	0843      	lsrs	r3, r0, #1
 800152c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001530:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001534:	fbb3 f3f0 	udiv	r3, r3, r0
 8001538:	e7e7      	b.n	800150a <UART_SetConfig+0x1d2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800153a:	f7ff f9c3 	bl	80008c4 <HAL_RCC_GetSysClockFreq>
 800153e:	e7df      	b.n	8001500 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001540:	6860      	ldr	r0, [r4, #4]
 8001542:	0843      	lsrs	r3, r0, #1
 8001544:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001548:	e7f4      	b.n	8001534 <UART_SetConfig+0x1fc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800154a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800154e:	d0c9      	beq.n	80014e4 <UART_SetConfig+0x1ac>
        ret = HAL_ERROR;
 8001550:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001552:	2300      	movs	r3, #0
 8001554:	e7db      	b.n	800150e <UART_SetConfig+0x1d6>
 8001556:	bf00      	nop
 8001558:	efff69f3 	.word	0xefff69f3
 800155c:	40008000 	.word	0x40008000
 8001560:	40013800 	.word	0x40013800
 8001564:	08001b60 	.word	0x08001b60
 8001568:	40004400 	.word	0x40004400
 800156c:	08001b64 	.word	0x08001b64
 8001570:	00f42400 	.word	0x00f42400
 8001574:	000ffcff 	.word	0x000ffcff
 8001578:	f4240000 	.word	0xf4240000

0800157c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800157c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800157e:	07da      	lsls	r2, r3, #31
{
 8001580:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001582:	d506      	bpl.n	8001592 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001584:	6801      	ldr	r1, [r0, #0]
 8001586:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001588:	684a      	ldr	r2, [r1, #4]
 800158a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800158e:	4322      	orrs	r2, r4
 8001590:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001592:	079c      	lsls	r4, r3, #30
 8001594:	d506      	bpl.n	80015a4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001596:	6801      	ldr	r1, [r0, #0]
 8001598:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800159a:	684a      	ldr	r2, [r1, #4]
 800159c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015a0:	4322      	orrs	r2, r4
 80015a2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80015a4:	0759      	lsls	r1, r3, #29
 80015a6:	d506      	bpl.n	80015b6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80015a8:	6801      	ldr	r1, [r0, #0]
 80015aa:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80015ac:	684a      	ldr	r2, [r1, #4]
 80015ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015b2:	4322      	orrs	r2, r4
 80015b4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80015b6:	071a      	lsls	r2, r3, #28
 80015b8:	d506      	bpl.n	80015c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80015ba:	6801      	ldr	r1, [r0, #0]
 80015bc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80015be:	684a      	ldr	r2, [r1, #4]
 80015c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015c4:	4322      	orrs	r2, r4
 80015c6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80015c8:	06dc      	lsls	r4, r3, #27
 80015ca:	d506      	bpl.n	80015da <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80015cc:	6801      	ldr	r1, [r0, #0]
 80015ce:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80015d0:	688a      	ldr	r2, [r1, #8]
 80015d2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80015d6:	4322      	orrs	r2, r4
 80015d8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80015da:	0699      	lsls	r1, r3, #26
 80015dc:	d506      	bpl.n	80015ec <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80015de:	6801      	ldr	r1, [r0, #0]
 80015e0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80015e2:	688a      	ldr	r2, [r1, #8]
 80015e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80015e8:	4322      	orrs	r2, r4
 80015ea:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80015ec:	065a      	lsls	r2, r3, #25
 80015ee:	d50f      	bpl.n	8001610 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80015f0:	6801      	ldr	r1, [r0, #0]
 80015f2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80015f4:	684a      	ldr	r2, [r1, #4]
 80015f6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80015fa:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80015fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001600:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001602:	d105      	bne.n	8001610 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001604:	684a      	ldr	r2, [r1, #4]
 8001606:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001608:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800160c:	4322      	orrs	r2, r4
 800160e:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001610:	061b      	lsls	r3, r3, #24
 8001612:	d506      	bpl.n	8001622 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001614:	6802      	ldr	r2, [r0, #0]
 8001616:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001618:	6853      	ldr	r3, [r2, #4]
 800161a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800161e:	430b      	orrs	r3, r1
 8001620:	6053      	str	r3, [r2, #4]
 8001622:	bd10      	pop	{r4, pc}

08001624 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001628:	9d06      	ldr	r5, [sp, #24]
 800162a:	4604      	mov	r4, r0
 800162c:	460f      	mov	r7, r1
 800162e:	4616      	mov	r6, r2
 8001630:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001632:	6821      	ldr	r1, [r4, #0]
 8001634:	69ca      	ldr	r2, [r1, #28]
 8001636:	ea37 0302 	bics.w	r3, r7, r2
 800163a:	bf0c      	ite	eq
 800163c:	2201      	moveq	r2, #1
 800163e:	2200      	movne	r2, #0
 8001640:	42b2      	cmp	r2, r6
 8001642:	d002      	beq.n	800164a <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001644:	2000      	movs	r0, #0
}
 8001646:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 800164a:	1c6b      	adds	r3, r5, #1
 800164c:	d0f2      	beq.n	8001634 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800164e:	b99d      	cbnz	r5, 8001678 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001650:	6823      	ldr	r3, [r4, #0]
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001658:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	f022 0201 	bic.w	r2, r2, #1
 8001660:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001662:	2320      	movs	r3, #32
 8001664:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8001668:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 800166c:	2300      	movs	r3, #0
 800166e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8001672:	2003      	movs	r0, #3
 8001674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001678:	f7fe ff60 	bl	800053c <HAL_GetTick>
 800167c:	eba0 0008 	sub.w	r0, r0, r8
 8001680:	4285      	cmp	r5, r0
 8001682:	d2d6      	bcs.n	8001632 <UART_WaitOnFlagUntilTimeout+0xe>
 8001684:	e7e4      	b.n	8001650 <UART_WaitOnFlagUntilTimeout+0x2c>

08001686 <HAL_UART_Transmit>:
{
 8001686:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800168a:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800168c:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8001690:	2b20      	cmp	r3, #32
{
 8001692:	4604      	mov	r4, r0
 8001694:	460d      	mov	r5, r1
 8001696:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001698:	d14a      	bne.n	8001730 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 800169a:	2900      	cmp	r1, #0
 800169c:	d046      	beq.n	800172c <HAL_UART_Transmit+0xa6>
 800169e:	2a00      	cmp	r2, #0
 80016a0:	d044      	beq.n	800172c <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 80016a2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d042      	beq.n	8001730 <HAL_UART_Transmit+0xaa>
 80016aa:	2301      	movs	r3, #1
 80016ac:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016b4:	2321      	movs	r3, #33	; 0x21
 80016b6:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 80016ba:	f7fe ff3f 	bl	800053c <HAL_GetTick>
    huart->TxXferSize  = Size;
 80016be:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80016c2:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80016c4:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80016c8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80016cc:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 80016ce:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80016d0:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 80016d2:	b952      	cbnz	r2, 80016ea <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80016d4:	2140      	movs	r1, #64	; 0x40
 80016d6:	4620      	mov	r0, r4
 80016d8:	f7ff ffa4 	bl	8001624 <UART_WaitOnFlagUntilTimeout>
 80016dc:	b958      	cbnz	r0, 80016f6 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 80016de:	2320      	movs	r3, #32
 80016e0:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 80016e4:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 80016e8:	e006      	b.n	80016f8 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80016ea:	2200      	movs	r2, #0
 80016ec:	2180      	movs	r1, #128	; 0x80
 80016ee:	4620      	mov	r0, r4
 80016f0:	f7ff ff98 	bl	8001624 <UART_WaitOnFlagUntilTimeout>
 80016f4:	b118      	cbz	r0, 80016fe <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 80016f6:	2003      	movs	r0, #3
}
 80016f8:	b002      	add	sp, #8
 80016fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016fe:	68a3      	ldr	r3, [r4, #8]
 8001700:	6822      	ldr	r2, [r4, #0]
 8001702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001706:	d10d      	bne.n	8001724 <HAL_UART_Transmit+0x9e>
 8001708:	6923      	ldr	r3, [r4, #16]
 800170a:	b95b      	cbnz	r3, 8001724 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800170c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001714:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8001716:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800171a:	3b01      	subs	r3, #1
 800171c:	b29b      	uxth	r3, r3
 800171e:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8001722:	e7d1      	b.n	80016c8 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001724:	782b      	ldrb	r3, [r5, #0]
 8001726:	8513      	strh	r3, [r2, #40]	; 0x28
 8001728:	3501      	adds	r5, #1
 800172a:	e7f4      	b.n	8001716 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 800172c:	2001      	movs	r0, #1
 800172e:	e7e3      	b.n	80016f8 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8001730:	2002      	movs	r0, #2
 8001732:	e7e1      	b.n	80016f8 <HAL_UART_Transmit+0x72>

08001734 <UART_CheckIdleState>:
{
 8001734:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001736:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001738:	2600      	movs	r6, #0
 800173a:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 800173c:	f7fe fefe 	bl	800053c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001740:	6823      	ldr	r3, [r4, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8001746:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001748:	d417      	bmi.n	800177a <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800174a:	6823      	ldr	r3, [r4, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	075b      	lsls	r3, r3, #29
 8001750:	d50a      	bpl.n	8001768 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001752:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	2200      	movs	r2, #0
 800175a:	462b      	mov	r3, r5
 800175c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001760:	4620      	mov	r0, r4
 8001762:	f7ff ff5f 	bl	8001624 <UART_WaitOnFlagUntilTimeout>
 8001766:	b9a0      	cbnz	r0, 8001792 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8001768:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800176a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800176c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8001770:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8001774:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8001778:	e00c      	b.n	8001794 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800177a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	4632      	mov	r2, r6
 8001782:	4603      	mov	r3, r0
 8001784:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001788:	4620      	mov	r0, r4
 800178a:	f7ff ff4b 	bl	8001624 <UART_WaitOnFlagUntilTimeout>
 800178e:	2800      	cmp	r0, #0
 8001790:	d0db      	beq.n	800174a <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001792:	2003      	movs	r0, #3
}
 8001794:	b002      	add	sp, #8
 8001796:	bd70      	pop	{r4, r5, r6, pc}

08001798 <HAL_UART_Init>:
{
 8001798:	b510      	push	{r4, lr}
  if (huart == NULL)
 800179a:	4604      	mov	r4, r0
 800179c:	b360      	cbz	r0, 80017f8 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 800179e:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 80017a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80017a6:	b91b      	cbnz	r3, 80017b0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80017a8:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 80017ac:	f000 f91a 	bl	80019e4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80017b0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80017b2:	2324      	movs	r3, #36	; 0x24
 80017b4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 80017b8:	6813      	ldr	r3, [r2, #0]
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80017c0:	4620      	mov	r0, r4
 80017c2:	f7ff fdb9 	bl	8001338 <UART_SetConfig>
 80017c6:	2801      	cmp	r0, #1
 80017c8:	d016      	beq.n	80017f8 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80017ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017cc:	b113      	cbz	r3, 80017d4 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80017ce:	4620      	mov	r0, r4
 80017d0:	f7ff fed4 	bl	800157c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017d4:	6823      	ldr	r3, [r4, #0]
 80017d6:	685a      	ldr	r2, [r3, #4]
 80017d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80017dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80017de:	689a      	ldr	r2, [r3, #8]
 80017e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80017e4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80017ec:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80017ee:	601a      	str	r2, [r3, #0]
}
 80017f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80017f4:	f7ff bf9e 	b.w	8001734 <UART_CheckIdleState>
}
 80017f8:	2001      	movs	r0, #1
 80017fa:	bd10      	pop	{r4, pc}

080017fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017fc:	b530      	push	{r4, r5, lr}
 80017fe:	b0ad      	sub	sp, #180	; 0xb4
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure LSE Drive Capability 
    */
  HAL_PWR_EnableBkUpAccess();
 8001800:	f7fe ffd8 	bl	80007b4 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001804:	4a27      	ldr	r2, [pc, #156]	; (80018a4 <SystemClock_Config+0xa8>)
 8001806:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800180a:	f023 0318 	bic.w	r3, r3, #24
 800180e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001812:	2314      	movs	r3, #20
 8001814:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800181a:	2360      	movs	r3, #96	; 0x60
 800181c:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 16;
 800181e:	2310      	movs	r3, #16
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001820:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001822:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001824:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001826:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001828:	2307      	movs	r3, #7
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800182a:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800182c:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182e:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001830:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001832:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001834:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001836:	9515      	str	r5, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001838:	9516      	str	r5, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800183a:	f7ff f897 	bl	800096c <HAL_RCC_OscConfig>
 800183e:	b100      	cbz	r0, 8001842 <SystemClock_Config+0x46>
 8001840:	e7fe      	b.n	8001840 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001842:	230f      	movs	r3, #15
 8001844:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001846:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001848:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800184a:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800184c:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800184e:	4621      	mov	r1, r4
 8001850:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001852:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001854:	f7ff fadc 	bl	8000e10 <HAL_RCC_ClockConfig>
 8001858:	b100      	cbz	r0, 800185c <SystemClock_Config+0x60>
 800185a:	e7fe      	b.n	800185a <SystemClock_Config+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800185c:	9020      	str	r0, [sp, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800185e:	a817      	add	r0, sp, #92	; 0x5c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001860:	9517      	str	r5, [sp, #92]	; 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001862:	f7ff fc1d 	bl	80010a0 <HAL_RCCEx_PeriphCLKConfig>
 8001866:	b100      	cbz	r0, 800186a <SystemClock_Config+0x6e>
 8001868:	e7fe      	b.n	8001868 <SystemClock_Config+0x6c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800186a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800186e:	f7fe ffb1 	bl	80007d4 <HAL_PWREx_ControlVoltageScaling>
 8001872:	4604      	mov	r4, r0
 8001874:	b100      	cbz	r0, 8001878 <SystemClock_Config+0x7c>
 8001876:	e7fe      	b.n	8001876 <SystemClock_Config+0x7a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001878:	f7ff fb5c 	bl	8000f34 <HAL_RCC_GetHCLKFreq>
 800187c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001880:	fbb0 f0f3 	udiv	r0, r0, r3
 8001884:	f7fe feb4 	bl	80005f0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001888:	2004      	movs	r0, #4
 800188a:	f7fe fec7 	bl	800061c <HAL_SYSTICK_CLKSourceConfig>

    /**Enable MSI Auto calibration 
    */
  HAL_RCCEx_EnableMSIPLLMode();
 800188e:	f7ff fd4b 	bl	8001328 <HAL_RCCEx_EnableMSIPLLMode>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001892:	4622      	mov	r2, r4
 8001894:	4621      	mov	r1, r4
 8001896:	f04f 30ff 	mov.w	r0, #4294967295
 800189a:	f7fe fe75 	bl	8000588 <HAL_NVIC_SetPriority>
}
 800189e:	b02d      	add	sp, #180	; 0xb4
 80018a0:	bd30      	pop	{r4, r5, pc}
 80018a2:	bf00      	nop
 80018a4:	40021000 	.word	0x40021000

080018a8 <main>:
{
 80018a8:	b530      	push	{r4, r5, lr}
 80018aa:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80018ac:	f7fe fe2e 	bl	800050c <HAL_Init>
  SystemClock_Config();
 80018b0:	f7ff ffa4 	bl	80017fc <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b4:	4b24      	ldr	r3, [pc, #144]	; (8001948 <main+0xa0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80018b6:	4825      	ldr	r0, [pc, #148]	; (800194c <main+0xa4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  huart2.Instance = USART2;
 80018ba:	4c25      	ldr	r4, [pc, #148]	; (8001950 <main+0xa8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018bc:	f042 0204 	orr.w	r2, r2, #4
 80018c0:	64da      	str	r2, [r3, #76]	; 0x4c
 80018c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018c4:	f002 0204 	and.w	r2, r2, #4
 80018c8:	9200      	str	r2, [sp, #0]
 80018ca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018ce:	f042 0201 	orr.w	r2, r2, #1
 80018d2:	64da      	str	r2, [r3, #76]	; 0x4c
 80018d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018d6:	f002 0201 	and.w	r2, r2, #1
 80018da:	9201      	str	r2, [sp, #4]
 80018dc:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018e0:	f042 0202 	orr.w	r2, r2, #2
 80018e4:	64da      	str	r2, [r3, #76]	; 0x4c
 80018e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e8:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ee:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80018f0:	2108      	movs	r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f2:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80018f4:	f7fe ff58 	bl	80007a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80018f8:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2500      	movs	r5, #0
  GPIO_InitStruct.Pin = LD3_Pin;
 80018fc:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80018fe:	4813      	ldr	r0, [pc, #76]	; (800194c <main+0xa4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001904:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001906:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800190a:	f7fe fe99 	bl	8000640 <HAL_GPIO_Init>
  huart2.Init.BaudRate = 115200;
 800190e:	4a11      	ldr	r2, [pc, #68]	; (8001954 <main+0xac>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001910:	60a5      	str	r5, [r4, #8]
  huart2.Init.BaudRate = 115200;
 8001912:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001916:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800191a:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 800191c:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800191e:	60e5      	str	r5, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001920:	6125      	str	r5, [r4, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001922:	6163      	str	r3, [r4, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001924:	61a5      	str	r5, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001926:	61e5      	str	r5, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001928:	6225      	str	r5, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800192a:	6265      	str	r5, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800192c:	f7ff ff34 	bl	8001798 <HAL_UART_Init>
 8001930:	b100      	cbz	r0, 8001934 <main+0x8c>
 8001932:	e7fe      	b.n	8001932 <main+0x8a>
	  HAL_UART_Transmit(&huart2,(unsigned char*)checksum, data_frame_byte, 100);
 8001934:	2364      	movs	r3, #100	; 0x64
 8001936:	220a      	movs	r2, #10
 8001938:	21ea      	movs	r1, #234	; 0xea
 800193a:	4620      	mov	r0, r4
 800193c:	f7ff fea3 	bl	8001686 <HAL_UART_Transmit>
	  HAL_Delay(50);
 8001940:	2032      	movs	r0, #50	; 0x32
 8001942:	f7fe fe01 	bl	8000548 <HAL_Delay>
 8001946:	e7f5      	b.n	8001934 <main+0x8c>
 8001948:	40021000 	.word	0x40021000
 800194c:	48000400 	.word	0x48000400
 8001950:	20000024 	.word	0x20000024
 8001954:	40004400 	.word	0x40004400

08001958 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001958:	4b21      	ldr	r3, [pc, #132]	; (80019e0 <HAL_MspInit+0x88>)
{
 800195a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800195e:	f042 0201 	orr.w	r2, r2, #1
 8001962:	661a      	str	r2, [r3, #96]	; 0x60
 8001964:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001966:	f002 0201 	and.w	r2, r2, #1
 800196a:	9200      	str	r2, [sp, #0]
 800196c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800196e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001970:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001974:	659a      	str	r2, [r3, #88]	; 0x58
 8001976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197c:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800197e:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8001980:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001982:	f7fe fdef 	bl	8000564 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	4611      	mov	r1, r2
 800198a:	f06f 000b 	mvn.w	r0, #11
 800198e:	f7fe fdfb 	bl	8000588 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001992:	2200      	movs	r2, #0
 8001994:	4611      	mov	r1, r2
 8001996:	f06f 000a 	mvn.w	r0, #10
 800199a:	f7fe fdf5 	bl	8000588 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	4611      	mov	r1, r2
 80019a2:	f06f 0009 	mvn.w	r0, #9
 80019a6:	f7fe fdef 	bl	8000588 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	4611      	mov	r1, r2
 80019ae:	f06f 0004 	mvn.w	r0, #4
 80019b2:	f7fe fde9 	bl	8000588 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	4611      	mov	r1, r2
 80019ba:	f06f 0003 	mvn.w	r0, #3
 80019be:	f7fe fde3 	bl	8000588 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	4611      	mov	r1, r2
 80019c6:	f06f 0001 	mvn.w	r0, #1
 80019ca:	f7fe fddd 	bl	8000588 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	4611      	mov	r1, r2
 80019d2:	f04f 30ff 	mov.w	r0, #4294967295
 80019d6:	f7fe fdd7 	bl	8000588 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019da:	b003      	add	sp, #12
 80019dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80019e0:	40021000 	.word	0x40021000

080019e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019e4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80019e6:	6802      	ldr	r2, [r0, #0]
 80019e8:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <HAL_UART_MspInit+0x5c>)
 80019ea:	429a      	cmp	r2, r3
{
 80019ec:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 80019ee:	d125      	bne.n	8001a3c <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019f0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f4:	2403      	movs	r4, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 80019f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019f8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80019fc:	659a      	str	r2, [r3, #88]	; 0x58
 80019fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a00:	9404      	str	r4, [sp, #16]
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a10:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2500      	movs	r5, #0
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001a14:	a901      	add	r1, sp, #4
 8001a16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a1a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1c:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	9503      	str	r5, [sp, #12]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001a20:	f7fe fe0e 	bl	8000640 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001a24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001a28:	a901      	add	r1, sp, #4
 8001a2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001a2e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a30:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001a36:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f7fe fe02 	bl	8000640 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a3c:	b006      	add	sp, #24
 8001a3e:	bd70      	pop	{r4, r5, r6, pc}
 8001a40:	40004400 	.word	0x40004400

08001a44 <NMI_Handler>:
 8001a44:	4770      	bx	lr

08001a46 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001a46:	e7fe      	b.n	8001a46 <HardFault_Handler>

08001a48 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001a48:	e7fe      	b.n	8001a48 <MemManage_Handler>

08001a4a <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001a4a:	e7fe      	b.n	8001a4a <BusFault_Handler>

08001a4c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001a4c:	e7fe      	b.n	8001a4c <UsageFault_Handler>

08001a4e <SVC_Handler>:
 8001a4e:	4770      	bx	lr

08001a50 <DebugMon_Handler>:
 8001a50:	4770      	bx	lr

08001a52 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001a52:	4770      	bx	lr

08001a54 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001a54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a56:	f7fe fd69 	bl	800052c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001a5e:	f7fe bdea 	b.w	8000636 <HAL_SYSTICK_IRQHandler>
	...

08001a64 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a64:	490f      	ldr	r1, [pc, #60]	; (8001aa4 <SystemInit+0x40>)
 8001a66:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001a6a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a72:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <SystemInit+0x44>)
 8001a74:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001a76:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8001a78:	f042 0201 	orr.w	r2, r2, #1
 8001a7c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8001a7e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8001a86:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8001a8a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001a8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a90:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a98:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a9a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001aa0:	608b      	str	r3, [r1, #8]
 8001aa2:	4770      	bx	lr
 8001aa4:	e000ed00 	.word	0xe000ed00
 8001aa8:	40021000 	.word	0x40021000

08001aac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001aac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ae4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ab0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001ab2:	e003      	b.n	8001abc <LoopCopyDataInit>

08001ab4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001ab6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001ab8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001aba:	3104      	adds	r1, #4

08001abc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001abc:	480b      	ldr	r0, [pc, #44]	; (8001aec <LoopForever+0xa>)
	ldr	r3, =_edata
 8001abe:	4b0c      	ldr	r3, [pc, #48]	; (8001af0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ac0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ac2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ac4:	d3f6      	bcc.n	8001ab4 <CopyDataInit>
	ldr	r2, =_sbss
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	; (8001af4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ac8:	e002      	b.n	8001ad0 <LoopFillZerobss>

08001aca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001aca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001acc:	f842 3b04 	str.w	r3, [r2], #4

08001ad0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ad0:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <LoopForever+0x16>)
	cmp	r2, r3
 8001ad2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ad4:	d3f9      	bcc.n	8001aca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ad6:	f7ff ffc5 	bl	8001a64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ada:	f000 f811 	bl	8001b00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ade:	f7ff fee3 	bl	80018a8 <main>

08001ae2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ae2:	e7fe      	b.n	8001ae2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ae4:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001ae8:	08001bcc 	.word	0x08001bcc
	ldr	r0, =_sdata
 8001aec:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001af0:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8001af4:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8001af8:	2000009c 	.word	0x2000009c

08001afc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001afc:	e7fe      	b.n	8001afc <ADC1_IRQHandler>
	...

08001b00 <__libc_init_array>:
 8001b00:	b570      	push	{r4, r5, r6, lr}
 8001b02:	4e0d      	ldr	r6, [pc, #52]	; (8001b38 <__libc_init_array+0x38>)
 8001b04:	4c0d      	ldr	r4, [pc, #52]	; (8001b3c <__libc_init_array+0x3c>)
 8001b06:	1ba4      	subs	r4, r4, r6
 8001b08:	10a4      	asrs	r4, r4, #2
 8001b0a:	2500      	movs	r5, #0
 8001b0c:	42a5      	cmp	r5, r4
 8001b0e:	d109      	bne.n	8001b24 <__libc_init_array+0x24>
 8001b10:	4e0b      	ldr	r6, [pc, #44]	; (8001b40 <__libc_init_array+0x40>)
 8001b12:	4c0c      	ldr	r4, [pc, #48]	; (8001b44 <__libc_init_array+0x44>)
 8001b14:	f000 f818 	bl	8001b48 <_init>
 8001b18:	1ba4      	subs	r4, r4, r6
 8001b1a:	10a4      	asrs	r4, r4, #2
 8001b1c:	2500      	movs	r5, #0
 8001b1e:	42a5      	cmp	r5, r4
 8001b20:	d105      	bne.n	8001b2e <__libc_init_array+0x2e>
 8001b22:	bd70      	pop	{r4, r5, r6, pc}
 8001b24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b28:	4798      	blx	r3
 8001b2a:	3501      	adds	r5, #1
 8001b2c:	e7ee      	b.n	8001b0c <__libc_init_array+0xc>
 8001b2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b32:	4798      	blx	r3
 8001b34:	3501      	adds	r5, #1
 8001b36:	e7f2      	b.n	8001b1e <__libc_init_array+0x1e>
 8001b38:	08001bc4 	.word	0x08001bc4
 8001b3c:	08001bc4 	.word	0x08001bc4
 8001b40:	08001bc4 	.word	0x08001bc4
 8001b44:	08001bc8 	.word	0x08001bc8

08001b48 <_init>:
 8001b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b4a:	bf00      	nop
 8001b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b4e:	bc08      	pop	{r3}
 8001b50:	469e      	mov	lr, r3
 8001b52:	4770      	bx	lr

08001b54 <_fini>:
 8001b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b56:	bf00      	nop
 8001b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b5a:	bc08      	pop	{r3}
 8001b5c:	469e      	mov	lr, r3
 8001b5e:	4770      	bx	lr
