// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module ram_2x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [1:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
               reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [1:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire       do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :262:24, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :264:27, :298:17, :300:14
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x2 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module AXI4Xbar(	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  output        auto_anon_in_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_anon_in_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [7:0]  auto_anon_in_awlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_anon_in_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_in_awburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_awlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_awcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_anon_in_awprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_awqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_in_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_in_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_in_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_anon_in_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_anon_in_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [7:0]  auto_anon_in_arlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_anon_in_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_in_arburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_arlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_arcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_anon_in_arprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_arqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_in_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_in_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_anon_in_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_rlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [28:0] auto_anon_out_1_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [7:0]  auto_anon_out_1_awlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_1_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_anon_out_1_awburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_awlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_awcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_1_awprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_awqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_out_1_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_out_1_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_out_1_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_out_1_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [28:0] auto_anon_out_1_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [7:0]  auto_anon_out_1_arlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_1_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_anon_out_1_arburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_arlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_arcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_1_arprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_arqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_out_1_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_out_1_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_out_1_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_rlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_out_0_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_0_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [7:0]  auto_anon_out_0_awlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_0_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_anon_out_0_awburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_awlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_awcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_0_awprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_awqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_out_0_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_out_0_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_out_0_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_out_0_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_0_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [7:0]  auto_anon_out_0_arlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_0_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_anon_out_0_arburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_arlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_arcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_0_arprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_arqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_out_0_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_out_0_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_out_0_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_rlast	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
);

  wire [3:0]  _in_0_bT_5;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22
  wire [3:0]  _in_0_rT_11;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _in_0_rT_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22
  wire        _portsWOI_in_0_wready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _portsAWOI_in_0_awready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _portsAROI_in_0_arready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        anonIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:163:{45,82}
  wire        anonIn_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:45
  wire        _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
  wire        _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
  wire [1:0]  _awIn_0_io_deq_bits;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
  wire        _arFIFOMap_15_T_1 = anonIn_arready & auto_anon_in_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:45, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_0_T_2 = auto_anon_in_arid == 4'h0 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_15_T_4 = auto_anon_in_rready & in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_0_T_6 =
    _in_0_rT_11 == 4'h0 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_0_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_0_T_22 = arFIFOMap_0_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_15_T_1 = anonIn_awready & auto_anon_in_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:163:{45,82}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_0_T_2 = auto_anon_in_awid == 4'h0 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_15_T_4 = auto_anon_in_bready & in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_0_T_5 = _in_0_bT_5 == 4'h0 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_0_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_0_T_21 = awFIFOMap_0_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_1_T_2 = auto_anon_in_arid == 4'h1 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_1_T_6 =
    _in_0_rT_11 == 4'h1 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_1_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_1_T_22 = arFIFOMap_1_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_1_T_2 = auto_anon_in_awid == 4'h1 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_1_T_5 = _in_0_bT_5 == 4'h1 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_1_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_1_T_21 = awFIFOMap_1_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_2_T_2 = auto_anon_in_arid == 4'h2 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_2_T_6 =
    _in_0_rT_11 == 4'h2 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_2_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_2_T_22 = arFIFOMap_2_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_2_T_2 = auto_anon_in_awid == 4'h2 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_2_T_5 = _in_0_bT_5 == 4'h2 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_2_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_2_T_21 = awFIFOMap_2_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_3_T_2 = auto_anon_in_arid == 4'h3 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_3_T_6 =
    _in_0_rT_11 == 4'h3 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_3_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_3_T_22 = arFIFOMap_3_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_3_T_2 = auto_anon_in_awid == 4'h3 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_3_T_5 = _in_0_bT_5 == 4'h3 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_3_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_3_T_21 = awFIFOMap_3_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_4_T_2 = auto_anon_in_arid == 4'h4 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_4_T_6 =
    _in_0_rT_11 == 4'h4 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_4_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_4_T_22 = arFIFOMap_4_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_4_T_2 = auto_anon_in_awid == 4'h4 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_4_T_5 = _in_0_bT_5 == 4'h4 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_4_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_4_T_21 = awFIFOMap_4_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_5_T_2 = auto_anon_in_arid == 4'h5 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_5_T_6 =
    _in_0_rT_11 == 4'h5 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_5_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_5_T_22 = arFIFOMap_5_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_5_T_2 = auto_anon_in_awid == 4'h5 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_5_T_5 = _in_0_bT_5 == 4'h5 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_5_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_5_T_21 = awFIFOMap_5_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_6_T_2 = auto_anon_in_arid == 4'h6 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_6_T_6 =
    _in_0_rT_11 == 4'h6 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_6_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_6_T_22 = arFIFOMap_6_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_6_T_2 = auto_anon_in_awid == 4'h6 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_6_T_5 = _in_0_bT_5 == 4'h6 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_6_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_6_T_21 = awFIFOMap_6_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_7_T_2 = auto_anon_in_arid == 4'h7 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_7_T_6 =
    _in_0_rT_11 == 4'h7 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_7_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_7_T_22 = arFIFOMap_7_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_7_T_2 = auto_anon_in_awid == 4'h7 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_7_T_5 = _in_0_bT_5 == 4'h7 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_7_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_7_T_21 = awFIFOMap_7_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_8_T_2 = auto_anon_in_arid == 4'h8 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_8_T_6 =
    _in_0_rT_11 == 4'h8 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_8_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_8_T_22 = arFIFOMap_8_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_8_T_2 = auto_anon_in_awid == 4'h8 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_8_T_5 = _in_0_bT_5 == 4'h8 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_8_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_8_T_21 = awFIFOMap_8_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_9_T_2 = auto_anon_in_arid == 4'h9 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_9_T_6 =
    _in_0_rT_11 == 4'h9 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_9_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_9_T_22 = arFIFOMap_9_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_9_T_2 = auto_anon_in_awid == 4'h9 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_9_T_5 = _in_0_bT_5 == 4'h9 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_9_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_9_T_21 = awFIFOMap_9_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_10_T_2 = auto_anon_in_arid == 4'hA & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_10_T_6 =
    _in_0_rT_11 == 4'hA & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_10_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_10_T_22 = arFIFOMap_10_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_10_T_2 = auto_anon_in_awid == 4'hA & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_10_T_5 = _in_0_bT_5 == 4'hA & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_10_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_10_T_21 = awFIFOMap_10_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_11_T_2 = auto_anon_in_arid == 4'hB & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_11_T_6 =
    _in_0_rT_11 == 4'hB & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_11_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_11_T_22 = arFIFOMap_11_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_11_T_2 = auto_anon_in_awid == 4'hB & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_11_T_5 = _in_0_bT_5 == 4'hB & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_11_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_11_T_21 = awFIFOMap_11_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_12_T_2 = auto_anon_in_arid == 4'hC & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_12_T_6 =
    _in_0_rT_11 == 4'hC & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_12_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_12_T_22 = arFIFOMap_12_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_12_T_2 = auto_anon_in_awid == 4'hC & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_12_T_5 = _in_0_bT_5 == 4'hC & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_12_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_12_T_21 = awFIFOMap_12_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_13_T_2 = auto_anon_in_arid == 4'hD & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_13_T_6 =
    _in_0_rT_11 == 4'hD & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_13_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_13_T_22 = arFIFOMap_13_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_13_T_2 = auto_anon_in_awid == 4'hD & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_13_T_5 = _in_0_bT_5 == 4'hD & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_13_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_13_T_21 = awFIFOMap_13_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_14_T_2 = auto_anon_in_arid == 4'hE & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_14_T_6 =
    _in_0_rT_11 == 4'hE & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_14_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_14_T_22 = arFIFOMap_14_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_14_T_2 = auto_anon_in_awid == 4'hE & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_14_T_5 = _in_0_bT_5 == 4'hE & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_14_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_14_T_21 = awFIFOMap_14_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _arFIFOMap_15_T_2 = (&auto_anon_in_arid) & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_15_T_6 =
    (&_in_0_rT_11) & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         arFIFOMap_15_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _arFIFOMap_15_T_22 = arFIFOMap_15_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire        _awFIFOMap_15_T_2 = (&auto_anon_in_awid) & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_15_T_5 = (&_in_0_bT_5) & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg         awFIFOMap_15_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
  wire        _awFIFOMap_15_T_21 = awFIFOMap_15_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
  wire [15:0] _GEN =
    {{(arFIFOMap_15_count == 3'h0 | arFIFOMap_15_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_15_T_22},
     {(arFIFOMap_14_count == 3'h0 | arFIFOMap_14_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_14_T_22},
     {(arFIFOMap_13_count == 3'h0 | arFIFOMap_13_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_13_T_22},
     {(arFIFOMap_12_count == 3'h0 | arFIFOMap_12_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_12_T_22},
     {(arFIFOMap_11_count == 3'h0 | arFIFOMap_11_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_11_T_22},
     {(arFIFOMap_10_count == 3'h0 | arFIFOMap_10_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_10_T_22},
     {(arFIFOMap_9_count == 3'h0 | arFIFOMap_9_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_9_T_22},
     {(arFIFOMap_8_count == 3'h0 | arFIFOMap_8_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_8_T_22},
     {(arFIFOMap_7_count == 3'h0 | arFIFOMap_7_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_7_T_22},
     {(arFIFOMap_6_count == 3'h0 | arFIFOMap_6_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_6_T_22},
     {(arFIFOMap_5_count == 3'h0 | arFIFOMap_5_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_5_T_22},
     {(arFIFOMap_4_count == 3'h0 | arFIFOMap_4_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_4_T_22},
     {(arFIFOMap_3_count == 3'h0 | arFIFOMap_3_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_3_T_22},
     {(arFIFOMap_2_count == 3'h0 | arFIFOMap_2_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_2_T_22},
     {(arFIFOMap_1_count == 3'h0 | arFIFOMap_1_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_1_T_22},
     {(arFIFOMap_0_count == 3'h0 | arFIFOMap_0_last == ~(auto_anon_in_araddr[29]))
        & _arFIFOMap_0_T_22}};	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29, :132:43, :135:71, :136:{22,30,44}, :153:45, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
  wire        in_0_arvalid = auto_anon_in_arvalid & _GEN[auto_anon_in_arid];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:45
  assign anonIn_arready = _portsAROI_in_0_arready_T_2 & _GEN[auto_anon_in_arid];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:45, :154:45, src/main/scala/chisel3/util/Mux.scala:30:73
  reg         latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30
  wire        _anonIn_awready_T = latched | _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :161:30, :162:57
  wire [15:0] _GEN_0 =
    {{(awFIFOMap_15_count == 3'h0 | awFIFOMap_15_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_15_T_21},
     {(awFIFOMap_14_count == 3'h0 | awFIFOMap_14_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_14_T_21},
     {(awFIFOMap_13_count == 3'h0 | awFIFOMap_13_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_13_T_21},
     {(awFIFOMap_12_count == 3'h0 | awFIFOMap_12_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_12_T_21},
     {(awFIFOMap_11_count == 3'h0 | awFIFOMap_11_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_11_T_21},
     {(awFIFOMap_10_count == 3'h0 | awFIFOMap_10_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_10_T_21},
     {(awFIFOMap_9_count == 3'h0 | awFIFOMap_9_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_9_T_21},
     {(awFIFOMap_8_count == 3'h0 | awFIFOMap_8_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_8_T_21},
     {(awFIFOMap_7_count == 3'h0 | awFIFOMap_7_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_7_T_21},
     {(awFIFOMap_6_count == 3'h0 | awFIFOMap_6_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_6_T_21},
     {(awFIFOMap_5_count == 3'h0 | awFIFOMap_5_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_5_T_21},
     {(awFIFOMap_4_count == 3'h0 | awFIFOMap_4_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_4_T_21},
     {(awFIFOMap_3_count == 3'h0 | awFIFOMap_3_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_3_T_21},
     {(awFIFOMap_2_count == 3'h0 | awFIFOMap_2_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_2_T_21},
     {(awFIFOMap_1_count == 3'h0 | awFIFOMap_1_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_1_T_21},
     {(awFIFOMap_0_count == 3'h0 | awFIFOMap_0_last == ~(auto_anon_in_awaddr[29]))
        & _awFIFOMap_0_T_21}};	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29, :132:43, :135:71, :136:{22,30,44}, :162:82, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
  wire        in_0_awvalid =
    auto_anon_in_awvalid & _anonIn_awready_T & _GEN_0[auto_anon_in_awid];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{45,57,82}
  assign anonIn_awready =
    _portsAWOI_in_0_awready_T_2 & _anonIn_awready_T & _GEN_0[auto_anon_in_awid];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{57,82}, :163:{45,82}, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        awIn_0_io_enq_valid = auto_anon_in_awvalid & ~latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30, :164:{51,54}
  wire        in_0_wvalid = auto_anon_in_wvalid & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :169:43
  assign _portsAROI_in_0_arready_T_2 =
    auto_anon_in_araddr[29] & auto_anon_out_0_arready
    | ~(auto_anon_in_araddr[29]) & auto_anon_out_1_arready;	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsAWOI_in_0_awready_T_2 =
    auto_anon_in_awaddr[29] & auto_anon_out_0_awready
    | ~(auto_anon_in_awaddr[29]) & auto_anon_out_1_awready;	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsWOI_in_0_wready_T_2 =
    _awIn_0_io_deq_bits[0] & auto_anon_out_0_wready | _awIn_0_io_deq_bits[1]
    & auto_anon_out_1_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :84:73, src/main/scala/chisel3/util/Mux.scala:30:73
  reg         idle_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
  wire        anyValid = auto_anon_out_0_rvalid | auto_anon_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36
  wire [1:0]  readys_valid = {auto_anon_out_1_rvalid, auto_anon_out_0_rvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49
  reg  [1:0]  readys_mask;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0]  readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], auto_anon_out_1_rvalid} | _readys_filter_T_1));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:43
  wire        prefixOR_1 = readys_readys[0] & auto_anon_out_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire        winner_2_1 = readys_readys[1] & auto_anon_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  reg         state_2_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
  reg         state_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
  wire        muxState_2_0 = idle_2 ? prefixOR_1 : state_2_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
  wire        muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
  assign in_0_rvalid =
    idle_2
      ? anyValid
      : state_2_0 & auto_anon_out_0_rvalid | state_2_1 & auto_anon_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :291:24, :308:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_2 =
    muxState_2_0 & auto_anon_out_0_rlast | muxState_2_1
    & auto_anon_out_1_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_11 =
    (muxState_2_0 ? auto_anon_out_0_rid : 4'h0)
    | (muxState_2_1 ? auto_anon_out_1_rid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  reg         idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
  wire        anyValid_1 = auto_anon_out_0_bvalid | auto_anon_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36
  wire [1:0]  readys_valid_1 = {auto_anon_out_1_bvalid, auto_anon_out_0_bvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49
  reg  [1:0]  readys_mask_1;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0]  readys_readys_1 =
    ~({readys_mask_1[1], _readys_filter_T_3[1] | readys_mask_1[0]}
      & ({_readys_filter_T_3[0], auto_anon_out_1_bvalid} | _readys_filter_T_3));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:43
  wire        winner_3_0 = readys_readys_1[0] & auto_anon_out_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire        winner_3_1 = readys_readys_1[1] & auto_anon_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      if (~reset & ~(~_arFIFOMap_0_T_6 | (|arFIFOMap_0_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_0_T_2 | _arFIFOMap_0_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_5 | (|awFIFOMap_0_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_2 | _awFIFOMap_0_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_6 | (|arFIFOMap_1_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_2 | _arFIFOMap_1_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_5 | (|awFIFOMap_1_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_2 | _awFIFOMap_1_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_6 | (|arFIFOMap_2_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_2 | _arFIFOMap_2_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_5 | (|awFIFOMap_2_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_2 | _awFIFOMap_2_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_6 | (|arFIFOMap_3_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_2 | _arFIFOMap_3_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_5 | (|awFIFOMap_3_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_2 | _awFIFOMap_3_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_6 | (|arFIFOMap_4_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_2 | _arFIFOMap_4_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_5 | (|awFIFOMap_4_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_2 | _awFIFOMap_4_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_6 | (|arFIFOMap_5_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_2 | _arFIFOMap_5_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_5 | (|awFIFOMap_5_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_2 | _awFIFOMap_5_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_6 | (|arFIFOMap_6_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_2 | _arFIFOMap_6_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_5 | (|awFIFOMap_6_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_2 | _awFIFOMap_6_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_6 | (|arFIFOMap_7_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_2 | _arFIFOMap_7_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_5 | (|awFIFOMap_7_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_2 | _awFIFOMap_7_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_6 | (|arFIFOMap_8_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_2 | _arFIFOMap_8_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_5 | (|awFIFOMap_8_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_2 | _awFIFOMap_8_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_6 | (|arFIFOMap_9_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_2 | _arFIFOMap_9_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_5 | (|awFIFOMap_9_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_2 | _awFIFOMap_9_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_6 | (|arFIFOMap_10_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_2 | _arFIFOMap_10_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_5 | (|awFIFOMap_10_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_2 | _awFIFOMap_10_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_6 | (|arFIFOMap_11_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_2 | _arFIFOMap_11_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_5 | (|awFIFOMap_11_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_2 | _awFIFOMap_11_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_6 | (|arFIFOMap_12_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_2 | _arFIFOMap_12_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_5 | (|awFIFOMap_12_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_2 | _awFIFOMap_12_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_6 | (|arFIFOMap_13_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_2 | _arFIFOMap_13_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_5 | (|awFIFOMap_13_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_2 | _awFIFOMap_13_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_6 | (|arFIFOMap_14_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_2 | _arFIFOMap_14_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_5 | (|awFIFOMap_14_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_2 | _awFIFOMap_14_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_6 | (|arFIFOMap_15_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_2 | _arFIFOMap_15_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_5 | (|awFIFOMap_15_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_2 | _awFIFOMap_15_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~prefixOR_1 | ~winner_2_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :286:{11,54,57,60}, :288:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
          $error("Assertion failed\n    at Xbar.scala:286 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
      end
      if (~reset & ~(~anyValid | prefixOR_1 | winner_2_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36, :280:67, :288:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
          $error("Assertion failed\n    at Xbar.scala:288 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
      end
      if (~reset & ~(~winner_3_0 | ~winner_3_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :286:{11,54,57,60}, :288:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
          $error("Assertion failed\n    at Xbar.scala:286 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
      end
      if (~reset & ~(~anyValid_1 | winner_3_0 | winner_3_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36, :280:67, :288:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
          $error("Assertion failed\n    at Xbar.scala:288 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
  reg         state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
  wire        muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
  assign in_0_bvalid =
    idle_3
      ? anyValid_1
      : state_3_0 & auto_anon_out_0_bvalid | state_3_1 & auto_anon_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :291:24, :308:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_bT_5 =
    (muxState_3_0 ? auto_anon_out_0_bid : 4'h0)
    | (muxState_3_1 ? auto_anon_out_1_bid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      arFIFOMap_0_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_0_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_1_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_1_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_2_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_2_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_3_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_3_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_4_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_4_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_5_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_5_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_6_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_6_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_7_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_7_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_8_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_8_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_9_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_9_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_10_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_10_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_11_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_11_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_12_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_12_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_13_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_13_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_14_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_14_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      arFIFOMap_15_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      awFIFOMap_15_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
      latched <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30
      idle_2 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
      readys_mask <= 2'h3;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_2_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
      state_2_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
      idle_3 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
      readys_mask_1 <= 2'h3;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_3_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
      state_3_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      arFIFOMap_0_count <=
        arFIFOMap_0_count + {2'h0, _arFIFOMap_0_T_2} - {2'h0, _arFIFOMap_0_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_0_count <=
        awFIFOMap_0_count + {2'h0, _awFIFOMap_0_T_2} - {2'h0, _awFIFOMap_0_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_1_count <=
        arFIFOMap_1_count + {2'h0, _arFIFOMap_1_T_2} - {2'h0, _arFIFOMap_1_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_1_count <=
        awFIFOMap_1_count + {2'h0, _awFIFOMap_1_T_2} - {2'h0, _awFIFOMap_1_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_2_count <=
        arFIFOMap_2_count + {2'h0, _arFIFOMap_2_T_2} - {2'h0, _arFIFOMap_2_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_2_count <=
        awFIFOMap_2_count + {2'h0, _awFIFOMap_2_T_2} - {2'h0, _awFIFOMap_2_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_3_count <=
        arFIFOMap_3_count + {2'h0, _arFIFOMap_3_T_2} - {2'h0, _arFIFOMap_3_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_3_count <=
        awFIFOMap_3_count + {2'h0, _awFIFOMap_3_T_2} - {2'h0, _awFIFOMap_3_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_4_count <=
        arFIFOMap_4_count + {2'h0, _arFIFOMap_4_T_2} - {2'h0, _arFIFOMap_4_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_4_count <=
        awFIFOMap_4_count + {2'h0, _awFIFOMap_4_T_2} - {2'h0, _awFIFOMap_4_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_5_count <=
        arFIFOMap_5_count + {2'h0, _arFIFOMap_5_T_2} - {2'h0, _arFIFOMap_5_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_5_count <=
        awFIFOMap_5_count + {2'h0, _awFIFOMap_5_T_2} - {2'h0, _awFIFOMap_5_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_6_count <=
        arFIFOMap_6_count + {2'h0, _arFIFOMap_6_T_2} - {2'h0, _arFIFOMap_6_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_6_count <=
        awFIFOMap_6_count + {2'h0, _awFIFOMap_6_T_2} - {2'h0, _awFIFOMap_6_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_7_count <=
        arFIFOMap_7_count + {2'h0, _arFIFOMap_7_T_2} - {2'h0, _arFIFOMap_7_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_7_count <=
        awFIFOMap_7_count + {2'h0, _awFIFOMap_7_T_2} - {2'h0, _awFIFOMap_7_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_8_count <=
        arFIFOMap_8_count + {2'h0, _arFIFOMap_8_T_2} - {2'h0, _arFIFOMap_8_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_8_count <=
        awFIFOMap_8_count + {2'h0, _awFIFOMap_8_T_2} - {2'h0, _awFIFOMap_8_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_9_count <=
        arFIFOMap_9_count + {2'h0, _arFIFOMap_9_T_2} - {2'h0, _arFIFOMap_9_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_9_count <=
        awFIFOMap_9_count + {2'h0, _awFIFOMap_9_T_2} - {2'h0, _awFIFOMap_9_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_10_count <=
        arFIFOMap_10_count + {2'h0, _arFIFOMap_10_T_2} - {2'h0, _arFIFOMap_10_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_10_count <=
        awFIFOMap_10_count + {2'h0, _awFIFOMap_10_T_2} - {2'h0, _awFIFOMap_10_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_11_count <=
        arFIFOMap_11_count + {2'h0, _arFIFOMap_11_T_2} - {2'h0, _arFIFOMap_11_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_11_count <=
        awFIFOMap_11_count + {2'h0, _awFIFOMap_11_T_2} - {2'h0, _awFIFOMap_11_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_12_count <=
        arFIFOMap_12_count + {2'h0, _arFIFOMap_12_T_2} - {2'h0, _arFIFOMap_12_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_12_count <=
        awFIFOMap_12_count + {2'h0, _awFIFOMap_12_T_2} - {2'h0, _awFIFOMap_12_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_13_count <=
        arFIFOMap_13_count + {2'h0, _arFIFOMap_13_T_2} - {2'h0, _arFIFOMap_13_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_13_count <=
        awFIFOMap_13_count + {2'h0, _awFIFOMap_13_T_2} - {2'h0, _awFIFOMap_13_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_14_count <=
        arFIFOMap_14_count + {2'h0, _arFIFOMap_14_T_2} - {2'h0, _arFIFOMap_14_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_14_count <=
        awFIFOMap_14_count + {2'h0, _awFIFOMap_14_T_2} - {2'h0, _awFIFOMap_14_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_15_count <=
        arFIFOMap_15_count + {2'h0, _arFIFOMap_15_T_2} - {2'h0, _arFIFOMap_15_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_15_count <=
        awFIFOMap_15_count + {2'h0, _awFIFOMap_15_T_2} - {2'h0, _awFIFOMap_15_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      latched <=
        ~(_portsAWOI_in_0_awready_T_2 & in_0_awvalid)
        & (_awIn_0_io_enq_ready & awIn_0_io_enq_valid | latched);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :161:30, :162:{45,82}, :164:51, :165:{36,46}, :166:{30,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
      idle_2 <= auto_anon_in_rready & in_0_rvalid | ~anyValid & idle_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :296:{21,28}, :297:{22,29}, :308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_2 & (|readys_valid)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [1:0] _readys_mask_T = readys_readys & readys_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_2) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
        state_2_0 <= prefixOR_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
        state_2_1 <= winner_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
      end
      idle_3 <= auto_anon_in_bready & in_0_bvalid | ~anyValid_1 & idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :296:{21,28}, :297:{22,29}, :308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_3 & (|readys_valid_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [1:0] _readys_mask_T_5 = readys_readys_1 & readys_valid_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        readys_mask_1 <= _readys_mask_T_5 | {_readys_mask_T_5[0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_3) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
        state_3_0 <= winner_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
        state_3_1 <= winner_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
      end
    end
    if (_arFIFOMap_0_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_0_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_0_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_0_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_1_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_1_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_1_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_1_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_2_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_2_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_2_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_2_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_3_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_3_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_3_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_3_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_4_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_4_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_4_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_4_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_5_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_5_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_5_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_5_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_6_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_6_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_6_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_6_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_7_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_7_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_7_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_7_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_8_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_8_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_8_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_8_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_9_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_9_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_9_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_9_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_10_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_10_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_10_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_10_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_11_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_11_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_11_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_11_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_12_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_12_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_12_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_12_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_13_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_13_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_13_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_13_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_14_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_14_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_14_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_14_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_arFIFOMap_15_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
      arFIFOMap_15_last <= ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    if (_awFIFOMap_15_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
      awFIFOMap_15_last <= ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      automatic logic [31:0] _RANDOM[0:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
        end	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
        arFIFOMap_0_count = _RANDOM[3'h0][2:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_0_last = _RANDOM[3'h0][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_0_count = _RANDOM[3'h0][6:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_0_last = _RANDOM[3'h0][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_1_count = _RANDOM[3'h0][10:8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_1_last = _RANDOM[3'h0][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_1_count = _RANDOM[3'h0][14:12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_1_last = _RANDOM[3'h0][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_2_count = _RANDOM[3'h0][18:16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_2_last = _RANDOM[3'h0][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_2_count = _RANDOM[3'h0][22:20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_2_last = _RANDOM[3'h0][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_3_count = _RANDOM[3'h0][26:24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_3_last = _RANDOM[3'h0][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_3_count = _RANDOM[3'h0][30:28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_3_last = _RANDOM[3'h0][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_4_count = _RANDOM[3'h1][2:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_4_last = _RANDOM[3'h1][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_4_count = _RANDOM[3'h1][6:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_4_last = _RANDOM[3'h1][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_5_count = _RANDOM[3'h1][10:8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_5_last = _RANDOM[3'h1][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_5_count = _RANDOM[3'h1][14:12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_5_last = _RANDOM[3'h1][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_6_count = _RANDOM[3'h1][18:16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_6_last = _RANDOM[3'h1][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_6_count = _RANDOM[3'h1][22:20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_6_last = _RANDOM[3'h1][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_7_count = _RANDOM[3'h1][26:24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_7_last = _RANDOM[3'h1][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_7_count = _RANDOM[3'h1][30:28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_7_last = _RANDOM[3'h1][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_8_count = _RANDOM[3'h2][2:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_8_last = _RANDOM[3'h2][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_8_count = _RANDOM[3'h2][6:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_8_last = _RANDOM[3'h2][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_9_count = _RANDOM[3'h2][10:8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_9_last = _RANDOM[3'h2][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_9_count = _RANDOM[3'h2][14:12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_9_last = _RANDOM[3'h2][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_10_count = _RANDOM[3'h2][18:16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_10_last = _RANDOM[3'h2][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_10_count = _RANDOM[3'h2][22:20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_10_last = _RANDOM[3'h2][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_11_count = _RANDOM[3'h2][26:24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_11_last = _RANDOM[3'h2][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_11_count = _RANDOM[3'h2][30:28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_11_last = _RANDOM[3'h2][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_12_count = _RANDOM[3'h3][2:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_12_last = _RANDOM[3'h3][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_12_count = _RANDOM[3'h3][6:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_12_last = _RANDOM[3'h3][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_13_count = _RANDOM[3'h3][10:8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_13_last = _RANDOM[3'h3][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_13_count = _RANDOM[3'h3][14:12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_13_last = _RANDOM[3'h3][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_14_count = _RANDOM[3'h3][18:16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_14_last = _RANDOM[3'h3][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_14_count = _RANDOM[3'h3][22:20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_14_last = _RANDOM[3'h3][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        arFIFOMap_15_count = _RANDOM[3'h3][26:24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_15_last = _RANDOM[3'h3][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        awFIFOMap_15_count = _RANDOM[3'h3][30:28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_15_last = _RANDOM[3'h3][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
        latched = _RANDOM[3'h4][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30
        idle_2 = _RANDOM[3'h4][9];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :272:23
        readys_mask = _RANDOM[3'h4][11:10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_2_0 = _RANDOM[3'h4][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
        state_2_1 = _RANDOM[3'h4][13];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
        idle_3 = _RANDOM[3'h4][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :272:23
        readys_mask_1 = _RANDOM[3'h4][16:15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_3_0 = _RANDOM[3'h4][17];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
        state_3_1 = _RANDOM[3'h4][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt2 awIn_0 (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_awIn_0_io_enq_ready),
    .io_enq_valid (awIn_0_io_enq_valid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:164:51
    .io_enq_bits  ({~(auto_anon_in_awaddr[29]), auto_anon_in_awaddr[29]}),	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:83:75, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
    .io_deq_ready
      (auto_anon_in_wvalid & auto_anon_in_wlast & _portsWOI_in_0_wready_T_2),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:171:{50,74}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_deq_valid (_awIn_0_io_deq_valid),
    .io_deq_bits  (_awIn_0_io_deq_bits)
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
  assign auto_anon_in_awready = anonIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :163:{45,82}
  assign auto_anon_in_wready = _portsWOI_in_0_wready_T_2 & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :170:43, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_bvalid = in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :308:22
  assign auto_anon_in_bid = _in_0_bT_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_bresp =
    (muxState_3_0 ? auto_anon_out_0_bresp : 2'h0)
    | (muxState_3_1 ? auto_anon_out_1_bresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_arready = anonIn_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :154:45
  assign auto_anon_in_rvalid = in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :308:22
  assign auto_anon_in_rid = _in_0_rT_11;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_rdata =
    (muxState_2_0 ? auto_anon_out_0_rdata : 32'h0)
    | (muxState_2_1 ? auto_anon_out_1_rdata : 32'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_rresp =
    (muxState_2_0 ? auto_anon_out_0_rresp : 2'h0)
    | (muxState_2_1 ? auto_anon_out_1_rresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_rlast = _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_out_1_awvalid = in_0_awvalid & ~(auto_anon_in_awaddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :162:{45,82}, :252:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
  assign auto_anon_out_1_awid = auto_anon_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_awaddr = auto_anon_in_awaddr[28:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :182:37
  assign auto_anon_out_1_awlen = auto_anon_in_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_awsize = auto_anon_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_awburst = auto_anon_in_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_awlock = auto_anon_in_awlock;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_awcache = auto_anon_in_awcache;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_awprot = auto_anon_in_awprot;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_awqos = auto_anon_in_awqos;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[1];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
  assign auto_anon_out_1_wdata = auto_anon_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_wstrb = auto_anon_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_wlast = auto_anon_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_bready =
    auto_anon_in_bready & (idle_3 ? readys_readys_1[1] : state_3_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_anon_out_1_arvalid = in_0_arvalid & ~(auto_anon_in_araddr[29]);	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :153:45, :252:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:59
  assign auto_anon_out_1_arid = auto_anon_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_araddr = auto_anon_in_araddr[28:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :182:37
  assign auto_anon_out_1_arlen = auto_anon_in_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_arsize = auto_anon_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_arburst = auto_anon_in_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_arlock = auto_anon_in_arlock;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_arcache = auto_anon_in_arcache;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_arprot = auto_anon_in_arprot;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_arqos = auto_anon_in_arqos;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_rready =
    auto_anon_in_rready & (idle_2 ? readys_readys[1] : state_2_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_anon_out_0_awvalid = in_0_awvalid & auto_anon_in_awaddr[29];	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :162:{45,82}, :252:40
  assign auto_anon_out_0_awid = auto_anon_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awaddr = auto_anon_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awlen = auto_anon_in_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awsize = auto_anon_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awburst = auto_anon_in_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awlock = auto_anon_in_awlock;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awcache = auto_anon_in_awcache;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awprot = auto_anon_in_awprot;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awqos = auto_anon_in_awqos;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
  assign auto_anon_out_0_wdata = auto_anon_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_wstrb = auto_anon_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_wlast = auto_anon_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_bready =
    auto_anon_in_bready & (idle_3 ? readys_readys_1[0] : state_3_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_anon_out_0_arvalid = in_0_arvalid & auto_anon_in_araddr[29];	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :153:45, :252:40
  assign auto_anon_out_0_arid = auto_anon_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_araddr = auto_anon_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_arlen = auto_anon_in_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_arsize = auto_anon_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_arburst = auto_anon_in_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_arlock = auto_anon_in_arlock;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_arcache = auto_anon_in_arcache;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_arprot = auto_anon_in_arprot;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_arqos = auto_anon_in_arqos;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_rready =
    auto_anon_in_rready & (idle_2 ? readys_readys[0] : state_2_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
endmodule

module AXI4Xbar_1(	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  output        auto_anon_in_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_anon_in_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_anon_in_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_in_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_in_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_in_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_anon_in_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_anon_in_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_anon_in_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_in_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_in_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_in_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_anon_in_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_rlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_1_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_out_1_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_out_1_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_out_1_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_1_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_out_1_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_out_1_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_out_1_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_0_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_0_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_out_0_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_out_0_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_out_0_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_0_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_anon_out_0_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_out_0_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_out_0_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_anon_out_0_rresp	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
);

  wire [3:0] _in_0_bT_5;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22
  wire [3:0] _in_0_rT_11;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _in_0_rT_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22
  wire       _portsWOI_in_0_wready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _portsAWOI_in_0_awready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _portsAROI_in_0_arready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       anonIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:163:45
  wire       _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
  wire       _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
  wire [1:0] _awIn_0_io_deq_bits;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
  wire       _arFIFOMap_15_T_1 = _portsAROI_in_0_arready_T_2 & auto_anon_in_arvalid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _arFIFOMap_0_T_2 = auto_anon_in_arid == 4'h0 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_15_T_4 = auto_anon_in_rready & in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_0_T_6 =
    _in_0_rT_11 == 4'h0 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_15_T_1 = anonIn_awready & auto_anon_in_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:163:45, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_0_T_2 = auto_anon_in_awid == 4'h0 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_15_T_4 = auto_anon_in_bready & in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_0_T_5 = _in_0_bT_5 == 4'h0 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_1_T_2 = auto_anon_in_arid == 4'h1 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_1_T_6 =
    _in_0_rT_11 == 4'h1 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_1_T_2 = auto_anon_in_awid == 4'h1 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_1_T_5 = _in_0_bT_5 == 4'h1 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_2_T_2 = auto_anon_in_arid == 4'h2 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_2_T_6 =
    _in_0_rT_11 == 4'h2 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_2_T_2 = auto_anon_in_awid == 4'h2 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_2_T_5 = _in_0_bT_5 == 4'h2 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_3_T_2 = auto_anon_in_arid == 4'h3 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_3_T_6 =
    _in_0_rT_11 == 4'h3 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_3_T_2 = auto_anon_in_awid == 4'h3 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_3_T_5 = _in_0_bT_5 == 4'h3 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_4_T_2 = auto_anon_in_arid == 4'h4 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_4_T_6 =
    _in_0_rT_11 == 4'h4 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_4_T_2 = auto_anon_in_awid == 4'h4 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_4_T_5 = _in_0_bT_5 == 4'h4 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_5_T_2 = auto_anon_in_arid == 4'h5 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_5_T_6 =
    _in_0_rT_11 == 4'h5 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_5_T_2 = auto_anon_in_awid == 4'h5 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_5_T_5 = _in_0_bT_5 == 4'h5 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_6_T_2 = auto_anon_in_arid == 4'h6 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_6_T_6 =
    _in_0_rT_11 == 4'h6 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_6_T_2 = auto_anon_in_awid == 4'h6 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_6_T_5 = _in_0_bT_5 == 4'h6 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_7_T_2 = auto_anon_in_arid == 4'h7 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_7_T_6 =
    _in_0_rT_11 == 4'h7 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_7_T_2 = auto_anon_in_awid == 4'h7 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_7_T_5 = _in_0_bT_5 == 4'h7 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_8_T_2 = auto_anon_in_arid == 4'h8 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_8_T_6 =
    _in_0_rT_11 == 4'h8 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_8_T_2 = auto_anon_in_awid == 4'h8 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_8_T_5 = _in_0_bT_5 == 4'h8 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_9_T_2 = auto_anon_in_arid == 4'h9 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_9_T_6 =
    _in_0_rT_11 == 4'h9 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_9_T_2 = auto_anon_in_awid == 4'h9 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_9_T_5 = _in_0_bT_5 == 4'h9 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_10_T_2 = auto_anon_in_arid == 4'hA & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_10_T_6 =
    _in_0_rT_11 == 4'hA & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_10_T_2 = auto_anon_in_awid == 4'hA & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_10_T_5 = _in_0_bT_5 == 4'hA & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_11_T_2 = auto_anon_in_arid == 4'hB & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_11_T_6 =
    _in_0_rT_11 == 4'hB & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_11_T_2 = auto_anon_in_awid == 4'hB & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_11_T_5 = _in_0_bT_5 == 4'hB & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_12_T_2 = auto_anon_in_arid == 4'hC & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_12_T_6 =
    _in_0_rT_11 == 4'hC & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_12_T_2 = auto_anon_in_awid == 4'hC & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_12_T_5 = _in_0_bT_5 == 4'hC & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_13_T_2 = auto_anon_in_arid == 4'hD & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_13_T_6 =
    _in_0_rT_11 == 4'hD & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_13_T_2 = auto_anon_in_awid == 4'hD & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_13_T_5 = _in_0_bT_5 == 4'hD & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_14_T_2 = auto_anon_in_arid == 4'hE & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_14_T_6 =
    _in_0_rT_11 == 4'hE & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_14_T_2 = auto_anon_in_awid == 4'hE & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_14_T_5 = _in_0_bT_5 == 4'hE & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _arFIFOMap_15_T_2 = (&auto_anon_in_arid) & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_15_T_6 =
    (&_in_0_rT_11) & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  wire       _awFIFOMap_15_T_2 = (&auto_anon_in_awid) & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_15_T_5 = (&_in_0_bT_5) & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
  reg        latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30
  wire       _anonIn_awready_T = latched | _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :161:30, :162:57
  wire       in_0_awvalid = auto_anon_in_awvalid & _anonIn_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{45,57}
  assign anonIn_awready = _portsAWOI_in_0_awready_T_2 & _anonIn_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:57, :163:45, src/main/scala/chisel3/util/Mux.scala:30:73
  wire       awIn_0_io_enq_valid = auto_anon_in_awvalid & ~latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30, :164:{51,54}
  wire       in_0_wvalid = auto_anon_in_wvalid & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :169:43
  assign _portsAROI_in_0_arready_T_2 =
    ~(auto_anon_in_araddr[28]) & auto_anon_out_0_arready
    | auto_anon_in_araddr[28] & auto_anon_out_1_arready;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsAWOI_in_0_awready_T_2 =
    ~(auto_anon_in_awaddr[28]) & auto_anon_out_0_awready
    | auto_anon_in_awaddr[28] & auto_anon_out_1_awready;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsWOI_in_0_wready_T_2 =
    _awIn_0_io_deq_bits[0] & auto_anon_out_0_wready | _awIn_0_io_deq_bits[1]
    & auto_anon_out_1_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :84:73, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        idle_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
  wire       anyValid = auto_anon_out_0_rvalid | auto_anon_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36
  wire [1:0] readys_valid = {auto_anon_out_1_rvalid, auto_anon_out_0_rvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49
  reg  [1:0] readys_mask;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0] _readys_filter_T_1 = readys_valid & ~readys_mask;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0] readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], auto_anon_out_1_rvalid} | _readys_filter_T_1));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:43
  wire       prefixOR_1 = readys_readys[0] & auto_anon_out_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire       winner_2_1 = readys_readys[1] & auto_anon_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  reg        state_2_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
  reg        state_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
  wire       muxState_2_0 = idle_2 ? prefixOR_1 : state_2_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
  wire       muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
  assign in_0_rvalid =
    idle_2
      ? anyValid
      : state_2_0 & auto_anon_out_0_rvalid | state_2_1 & auto_anon_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :291:24, :308:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_2 = muxState_2_0 | muxState_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_11 =
    (muxState_2_0 ? auto_anon_out_0_rid : 4'h0)
    | (muxState_2_1 ? auto_anon_out_1_rid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
  wire       anyValid_1 = auto_anon_out_0_bvalid | auto_anon_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36
  wire [1:0] readys_valid_1 = {auto_anon_out_1_bvalid, auto_anon_out_0_bvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49
  reg  [1:0] readys_mask_1;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0] _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0] readys_readys_1 =
    ~({readys_mask_1[1], _readys_filter_T_3[1] | readys_mask_1[0]}
      & ({_readys_filter_T_3[0], auto_anon_out_1_bvalid} | _readys_filter_T_3));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:43
  wire       winner_3_0 = readys_readys_1[0] & auto_anon_out_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire       winner_3_1 = readys_readys_1[1] & auto_anon_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      if (~reset & ~(~_arFIFOMap_0_T_6 | arFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_0_T_2 | ~arFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_5 | awFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_2 | ~awFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_6 | arFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_2 | ~arFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_5 | awFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_2 | ~awFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_6 | arFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_2 | ~arFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_5 | awFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_2 | ~awFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_6 | arFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_2 | ~arFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_5 | awFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_2 | ~awFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_6 | arFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_2 | ~arFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_5 | awFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_2 | ~awFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_6 | arFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_2 | ~arFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_5 | awFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_2 | ~awFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_6 | arFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_2 | ~arFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_5 | awFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_2 | ~awFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_6 | arFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_2 | ~arFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_5 | awFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_2 | ~awFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_6 | arFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_2 | ~arFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_5 | awFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_2 | ~awFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_6 | arFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_2 | ~arFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_5 | awFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_2 | ~awFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_6 | arFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_2 | ~arFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_5 | awFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_2 | ~awFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_6 | arFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_2 | ~arFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_5 | awFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_2 | ~awFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_6 | arFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_2 | ~arFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_5 | awFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_2 | ~awFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_6 | arFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_2 | ~arFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_5 | awFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_2 | ~awFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_6 | arFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_2 | ~arFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_5 | awFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_2 | ~awFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_6 | arFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_2 | ~arFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_5 | awFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $error("Assertion failed\n    at Xbar.scala:131 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_2 | ~awFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $error("Assertion failed\n    at Xbar.scala:132 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
      end
      if (~reset & ~(~prefixOR_1 | ~winner_2_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :286:{11,54,57,60}, :288:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
          $error("Assertion failed\n    at Xbar.scala:286 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
      end
      if (~reset & ~(~anyValid | prefixOR_1 | winner_2_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36, :280:67, :288:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
          $error("Assertion failed\n    at Xbar.scala:288 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
      end
      if (~reset & ~(~winner_3_0 | ~winner_3_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :286:{11,54,57,60}, :288:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
          $error("Assertion failed\n    at Xbar.scala:286 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
      end
      if (~reset & ~(~anyValid_1 | winner_3_0 | winner_3_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36, :280:67, :288:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
          $error("Assertion failed\n    at Xbar.scala:288 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg        state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
  reg        state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
  wire       muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
  wire       muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
  assign in_0_bvalid =
    idle_3
      ? anyValid_1
      : state_3_0 & auto_anon_out_0_bvalid | state_3_1 & auto_anon_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :291:24, :308:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_bT_5 =
    (muxState_3_0 ? auto_anon_out_0_bid : 4'h0)
    | (muxState_3_1 ? auto_anon_out_1_bid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      arFIFOMap_0_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_0_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_1_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_1_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_2_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_2_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_3_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_3_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_4_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_4_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_5_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_5_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_6_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_6_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_7_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_7_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_8_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_8_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_9_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_9_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_10_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_10_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_11_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_11_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_12_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_12_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_13_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_13_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_14_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_14_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      arFIFOMap_15_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      awFIFOMap_15_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
      latched <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30
      idle_2 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
      readys_mask <= 2'h3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_2_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
      state_2_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
      idle_3 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
      readys_mask_1 <= 2'h3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_3_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
      state_3_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      arFIFOMap_0_count <= arFIFOMap_0_count + _arFIFOMap_0_T_2 - _arFIFOMap_0_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_0_count <= awFIFOMap_0_count + _awFIFOMap_0_T_2 - _awFIFOMap_0_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_1_count <= arFIFOMap_1_count + _arFIFOMap_1_T_2 - _arFIFOMap_1_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_1_count <= awFIFOMap_1_count + _awFIFOMap_1_T_2 - _awFIFOMap_1_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_2_count <= arFIFOMap_2_count + _arFIFOMap_2_T_2 - _arFIFOMap_2_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_2_count <= awFIFOMap_2_count + _awFIFOMap_2_T_2 - _awFIFOMap_2_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_3_count <= arFIFOMap_3_count + _arFIFOMap_3_T_2 - _arFIFOMap_3_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_3_count <= awFIFOMap_3_count + _awFIFOMap_3_T_2 - _awFIFOMap_3_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_4_count <= arFIFOMap_4_count + _arFIFOMap_4_T_2 - _arFIFOMap_4_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_4_count <= awFIFOMap_4_count + _awFIFOMap_4_T_2 - _awFIFOMap_4_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_5_count <= arFIFOMap_5_count + _arFIFOMap_5_T_2 - _arFIFOMap_5_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_5_count <= awFIFOMap_5_count + _awFIFOMap_5_T_2 - _awFIFOMap_5_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_6_count <= arFIFOMap_6_count + _arFIFOMap_6_T_2 - _arFIFOMap_6_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_6_count <= awFIFOMap_6_count + _awFIFOMap_6_T_2 - _awFIFOMap_6_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_7_count <= arFIFOMap_7_count + _arFIFOMap_7_T_2 - _arFIFOMap_7_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_7_count <= awFIFOMap_7_count + _awFIFOMap_7_T_2 - _awFIFOMap_7_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_8_count <= arFIFOMap_8_count + _arFIFOMap_8_T_2 - _arFIFOMap_8_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_8_count <= awFIFOMap_8_count + _awFIFOMap_8_T_2 - _awFIFOMap_8_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_9_count <= arFIFOMap_9_count + _arFIFOMap_9_T_2 - _arFIFOMap_9_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_9_count <= awFIFOMap_9_count + _awFIFOMap_9_T_2 - _awFIFOMap_9_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_10_count <= arFIFOMap_10_count + _arFIFOMap_10_T_2 - _arFIFOMap_10_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_10_count <= awFIFOMap_10_count + _awFIFOMap_10_T_2 - _awFIFOMap_10_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_11_count <= arFIFOMap_11_count + _arFIFOMap_11_T_2 - _arFIFOMap_11_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_11_count <= awFIFOMap_11_count + _awFIFOMap_11_T_2 - _awFIFOMap_11_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_12_count <= arFIFOMap_12_count + _arFIFOMap_12_T_2 - _arFIFOMap_12_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_12_count <= awFIFOMap_12_count + _awFIFOMap_12_T_2 - _awFIFOMap_12_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_13_count <= arFIFOMap_13_count + _arFIFOMap_13_T_2 - _arFIFOMap_13_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_13_count <= awFIFOMap_13_count + _awFIFOMap_13_T_2 - _awFIFOMap_13_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_14_count <= arFIFOMap_14_count + _arFIFOMap_14_T_2 - _arFIFOMap_14_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_14_count <= awFIFOMap_14_count + _awFIFOMap_14_T_2 - _awFIFOMap_14_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      arFIFOMap_15_count <= arFIFOMap_15_count + _arFIFOMap_15_T_2 - _arFIFOMap_15_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
      awFIFOMap_15_count <= awFIFOMap_15_count + _awFIFOMap_15_T_2 - _awFIFOMap_15_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
      latched <=
        ~(_portsAWOI_in_0_awready_T_2 & in_0_awvalid)
        & (_awIn_0_io_enq_ready & awIn_0_io_enq_valid | latched);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :161:30, :162:45, :164:51, :165:{36,46}, :166:{30,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
      idle_2 <= auto_anon_in_rready & in_0_rvalid | ~anyValid & idle_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :296:{21,28}, :297:{22,29}, :308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_2 & (|readys_valid)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [1:0] _readys_mask_T = readys_readys & readys_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_2) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
        state_2_0 <= prefixOR_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
        state_2_1 <= winner_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
      end
      idle_3 <= auto_anon_in_bready & in_0_bvalid | ~anyValid_1 & idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :296:{21,28}, :297:{22,29}, :308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_3 & (|readys_valid_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [1:0] _readys_mask_T_5 = readys_readys_1 & readys_valid_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        readys_mask_1 <= _readys_mask_T_5 | {_readys_mask_T_5[0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_3) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
        state_3_0 <= winner_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
        state_3_1 <= winner_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      automatic logic [31:0] _RANDOM[0:2];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
        end	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
        arFIFOMap_0_count = _RANDOM[2'h0][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_0_count = _RANDOM[2'h0][2];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_1_count = _RANDOM[2'h0][4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_1_count = _RANDOM[2'h0][6];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_2_count = _RANDOM[2'h0][8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_2_count = _RANDOM[2'h0][10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_3_count = _RANDOM[2'h0][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_3_count = _RANDOM[2'h0][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_4_count = _RANDOM[2'h0][16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_4_count = _RANDOM[2'h0][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_5_count = _RANDOM[2'h0][20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_5_count = _RANDOM[2'h0][22];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_6_count = _RANDOM[2'h0][24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_6_count = _RANDOM[2'h0][26];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_7_count = _RANDOM[2'h0][28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_7_count = _RANDOM[2'h0][30];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_8_count = _RANDOM[2'h1][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_8_count = _RANDOM[2'h1][2];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_9_count = _RANDOM[2'h1][4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_9_count = _RANDOM[2'h1][6];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_10_count = _RANDOM[2'h1][8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_10_count = _RANDOM[2'h1][10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_11_count = _RANDOM[2'h1][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_11_count = _RANDOM[2'h1][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_12_count = _RANDOM[2'h1][16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_12_count = _RANDOM[2'h1][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_13_count = _RANDOM[2'h1][20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_13_count = _RANDOM[2'h1][22];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_14_count = _RANDOM[2'h1][24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_14_count = _RANDOM[2'h1][26];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        arFIFOMap_15_count = _RANDOM[2'h1][28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        awFIFOMap_15_count = _RANDOM[2'h1][30];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
        latched = _RANDOM[2'h2][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30
        idle_2 = _RANDOM[2'h2][9];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :272:23
        readys_mask = _RANDOM[2'h2][11:10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_2_0 = _RANDOM[2'h2][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
        state_2_1 = _RANDOM[2'h2][13];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
        idle_3 = _RANDOM[2'h2][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :272:23
        readys_mask_1 = _RANDOM[2'h2][16:15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_3_0 = _RANDOM[2'h2][17];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
        state_3_1 = _RANDOM[2'h2][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt2 awIn_0 (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_awIn_0_io_enq_ready),
    .io_enq_valid (awIn_0_io_enq_valid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:164:51
    .io_enq_bits  ({auto_anon_in_awaddr[28], ~(auto_anon_in_awaddr[28])}),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:83:75, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    .io_deq_ready
      (auto_anon_in_wvalid & auto_anon_in_wlast & _portsWOI_in_0_wready_T_2),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:171:{50,74}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_deq_valid (_awIn_0_io_deq_valid),
    .io_deq_bits  (_awIn_0_io_deq_bits)
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
  assign auto_anon_in_awready = anonIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :163:45
  assign auto_anon_in_wready = _portsWOI_in_0_wready_T_2 & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :170:43, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_bvalid = in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :308:22
  assign auto_anon_in_bid = _in_0_bT_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_bresp =
    (muxState_3_0 ? auto_anon_out_0_bresp : 2'h0)
    | (muxState_3_1 ? auto_anon_out_1_bresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_arready = _portsAROI_in_0_arready_T_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_rvalid = in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :308:22
  assign auto_anon_in_rid = _in_0_rT_11;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_rdata =
    (muxState_2_0 ? auto_anon_out_0_rdata : 32'h0)
    | (muxState_2_1 ? auto_anon_out_1_rdata : 32'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_rresp =
    (muxState_2_0 ? auto_anon_out_0_rresp : 2'h0)
    | (muxState_2_1 ? auto_anon_out_1_rresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_rlast = _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_out_1_awvalid = in_0_awvalid & auto_anon_in_awaddr[28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :162:45, :252:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46}
  assign auto_anon_out_1_awid = auto_anon_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_awaddr = auto_anon_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[1];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
  assign auto_anon_out_1_wdata = auto_anon_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_wstrb = auto_anon_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_bready =
    auto_anon_in_bready & (idle_3 ? readys_readys_1[1] : state_3_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_anon_out_1_arvalid = auto_anon_in_arvalid & auto_anon_in_araddr[28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :252:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46}
  assign auto_anon_out_1_arid = auto_anon_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_araddr = auto_anon_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_1_rready =
    auto_anon_in_rready & (idle_2 ? readys_readys[1] : state_2_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_anon_out_0_awvalid = in_0_awvalid & ~(auto_anon_in_awaddr[28]);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :162:45, :252:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_anon_out_0_awid = auto_anon_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awaddr = auto_anon_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_awsize = auto_anon_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
  assign auto_anon_out_0_wdata = auto_anon_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_wstrb = auto_anon_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_bready =
    auto_anon_in_bready & (idle_3 ? readys_readys_1[0] : state_3_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_anon_out_0_arvalid =
    auto_anon_in_arvalid & ~(auto_anon_in_araddr[28]);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :252:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_anon_out_0_arid = auto_anon_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_araddr = auto_anon_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_arsize = auto_anon_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
  assign auto_anon_out_0_rready =
    auto_anon_in_rready & (idle_2 ? readys_readys[0] : state_2_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
endmodule

module APBFanout(	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  input         auto_anon_in_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_in_penable,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_in_pwrite,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_anon_in_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_in_pwdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_anon_in_pstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_in_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_in_pslverr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_in_prdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_3_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_out_3_pwrite,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_3_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_out_3_pwdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_3_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_2_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_2_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_2_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_out_2_prdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_1_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_out_1_pwrite,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_1_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_out_1_pwdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_1_pstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_1_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_out_1_prdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_anon_out_0_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_out_0_penable,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_out_0_pwrite,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_anon_out_0_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_anon_out_0_pwdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_anon_out_0_pstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_anon_out_0_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_anon_out_0_pslverr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_anon_out_0_prdata	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
);

  wire sel_0 = {auto_anon_in_paddr[24], auto_anon_in_paddr[13:12]} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  wire sel_1 =
    {auto_anon_in_paddr[24], auto_anon_in_paddr[13], ~(auto_anon_in_paddr[12])} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire sel_2 = {auto_anon_in_paddr[24], auto_anon_in_paddr[13:12] ^ 2'h2} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  assign auto_anon_in_pready =
    ~(sel_0 & ~auto_anon_out_0_pready | sel_1 & ~auto_anon_out_1_pready | sel_2
      & ~auto_anon_out_2_pready | auto_anon_in_paddr[24] & ~auto_anon_out_3_pready);	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :55:{21,44}, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_pslverr = sel_0 & auto_anon_out_0_pslverr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_in_prdata =
    (sel_0 ? auto_anon_out_0_prdata : 32'h0) | (sel_1 ? auto_anon_out_1_prdata : 32'h0)
    | (sel_2 ? auto_anon_out_2_prdata : 32'h0);	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_anon_out_3_psel = auto_anon_in_paddr[24] & auto_anon_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46}
  assign auto_anon_out_3_pwrite = auto_anon_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_3_paddr = auto_anon_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_3_pwdata = auto_anon_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_2_psel = sel_2 & auto_anon_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_anon_out_2_paddr = auto_anon_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_1_psel = sel_1 & auto_anon_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_anon_out_1_pwrite = auto_anon_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_1_paddr = auto_anon_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_1_pwdata = auto_anon_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_1_pstrb = auto_anon_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_0_psel = sel_0 & auto_anon_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_anon_out_0_penable = sel_0 & auto_anon_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :52:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_anon_out_0_pwrite = auto_anon_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_0_paddr = auto_anon_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_0_pwdata = auto_anon_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
  assign auto_anon_out_0_pstrb = auto_anon_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
endmodule

// external module ysyx_23060051

module CPU(	// src/CPU.scala:34:9
  input         clock,	// src/CPU.scala:34:9
                reset,	// src/CPU.scala:34:9
                auto_master_out_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_master_out_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_master_out_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_master_out_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [7:0]  auto_master_out_awlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_master_out_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_master_out_awburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_master_out_awlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_master_out_awcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_master_out_awprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_master_out_awqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_master_out_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_master_out_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_master_out_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_master_out_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_master_out_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_master_out_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_master_out_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_master_out_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_master_out_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_master_out_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_master_out_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_master_out_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_master_out_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [7:0]  auto_master_out_arlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_master_out_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_master_out_arburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_master_out_arlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_master_out_arcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_master_out_arprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_master_out_arqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_master_out_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_master_out_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_master_out_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_master_out_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_master_out_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_master_out_rlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  interrupt	// src/CPU.scala:36:23
);

  wire [31:0] _cpu_io_master_awaddr;	// src/CPU.scala:39:21
  wire [31:0] _cpu_io_master_araddr;	// src/CPU.scala:39:21
  ysyx_23060051 cpu (	// src/CPU.scala:39:21
    .clock                   (clock),
    .reset                   (reset),
    .io_interrupt            (interrupt),
    .io_master_awready      (auto_master_out_awready),
    .io_master_awvalid      (auto_master_out_awvalid),
    .io_master_awid    (auto_master_out_awid),
    .io_master_awaddr  (_cpu_io_master_awaddr),
    .io_master_awlen   (auto_master_out_awlen),
    .io_master_awsize  (auto_master_out_awsize),
    .io_master_awburst (auto_master_out_awburst),
    .io_master_awlock  (auto_master_out_awlock),
    .io_master_awcache (auto_master_out_awcache),
    .io_master_awprot  (auto_master_out_awprot),
    .io_master_awqos   (auto_master_out_awqos),
    .io_master_wready       (auto_master_out_wready),
    .io_master_wvalid       (auto_master_out_wvalid),
    .io_master_wdata   (auto_master_out_wdata),
    .io_master_wstrb   (auto_master_out_wstrb),
    .io_master_wlast   (auto_master_out_wlast),
    .io_master_bready       (auto_master_out_bready),
    .io_master_bvalid       (auto_master_out_bvalid),
    .io_master_bid     (auto_master_out_bid),
    .io_master_bresp   (auto_master_out_bresp),
    .io_master_arready      (auto_master_out_arready),
    .io_master_arvalid      (auto_master_out_arvalid),
    .io_master_arid    (auto_master_out_arid),
    .io_master_araddr  (_cpu_io_master_araddr),
    .io_master_arlen   (auto_master_out_arlen),
    .io_master_arsize  (auto_master_out_arsize),
    .io_master_arburst (auto_master_out_arburst),
    .io_master_arlock  (auto_master_out_arlock),
    .io_master_arcache (auto_master_out_arcache),
    .io_master_arprot  (auto_master_out_arprot),
    .io_master_arqos   (auto_master_out_arqos),
    .io_master_rready       (auto_master_out_rready),
    .io_master_rvalid       (auto_master_out_rvalid),
    .io_master_rid     (auto_master_out_rid),
    .io_master_rdata   (auto_master_out_rdata),
    .io_master_rresp   (auto_master_out_rresp),
    .io_master_rlast   (auto_master_out_rlast),
    .io_slave_awready       (/* unused */),
    .io_slave_awvalid       (1'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awid     (4'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awaddr   (32'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awlen    (8'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awsize   (3'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awburst  (2'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awlock   (1'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awcache  (4'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awprot   (3'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_awqos    (4'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_wready        (/* unused */),
    .io_slave_wvalid        (1'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_wdata    (32'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_wstrb    (4'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_wlast    (1'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_bready        (1'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_bvalid        (/* unused */),
    .io_slave_bid      (/* unused */),
    .io_slave_bresp    (/* unused */),
    .io_slave_arready       (/* unused */),
    .io_slave_arvalid       (1'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_arid     (4'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_araddr   (32'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_arlen    (8'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_arsize   (3'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_arburst  (2'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_arlock   (1'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_arcache  (4'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_arprot   (3'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_arqos    (4'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_rready        (1'h0),	// src/CPU.scala:37:19, :39:21
    .io_slave_rvalid        (/* unused */),
    .io_slave_rid      (/* unused */),
    .io_slave_rdata    (/* unused */),
    .io_slave_rresp    (/* unused */),
    .io_slave_rlast    (/* unused */)
  );	// src/CPU.scala:39:21
  assign auto_master_out_awaddr = _cpu_io_master_awaddr[29:0];	// src/CPU.scala:34:9, :39:21, :44:12
  assign auto_master_out_araddr = _cpu_io_master_araddr[29:0];	// src/CPU.scala:34:9, :39:21, :44:12
endmodule

// external module uart_top_apb

module APBUart16550(	// src/device/Uart16550.scala:36:9
  input         clock,	// src/device/Uart16550.scala:36:9
                reset,	// src/device/Uart16550.scala:36:9
                auto_in_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_penable,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_pwrite,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_in_pwdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_pstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_pslverr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_in_prdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         uart_rx,	// src/device/Uart16550.scala:38:18
  output        uart_tx,	// src/device/Uart16550.scala:38:18
                interrupt	// src/device/Uart16550.scala:39:23
);

  uart_top_apb muart (	// src/device/Uart16550.scala:41:23
    .clock      (clock),
    .reset      (reset),
    .in_psel    (auto_in_psel),
    .in_penable (auto_in_penable),
    .in_pwrite  (auto_in_pwrite),
    .in_paddr   ({2'h0, auto_in_paddr}),	// src/device/Uart16550.scala:44:17
    .in_pprot   (3'h1),	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, src/device/Uart16550.scala:41:23
    .in_pwdata  (auto_in_pwdata),
    .in_pstrb   (auto_in_pstrb),
    .in_pready  (auto_in_pready),
    .in_pslverr (auto_in_pslverr),
    .in_prdata  (auto_in_prdata),
    .uart_rx    (uart_rx),
    .uart_tx    (uart_tx),
    .interrupt  (interrupt)
  );	// src/device/Uart16550.scala:41:23
endmodule

module gpioChisel(	// src/device/GPIO.scala:53:7
  input         clock,	// src/device/GPIO.scala:53:7
                reset,	// src/device/GPIO.scala:53:7
                io_in_psel,	// src/device/GPIO.scala:54:14
                io_in_pwrite,	// src/device/GPIO.scala:54:14
  input  [31:0] io_in_paddr,	// src/device/GPIO.scala:54:14
                io_in_pwdata,	// src/device/GPIO.scala:54:14
  input  [3:0]  io_in_pstrb,	// src/device/GPIO.scala:54:14
  output        io_in_pready,	// src/device/GPIO.scala:54:14
  output [31:0] io_in_prdata,	// src/device/GPIO.scala:54:14
  output [7:0]  io_gpio_out,	// src/device/GPIO.scala:54:14
  input  [7:0]  io_gpio_in	// src/device/GPIO.scala:54:14
);

  reg  [7:0]  gpioInReg;	// src/device/GPIO.scala:55:26
  reg  [7:0]  gpioOutReg;	// src/device/GPIO.scala:56:27
  reg  [31:0] segReg;	// src/device/GPIO.scala:57:23
  reg         pready;	// src/device/GPIO.scala:67:23
  reg  [31:0] prdata;	// src/device/GPIO.scala:68:23
  wire        _GEN = io_in_psel & io_in_pwrite;	// src/device/GPIO.scala:70:16, :75:19, :77:23, :78:20
  always @(posedge clock) begin	// src/device/GPIO.scala:53:7
    if (reset) begin	// src/device/GPIO.scala:53:7
      gpioInReg <= 8'h0;	// src/device/GPIO.scala:55:26
      gpioOutReg <= 8'h0;	// src/device/GPIO.scala:56:27
      segReg <= 32'h12345678;	// src/device/GPIO.scala:57:23
      pready <= 1'h0;	// src/device/GPIO.scala:67:23
      prdata <= 32'h0;	// src/device/GPIO.scala:68:23
    end
    else begin	// src/device/GPIO.scala:53:7
      automatic logic [7:0] _writeMask_T_7;	// src/device/GPIO.scala:66:102
      automatic logic       _GEN_0;	// src/device/GPIO.scala:72:26, :79:19
      automatic logic       _GEN_1;	// src/device/GPIO.scala:79:19
      automatic logic       _GEN_2;	// src/device/GPIO.scala:79:19
      _writeMask_T_7 = {8{io_in_pstrb[0]}};	// src/device/GPIO.scala:66:{102,117}
      _GEN_0 = io_in_paddr[3:0] == 4'h0;	// src/device/GPIO.scala:72:26, :79:19
      _GEN_1 = io_in_paddr[3:0] == 4'h4;	// src/device/GPIO.scala:72:26, :79:19
      _GEN_2 = io_in_paddr[3:0] == 4'h8;	// src/device/GPIO.scala:72:26, :79:19
      if (~_GEN | _GEN_0 | ~_GEN_1)	// src/device/GPIO.scala:60:13, :70:16, :72:26, :75:19, :77:23, :78:20, :79:19
        gpioInReg <= io_gpio_in;	// src/device/GPIO.scala:55:26
      else	// src/device/GPIO.scala:60:13, :75:19, :77:23, :79:19
        gpioInReg <= ~_writeMask_T_7 & gpioInReg | io_in_pwdata[7:0] & _writeMask_T_7;	// src/device/GPIO.scala:54:14, :55:26, :66:102, :84:{35,38,59,75}
      if (io_in_psel & io_in_pwrite & _GEN_0)	// src/device/GPIO.scala:56:27, :72:26, :75:19, :77:23, :79:19, :81:22
        gpioOutReg <= ~_writeMask_T_7 & gpioOutReg | io_in_pwdata[7:0] & _writeMask_T_7;	// src/device/GPIO.scala:54:14, :56:27, :66:102, :81:{37,40,61,77}
      if (~_GEN | _GEN_0 | _GEN_1 | ~_GEN_2) begin	// src/device/GPIO.scala:57:23, :60:13, :70:16, :72:26, :75:19, :77:23, :78:20, :79:19
      end
      else begin	// src/device/GPIO.scala:57:23, :75:19, :77:23, :79:19
        automatic logic [31:0] writeMask;	// src/device/GPIO.scala:66:22
        writeMask =
          {{8{io_in_pstrb[3]}}, {8{io_in_pstrb[2]}}, {8{io_in_pstrb[1]}}, _writeMask_T_7};	// src/device/GPIO.scala:66:{22,27,42,52,67,77,92,102}
        segReg <= segReg & ~writeMask | io_in_pwdata & writeMask;	// src/device/GPIO.scala:57:23, :66:22, :87:{29,32,53,69}
      end
      pready <= io_in_psel;	// src/device/GPIO.scala:67:23
      if (~io_in_psel | io_in_pwrite) begin	// src/device/GPIO.scala:68:23, :75:19, :77:23
      end
      else if (_GEN_0)	// src/device/GPIO.scala:72:26, :79:19
        prdata <= {24'h0, gpioOutReg};	// src/device/GPIO.scala:56:27, :68:23, :93:18
      else if (_GEN_1)	// src/device/GPIO.scala:79:19
        prdata <= {24'h0, gpioInReg};	// src/device/GPIO.scala:55:26, :68:23, :96:18
      else if (_GEN_2)	// src/device/GPIO.scala:79:19
        prdata <= segReg;	// src/device/GPIO.scala:57:23, :68:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/GPIO.scala:53:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/GPIO.scala:53:7
      `FIRRTL_BEFORE_INITIAL	// src/device/GPIO.scala:53:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/GPIO.scala:53:7
      automatic logic [31:0] _RANDOM[0:2];	// src/device/GPIO.scala:53:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/GPIO.scala:53:7
        `INIT_RANDOM_PROLOG_	// src/device/GPIO.scala:53:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/GPIO.scala:53:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/device/GPIO.scala:53:7
        end	// src/device/GPIO.scala:53:7
        gpioInReg = _RANDOM[2'h0][7:0];	// src/device/GPIO.scala:53:7, :55:26
        gpioOutReg = _RANDOM[2'h0][15:8];	// src/device/GPIO.scala:53:7, :55:26, :56:27
        segReg = {_RANDOM[2'h0][31:16], _RANDOM[2'h1][15:0]};	// src/device/GPIO.scala:53:7, :55:26, :57:23
        pready = _RANDOM[2'h1][16];	// src/device/GPIO.scala:53:7, :57:23, :67:23
        prdata = {_RANDOM[2'h1][31:17], _RANDOM[2'h2][16:0]};	// src/device/GPIO.scala:53:7, :57:23, :68:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/GPIO.scala:53:7
      `FIRRTL_AFTER_INITIAL	// src/device/GPIO.scala:53:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_pready = pready;	// src/device/GPIO.scala:53:7, :67:23
  assign io_in_prdata = _GEN ? 32'h0 : prdata;	// src/device/GPIO.scala:53:7, :68:23, :70:16, :75:19, :77:23, :78:20
  assign io_gpio_out = gpioOutReg;	// src/device/GPIO.scala:53:7, :56:27
endmodule

module APBGPIO(	// src/device/GPIO.scala:118:9
  input         clock,	// src/device/GPIO.scala:118:9
                reset,	// src/device/GPIO.scala:118:9
                auto_in_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_pwrite,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_in_pwdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_pstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_in_prdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [7:0]  gpio_bundle_out,	// src/device/GPIO.scala:120:25
  input  [7:0]  gpio_bundle_in	// src/device/GPIO.scala:120:25
);

  gpioChisel mgpio (	// src/device/GPIO.scala:122:23
    .clock        (clock),
    .reset        (reset),
    .io_in_psel   (auto_in_psel),
    .io_in_pwrite (auto_in_pwrite),
    .io_in_paddr  ({2'h0, auto_in_paddr}),	// src/device/GPIO.scala:125:17
    .io_in_pwdata (auto_in_pwdata),
    .io_in_pstrb  (auto_in_pstrb),
    .io_in_pready (auto_in_pready),
    .io_in_prdata (auto_in_prdata),
    .io_gpio_out  (gpio_bundle_out),
    .io_gpio_in   (gpio_bundle_in)
  );	// src/device/GPIO.scala:122:23
endmodule

// external module ps2_keyboard

module ps2Chisel(	// src/device/Keyboard.scala:40:7
  input         clock,	// src/device/Keyboard.scala:40:7
                reset,	// src/device/Keyboard.scala:40:7
                io_clock,	// src/device/Keyboard.scala:41:14
                io_reset,	// src/device/Keyboard.scala:41:14
                io_in_psel,	// src/device/Keyboard.scala:41:14
  input  [31:0] io_in_paddr,	// src/device/Keyboard.scala:41:14
  output        io_in_pready,	// src/device/Keyboard.scala:41:14
  output [31:0] io_in_prdata,	// src/device/Keyboard.scala:41:14
  input         io_ps2_clk,	// src/device/Keyboard.scala:41:14
                io_ps2_data	// src/device/Keyboard.scala:41:14
);

  wire [7:0] _ps2_data;	// src/device/Keyboard.scala:42:19
  wire       _ps2_ready;	// src/device/Keyboard.scala:42:19
  reg  [7:0] prdata;	// src/device/Keyboard.scala:48:23
  reg        pready;	// src/device/Keyboard.scala:49:23
  wire       _GEN = io_in_psel & io_in_paddr[3:0] == 4'h0;	// src/device/Keyboard.scala:54:{20,36,45}
  always @(posedge clock) begin	// src/device/Keyboard.scala:40:7
    if (reset) begin	// src/device/Keyboard.scala:40:7
      prdata <= 8'h0;	// src/device/Keyboard.scala:48:23
      pready <= 1'h0;	// src/device/Keyboard.scala:40:7, :49:23
    end
    else begin	// src/device/Keyboard.scala:40:7
      if (_GEN)	// src/device/Keyboard.scala:54:20
        prdata <= _ps2_ready ? _ps2_data : 8'h0;	// src/device/Keyboard.scala:42:19, :48:23, :56:25, :58:14, :60:14
      pready <= _GEN;	// src/device/Keyboard.scala:49:23, :54:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/Keyboard.scala:40:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/Keyboard.scala:40:7
      `FIRRTL_BEFORE_INITIAL	// src/device/Keyboard.scala:40:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/Keyboard.scala:40:7
      automatic logic [31:0] _RANDOM[0:0];	// src/device/Keyboard.scala:40:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/Keyboard.scala:40:7
        `INIT_RANDOM_PROLOG_	// src/device/Keyboard.scala:40:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/Keyboard.scala:40:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/device/Keyboard.scala:40:7
        prdata = _RANDOM[/*Zero width*/ 1'b0][7:0];	// src/device/Keyboard.scala:40:7, :48:23
        pready = _RANDOM[/*Zero width*/ 1'b0][8];	// src/device/Keyboard.scala:40:7, :48:23, :49:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/Keyboard.scala:40:7
      `FIRRTL_AFTER_INITIAL	// src/device/Keyboard.scala:40:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ps2_keyboard ps2 (	// src/device/Keyboard.scala:42:19
    .clk        (io_clock),
    .clrn       (~io_reset),	// src/device/Keyboard.scala:43:18
    .ps2_clk    (io_ps2_clk),
    .ps2_data   (io_ps2_data),
    .data       (_ps2_data),
    .ready      (_ps2_ready),
    .nextdata_n (~(_GEN & _ps2_ready) | io_in_psel & pready),	// src/device/Keyboard.scala:42:19, :47:31, :49:23, :54:{20,54}, :56:25, :57:{18,32}
    .overflow   (/* unused */)
  );	// src/device/Keyboard.scala:42:19
  assign io_in_pready = pready;	// src/device/Keyboard.scala:40:7, :49:23
  assign io_in_prdata = {24'h0, prdata};	// src/device/Keyboard.scala:40:7, :48:23, :52:16
endmodule

// VCS coverage exclude_file
module ram_8x8(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [7:0] R0_data,
  input  [2:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [7:0] W0_data
);

  reg [7:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM[7:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt8(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
               reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
               io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:19
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:19
  assign io_enq_ready = ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:19
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x8 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module PS2Simulator(	// src/device/Keyboard.scala:68:7
  input        clock,	// src/device/Keyboard.scala:68:7
               reset,	// src/device/Keyboard.scala:68:7
  input  [7:0] io_buttons,	// src/device/Keyboard.scala:69:14
  output       io_ps2_clk,	// src/device/Keyboard.scala:69:14
               io_ps2_data	// src/device/Keyboard.scala:69:14
);

  wire        _scanQueue_io_deq_valid;	// src/device/Keyboard.scala:99:25
  wire [7:0]  _scanQueue_io_deq_bits;	// src/device/Keyboard.scala:99:25
  reg  [2:0]  state;	// src/device/Keyboard.scala:76:22
  reg  [7:0]  prevButtons;	// src/device/Keyboard.scala:79:28
  wire [7:0]  _buttonEvents_T = io_buttons ^ prevButtons;	// src/device/Keyboard.scala:79:28, :80:34
  wire        keyPress_1 = _buttonEvents_T[1] & io_buttons[1];	// src/device/Keyboard.scala:80:{34,70}, :81:{67,80}
  wire        keyPress_2 = _buttonEvents_T[2] & io_buttons[2];	// src/device/Keyboard.scala:80:{34,70}, :81:{67,80}
  wire        keyPress_3 = _buttonEvents_T[3] & io_buttons[3];	// src/device/Keyboard.scala:80:{34,70}, :81:{67,80}
  wire        keyPress_4 = _buttonEvents_T[4] & io_buttons[4];	// src/device/Keyboard.scala:80:{34,70}, :81:{67,80}
  wire        keyPress_5 = _buttonEvents_T[5] & io_buttons[5];	// src/device/Keyboard.scala:80:{34,70}, :81:{67,80}
  wire        keyPress_6 = _buttonEvents_T[6] & io_buttons[6];	// src/device/Keyboard.scala:80:{34,70}, :81:{67,80}
  wire        keyPress_7 = _buttonEvents_T[7] & io_buttons[7];	// src/device/Keyboard.scala:80:{34,70}, :81:{67,80}
  wire        keyRelease_0 = _buttonEvents_T[0] & ~(io_buttons[0]);	// src/device/Keyboard.scala:80:{34,70}, :81:80, :82:{69,72}
  wire        keyRelease_1 = _buttonEvents_T[1] & ~(io_buttons[1]);	// src/device/Keyboard.scala:80:{34,70}, :81:80, :82:{69,72}
  wire        keyRelease_2 = _buttonEvents_T[2] & ~(io_buttons[2]);	// src/device/Keyboard.scala:80:{34,70}, :81:80, :82:{69,72}
  wire        keyRelease_3 = _buttonEvents_T[3] & ~(io_buttons[3]);	// src/device/Keyboard.scala:80:{34,70}, :81:80, :82:{69,72}
  wire        keyRelease_4 = _buttonEvents_T[4] & ~(io_buttons[4]);	// src/device/Keyboard.scala:80:{34,70}, :81:80, :82:{69,72}
  wire        keyRelease_5 = _buttonEvents_T[5] & ~(io_buttons[5]);	// src/device/Keyboard.scala:80:{34,70}, :81:80, :82:{69,72}
  wire        keyRelease_6 = _buttonEvents_T[6] & ~(io_buttons[6]);	// src/device/Keyboard.scala:80:{34,70}, :81:80, :82:{69,72}
  wire        keyRelease_7 = _buttonEvents_T[7] & ~(io_buttons[7]);	// src/device/Keyboard.scala:80:{34,70}, :81:80, :82:{69,72}
  reg  [7:0]  keyReleased;	// src/device/Keyboard.scala:83:28
  reg  [11:0] clkDiv;	// src/device/Keyboard.scala:118:23
  reg         ps2Clk;	// src/device/Keyboard.scala:119:23
  reg         prevClk;	// src/device/Keyboard.scala:120:24
  reg  [10:0] dataReg;	// src/device/Keyboard.scala:124:24
  reg  [3:0]  bitCount;	// src/device/Keyboard.scala:125:25
  wire        _io_ps2_data_T = state == 3'h0;	// src/device/Keyboard.scala:76:22, :129:17
  always @(posedge clock) begin	// src/device/Keyboard.scala:68:7
    if (reset) begin	// src/device/Keyboard.scala:68:7
      state <= 3'h0;	// src/device/Keyboard.scala:76:22
      clkDiv <= 12'h0;	// src/device/Keyboard.scala:118:23
      ps2Clk <= 1'h1;	// src/device/Keyboard.scala:68:7, :119:23
      dataReg <= 11'h0;	// src/device/Keyboard.scala:124:24
      bitCount <= 4'h0;	// src/device/Keyboard.scala:125:25
    end
    else begin	// src/device/Keyboard.scala:68:7
      automatic logic             _GEN;	// src/device/Keyboard.scala:176:17
      automatic logic [7:0][11:0] _GEN_0;	// src/device/Keyboard.scala:118:23, :129:17, :176:28
      _GEN = clkDiv == 12'h1F4;	// src/device/Keyboard.scala:118:23, :176:17
      if (_io_ps2_data_T) begin	// src/device/Keyboard.scala:129:17
        if (_scanQueue_io_deq_valid) begin	// src/device/Keyboard.scala:99:25
          state <= 3'h1;	// src/device/Keyboard.scala:76:22
          dataReg <= {1'h1, ~(^_scanQueue_io_deq_bits), _scanQueue_io_deq_bits, 1'h0};	// src/device/Keyboard.scala:68:7, :99:25, :124:24, :133:{22,35}, :134:23
          bitCount <= 4'h0;	// src/device/Keyboard.scala:125:25
        end
      end
      else begin	// src/device/Keyboard.scala:129:17
        automatic logic risingEdge;	// src/device/Keyboard.scala:122:27
        automatic logic _GEN_1;	// src/device/Keyboard.scala:119:23, :176:28, :177:14
        risingEdge = ps2Clk & ~prevClk;	// src/device/Keyboard.scala:119:23, :120:24, :122:{27,30}
        _GEN_1 = _GEN ^ ps2Clk;	// src/device/Keyboard.scala:119:23, :176:{17,28}, :177:14
        if (state == 3'h1) begin	// src/device/Keyboard.scala:76:22, :129:17
          if (risingEdge) begin	// src/device/Keyboard.scala:122:27
            state <= 3'h2;	// src/device/Keyboard.scala:76:22
            dataReg <= {1'h0, dataReg[10:1]};	// src/device/Keyboard.scala:68:7, :124:24, :145:{17,28}
            bitCount <= bitCount + 4'h1;	// src/device/Keyboard.scala:125:25, :144:30
          end
          ps2Clk <= _GEN_1;	// src/device/Keyboard.scala:119:23, :176:28, :177:14
        end
        else if (state == 3'h2) begin	// src/device/Keyboard.scala:76:22, :129:17
          if (risingEdge & bitCount == 4'h8)	// src/device/Keyboard.scala:76:22, :122:27, :125:25, :150:24, :153:{23,32}, :154:17
            state <= 3'h3;	// src/device/Keyboard.scala:76:22
          ps2Clk <= _GEN_1;	// src/device/Keyboard.scala:119:23, :176:28, :177:14
          if (risingEdge) begin	// src/device/Keyboard.scala:122:27
            dataReg <= {1'h0, dataReg[10:1]};	// src/device/Keyboard.scala:68:7, :124:24, :151:{17,28}
            bitCount <= bitCount + 4'h1;	// src/device/Keyboard.scala:125:25, :152:30
          end
        end
        else begin	// src/device/Keyboard.scala:129:17
          automatic logic _GEN_2;	// src/device/Keyboard.scala:129:17
          _GEN_2 = state == 3'h3;	// src/device/Keyboard.scala:76:22, :129:17
          if (_GEN_2) begin	// src/device/Keyboard.scala:129:17
            if (risingEdge)	// src/device/Keyboard.scala:122:27
              state <= 3'h4;	// src/device/Keyboard.scala:76:22
            ps2Clk <= _GEN_1;	// src/device/Keyboard.scala:119:23, :176:28, :177:14
          end
          else begin	// src/device/Keyboard.scala:129:17
            automatic logic _GEN_3;	// src/device/Keyboard.scala:129:17
            _GEN_3 = state == 3'h4;	// src/device/Keyboard.scala:76:22, :129:17
            if (_GEN_3 & risingEdge)	// src/device/Keyboard.scala:76:22, :122:27, :129:17, :168:24, :169:15
              state <= 3'h0;	// src/device/Keyboard.scala:76:22
            ps2Clk <= _GEN_3 & _GEN ^ ps2Clk;	// src/device/Keyboard.scala:119:23, :129:17, :176:{17,28}, :177:14
          end
          if (_GEN_2 & risingEdge) begin	// src/device/Keyboard.scala:122:27, :124:24, :129:17, :160:24, :162:17
            dataReg <= {1'h0, dataReg[10:1]};	// src/device/Keyboard.scala:68:7, :124:24, :162:{17,28}
            bitCount <= bitCount + 4'h1;	// src/device/Keyboard.scala:125:25, :163:30
          end
        end
      end
      _GEN_0 =
        {{clkDiv},
         {clkDiv},
         {clkDiv},
         {_GEN ? 12'h0 : clkDiv + 12'h1},
         {_GEN ? 12'h0 : clkDiv + 12'h1},
         {_GEN ? 12'h0 : clkDiv + 12'h1},
         {_GEN ? 12'h0 : clkDiv + 12'h1},
         {clkDiv}};	// src/device/Keyboard.scala:118:23, :129:17, :175:{12,22}, :176:{17,28}, :178:14
      clkDiv <= _GEN_0[state];	// src/device/Keyboard.scala:76:22, :118:23, :129:17, :176:28
    end
    prevButtons <= io_buttons;	// src/device/Keyboard.scala:79:28
    keyReleased <=
      {keyRelease_7,
       keyRelease_6,
       keyRelease_5,
       keyRelease_4,
       keyRelease_3,
       keyRelease_2,
       keyRelease_1,
       keyRelease_0};	// rocket-chip/src/main/scala/util/package.scala:45:27, src/device/Keyboard.scala:82:69, :83:28
    prevClk <= ps2Clk;	// src/device/Keyboard.scala:119:23, :120:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/Keyboard.scala:68:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/Keyboard.scala:68:7
      `FIRRTL_BEFORE_INITIAL	// src/device/Keyboard.scala:68:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/Keyboard.scala:68:7
      automatic logic [31:0] _RANDOM[0:1];	// src/device/Keyboard.scala:68:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/Keyboard.scala:68:7
        `INIT_RANDOM_PROLOG_	// src/device/Keyboard.scala:68:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/Keyboard.scala:68:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/device/Keyboard.scala:68:7
        end	// src/device/Keyboard.scala:68:7
        state = _RANDOM[1'h0][2:0];	// src/device/Keyboard.scala:68:7, :76:22
        prevButtons = _RANDOM[1'h0][10:3];	// src/device/Keyboard.scala:68:7, :76:22, :79:28
        keyReleased = _RANDOM[1'h0][18:11];	// src/device/Keyboard.scala:68:7, :76:22, :83:28
        clkDiv = _RANDOM[1'h0][30:19];	// src/device/Keyboard.scala:68:7, :76:22, :118:23
        ps2Clk = _RANDOM[1'h0][31];	// src/device/Keyboard.scala:68:7, :76:22, :119:23
        prevClk = _RANDOM[1'h1][0];	// src/device/Keyboard.scala:68:7, :120:24
        dataReg = _RANDOM[1'h1][11:1];	// src/device/Keyboard.scala:68:7, :120:24, :124:24
        bitCount = _RANDOM[1'h1][15:12];	// src/device/Keyboard.scala:68:7, :120:24, :125:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/Keyboard.scala:68:7
      `FIRRTL_AFTER_INITIAL	// src/device/Keyboard.scala:68:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue8_UInt8 scanQueue (	// src/device/Keyboard.scala:99:25
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid
      (keyReleased[7] | keyRelease_7 | keyPress_7 | keyReleased[6] | keyRelease_6
       | keyPress_6 | keyReleased[5] | keyRelease_5 | keyPress_5 | keyReleased[4]
       | keyRelease_4 | keyPress_4 | keyReleased[3] | keyRelease_3 | keyPress_3
       | keyReleased[2] | keyRelease_2 | keyPress_2 | keyReleased[1] | keyRelease_1
       | keyPress_1 | keyReleased[0] | keyRelease_0 | _buttonEvents_T[0] & io_buttons[0]),	// src/device/Keyboard.scala:80:{34,70}, :81:{67,80}, :82:69, :83:28, :106:23, :109:25, :112:{21,25}, src/main/scala/chisel3/util/Decoupled.scala:58:20
    .io_enq_bits
      (keyReleased[7]
         ? 8'h42
         : keyRelease_7
             ? 8'hF0
             : keyPress_7
                 ? 8'h42
                 : keyReleased[6]
                     ? 8'h3B
                     : keyRelease_6
                         ? 8'hF0
                         : keyPress_6
                             ? 8'h3B
                             : keyReleased[5]
                                 ? 8'h43
                                 : keyRelease_5
                                     ? 8'hF0
                                     : keyPress_5
                                         ? 8'h43
                                         : keyReleased[4]
                                             ? 8'h3C
                                             : keyRelease_4
                                                 ? 8'hF0
                                                 : keyPress_4
                                                     ? 8'h3C
                                                     : keyReleased[3]
                                                         ? 8'h1C
                                                         : keyRelease_3
                                                             ? 8'hF0
                                                             : keyPress_3
                                                                 ? 8'h1C
                                                                 : keyReleased[2]
                                                                     ? 8'h1B
                                                                     : keyRelease_2
                                                                         ? 8'hF0
                                                                         : keyPress_2
                                                                             ? 8'h1B
                                                                             : keyReleased[1]
                                                                                 ? 8'h23
                                                                                 : keyRelease_1
                                                                                     ? 8'hF0
                                                                                     : keyPress_1
                                                                                         ? 8'h23
                                                                                         : keyReleased[0]
                                                                                           | ~keyRelease_0
                                                                                             ? 8'h1D
                                                                                             : 8'hF0),	// src/device/Keyboard.scala:81:67, :82:69, :83:28, :106:23, :109:25, :112:{21,25}, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_deq_ready (_io_ps2_data_T & _scanQueue_io_deq_valid),	// src/device/Keyboard.scala:99:25, :102:26, :129:17, :131:36
    .io_deq_valid (_scanQueue_io_deq_valid),
    .io_deq_bits  (_scanQueue_io_deq_bits)
  );	// src/device/Keyboard.scala:99:25
  assign io_ps2_clk = _io_ps2_data_T | ps2Clk;	// src/device/Keyboard.scala:68:7, :119:23, :129:17, :183:20
  assign io_ps2_data = _io_ps2_data_T | dataReg[0];	// src/device/Keyboard.scala:68:7, :124:24, :129:17, :189:{21,54}
endmodule

module APBKeyboard(	// src/device/Keyboard.scala:202:9
  input         clock,	// src/device/Keyboard.scala:202:9
                reset,	// src/device/Keyboard.scala:202:9
                auto_in_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_in_prdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [7:0]  buttons	// src/device/Keyboard.scala:205:21
);

  wire _PS2Simulator_io_ps2_clk;	// src/device/Keyboard.scala:208:30
  wire _PS2Simulator_io_ps2_data;	// src/device/Keyboard.scala:208:30
  ps2Chisel mps2 (	// src/device/Keyboard.scala:207:22
    .clock        (clock),
    .reset        (reset),
    .io_clock     (clock),
    .io_reset     (reset),
    .io_in_psel   (auto_in_psel),
    .io_in_paddr  ({2'h0, auto_in_paddr}),	// src/device/Keyboard.scala:212:16
    .io_in_pready (auto_in_pready),
    .io_in_prdata (auto_in_prdata),
    .io_ps2_clk   (_PS2Simulator_io_ps2_clk),	// src/device/Keyboard.scala:208:30
    .io_ps2_data  (_PS2Simulator_io_ps2_data)	// src/device/Keyboard.scala:208:30
  );	// src/device/Keyboard.scala:207:22
  PS2Simulator PS2Simulator (	// src/device/Keyboard.scala:208:30
    .clock       (clock),
    .reset       (reset),
    .io_buttons  (buttons),
    .io_ps2_clk  (_PS2Simulator_io_ps2_clk),
    .io_ps2_data (_PS2Simulator_io_ps2_data)
  );	// src/device/Keyboard.scala:208:30
endmodule

// external module vga_ctrl

// VCS coverage exclude_file
module mem_0_131071x12(	// src/device/SDPRAM.scala:50:26
  input  [16:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [11:0] R0_data,
  input  [16:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [11:0] W0_data
);

  reg [11:0] Memory[0:131070];	// src/device/SDPRAM.scala:50:26
  reg        _R0_en_d0;	// src/device/SDPRAM.scala:50:26
  reg [16:0] _R0_addr_d0;	// src/device/SDPRAM.scala:50:26
  always @(posedge R0_clk) begin	// src/device/SDPRAM.scala:50:26
    _R0_en_d0 <= R0_en;	// src/device/SDPRAM.scala:50:26
    _R0_addr_d0 <= R0_addr;	// src/device/SDPRAM.scala:50:26
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/device/SDPRAM.scala:50:26
    if (W0_en & 1'h1)	// src/device/SDPRAM.scala:50:26
      Memory[W0_addr] <= W0_data;	// src/device/SDPRAM.scala:50:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/device/SDPRAM.scala:50:26
    `ifdef RANDOMIZE_REG_INIT	// src/device/SDPRAM.scala:50:26
      reg [31:0] _RANDOM;	// src/device/SDPRAM.scala:50:26
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/device/SDPRAM.scala:50:26
    initial begin	// src/device/SDPRAM.scala:50:26
      `INIT_RANDOM_PROLOG_	// src/device/SDPRAM.scala:50:26
      `ifdef RANDOMIZE_MEM_INIT	// src/device/SDPRAM.scala:50:26
        for (logic [16:0] i = 17'h0; i < 17'h1FFFF; i += 17'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/device/SDPRAM.scala:50:26
          Memory[i] = _RANDOM_MEM[11:0];	// src/device/SDPRAM.scala:50:26
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/device/SDPRAM.scala:50:26
        _RANDOM = {`RANDOM};	// src/device/SDPRAM.scala:50:26
        _R0_en_d0 = _RANDOM[0];	// src/device/SDPRAM.scala:50:26
        _R0_addr_d0 = _RANDOM[17:1];	// src/device/SDPRAM.scala:50:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 12'bx;	// src/device/SDPRAM.scala:50:26
endmodule

module SDPRAM_SYNC_131071_12_1(	// src/device/SDPRAM.scala:9:7
  input         clock,	// src/device/SDPRAM.scala:9:7
  input  [16:0] io_raddr,	// src/device/SDPRAM.scala:12:14
  output [11:0] io_rdata_0,	// src/device/SDPRAM.scala:12:14
  input         io_wen,	// src/device/SDPRAM.scala:12:14
  input  [16:0] io_waddr,	// src/device/SDPRAM.scala:12:14
  input  [11:0] io_wdata_0	// src/device/SDPRAM.scala:12:14
);

  mem_0_131071x12 mem_0_ext (	// src/device/SDPRAM.scala:50:26
    .R0_addr (io_raddr),
    .R0_en   (1'h1),	// src/device/SDPRAM.scala:9:7
    .R0_clk  (clock),
    .R0_data (io_rdata_0),
    .W0_addr (io_waddr),
    .W0_en   (io_wen),
    .W0_clk  (clock),
    .W0_data (io_wdata_0)
  );	// src/device/SDPRAM.scala:50:26
endmodule

module vgaChisel(	// src/device/VGA.scala:49:7
  input         io_clock,	// src/device/VGA.scala:50:14
                io_reset,	// src/device/VGA.scala:50:14
                io_in_psel,	// src/device/VGA.scala:50:14
                io_in_pwrite,	// src/device/VGA.scala:50:14
  input  [31:0] io_in_paddr,	// src/device/VGA.scala:50:14
                io_in_pwdata,	// src/device/VGA.scala:50:14
  output        io_in_pready,	// src/device/VGA.scala:50:14
  output [7:0]  io_vga_r,	// src/device/VGA.scala:50:14
                io_vga_g,	// src/device/VGA.scala:50:14
                io_vga_b,	// src/device/VGA.scala:50:14
  output        io_vga_hsync,	// src/device/VGA.scala:50:14
                io_vga_vsync,	// src/device/VGA.scala:50:14
                io_vga_valid	// src/device/VGA.scala:50:14
);

  wire [11:0] _g_memory_io_rdata_0;	// src/device/VGA.scala:61:26
  wire [9:0]  _vga_ctrl_h_addr;	// src/device/VGA.scala:53:26
  wire [9:0]  _vga_ctrl_v_addr;	// src/device/VGA.scala:53:26
  wire [3:0]  _vga_ctrl_vga_r;	// src/device/VGA.scala:53:26
  wire [3:0]  _vga_ctrl_vga_g;	// src/device/VGA.scala:53:26
  wire [3:0]  _vga_ctrl_vga_b;	// src/device/VGA.scala:53:26
  reg         clk_div;	// src/device/VGA.scala:54:26
  reg         pready;	// src/device/VGA.scala:65:25
  always @(posedge io_clock) begin	// src/device/VGA.scala:50:14
    if (io_reset) begin	// src/device/VGA.scala:50:14
      clk_div <= 1'h0;	// src/device/VGA.scala:49:7, :54:26
      pready <= 1'h0;	// src/device/VGA.scala:49:7, :65:25
    end
    else begin	// src/device/VGA.scala:50:14
      clk_div <= ~clk_div;	// src/device/VGA.scala:54:26, :55:16
      pready <= io_in_psel;	// src/device/VGA.scala:65:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/VGA.scala:49:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/VGA.scala:49:7
      `FIRRTL_BEFORE_INITIAL	// src/device/VGA.scala:49:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/VGA.scala:49:7
      automatic logic [31:0] _RANDOM[0:0];	// src/device/VGA.scala:49:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/VGA.scala:49:7
        `INIT_RANDOM_PROLOG_	// src/device/VGA.scala:49:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/VGA.scala:49:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/device/VGA.scala:49:7
        clk_div = _RANDOM[/*Zero width*/ 1'b0][0];	// src/device/VGA.scala:49:7, :54:26
        pready = _RANDOM[/*Zero width*/ 1'b0][1];	// src/device/VGA.scala:49:7, :54:26, :65:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/VGA.scala:49:7
      `FIRRTL_AFTER_INITIAL	// src/device/VGA.scala:49:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  vga_ctrl vga_ctrl (	// src/device/VGA.scala:53:26
    .pclk     (clk_div),	// src/device/VGA.scala:54:26
    .reset    (io_reset),
    .vga_data (_g_memory_io_rdata_0),	// src/device/VGA.scala:61:26
    .h_addr   (_vga_ctrl_h_addr),
    .v_addr   (_vga_ctrl_v_addr),
    .hsync    (io_vga_hsync),
    .vsync    (io_vga_vsync),
    .valid    (io_vga_valid),
    .vga_r    (_vga_ctrl_vga_r),
    .vga_g    (_vga_ctrl_vga_g),
    .vga_b    (_vga_ctrl_vga_b)
  );	// src/device/VGA.scala:53:26
  SDPRAM_SYNC_131071_12_1 g_memory (	// src/device/VGA.scala:61:26
    .clock      (io_clock),
    .io_raddr   ({8'h0, _vga_ctrl_h_addr[9:1]} + {8'h0, _vga_ctrl_v_addr[9:1]} * 17'h140),	// src/device/VGA.scala:53:26, :91:{63,69,91,97}
    .io_rdata_0 (_g_memory_io_rdata_0),
    .io_wen     (io_in_psel & io_in_pwrite),	// src/device/VGA.scala:79:31
    .io_waddr   (io_in_paddr[18:2]),	// src/device/SDPRAM.scala:67:14, src/device/VGA.scala:79:59
    .io_wdata_0 ({io_in_pwdata[23:20], io_in_pwdata[15:12], io_in_pwdata[7:4]})	// src/device/VGA.scala:76:{34,43}, :77:{34,43}, :78:{34,43}, :79:73
  );	// src/device/VGA.scala:61:26
  assign io_in_pready = pready;	// src/device/VGA.scala:49:7, :65:25
  assign io_vga_r = {_vga_ctrl_vga_r, 4'h0};	// src/device/VGA.scala:49:7, :53:26, :95:61
  assign io_vga_g = {_vga_ctrl_vga_g, 4'h0};	// src/device/VGA.scala:49:7, :53:26, :96:61
  assign io_vga_b = {_vga_ctrl_vga_b, 4'h0};	// src/device/VGA.scala:49:7, :53:26, :97:61
endmodule

module APBVGA(	// src/device/VGA.scala:111:9
  input         clock,	// src/device/VGA.scala:111:9
                reset,	// src/device/VGA.scala:111:9
                auto_in_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_pwrite,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_in_pwdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [7:0]  vga_bundle_r,	// src/device/VGA.scala:113:24
                vga_bundle_g,	// src/device/VGA.scala:113:24
                vga_bundle_b,	// src/device/VGA.scala:113:24
  output        vga_bundle_hsync,	// src/device/VGA.scala:113:24
                vga_bundle_vsync,	// src/device/VGA.scala:113:24
                vga_bundle_valid	// src/device/VGA.scala:113:24
);

  vgaChisel mvga (	// src/device/VGA.scala:115:22
    .io_clock     (clock),
    .io_reset     (reset),
    .io_in_psel   (auto_in_psel),
    .io_in_pwrite (auto_in_pwrite),
    .io_in_paddr  ({2'h0, auto_in_paddr}),	// src/device/VGA.scala:118:16
    .io_in_pwdata (auto_in_pwdata),
    .io_in_pready (auto_in_pready),
    .io_vga_r     (vga_bundle_r),
    .io_vga_g     (vga_bundle_g),
    .io_vga_b     (vga_bundle_b),
    .io_vga_hsync (vga_bundle_hsync),
    .io_vga_vsync (vga_bundle_vsync),
    .io_vga_valid (vga_bundle_valid)
  );	// src/device/VGA.scala:115:22
endmodule

// VCS coverage exclude_file
module mem_2048x32(	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  input  [10:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [10:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [3:0]  W0_mask
);

  reg [31:0] Memory[0:2047];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _R0_en_d0;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  reg [10:0] _R0_addr_d0;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge R0_clk) begin	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_en_d0 <= R0_en;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_addr_d0 <= R0_addr;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  always @(posedge W0_clk) begin	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[0])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[1])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[2])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[3])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      reg [31:0] _RANDOM;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    initial begin	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      `ifdef RANDOMIZE_MEM_INIT	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        for (logic [11:0] i = 12'h0; i < 12'h800; i += 12'h1) begin
          _RANDOM_MEM = `RANDOM;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
          Memory[i[10:0]] = _RANDOM_MEM;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        _RANDOM = {`RANDOM};	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        _R0_en_d0 = _RANDOM[0];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        _R0_addr_d0 = _RANDOM[11:1];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

module AXI4RAM(	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
  output        auto_in_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_in_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_in_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_rresp	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
);

  wire        nodeIn_arready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:122:31
  wire        nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:97:32
  wire [31:0] _mem_ext_R0_data;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  wire        w_sel0 = auto_in_awaddr[29:13] == 17'h18000;	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  reg         w_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:75:25
  reg  [3:0]  w_id;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:76:21
  reg         r_sel1;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:78:25
  reg         w_sel1;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:79:25
  wire        _GEN = nodeIn_awready & auto_in_awvalid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:97:32, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign nodeIn_awready = auto_in_wvalid & (auto_in_bready | ~w_full);	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:75:25, :97:{32,47,50}
  reg         r_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:104:25
  reg  [3:0]  r_id;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:105:21
  wire        ren = nodeIn_arready & auto_in_arvalid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:122:31, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg         rdata_REG;	// rocket-chip/src/main/scala/util/package.scala:100:91
  reg  [7:0]  rdata_r0;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r1;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r2;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r3;	// rocket-chip/src/main/scala/util/package.scala:88:63
  assign nodeIn_arready = auto_in_rready | ~r_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:104:25, :122:{31,34}
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
      w_full <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25
      r_full <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :104:25
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
      w_full <= _GEN | ~(auto_in_bready & w_full) & w_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:75:25, :81:{23,32}, :82:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:51:35
      r_full <= ren | ~(auto_in_rready & r_full) & r_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:104:25, :108:{23,32}, :109:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:51:35
    end
    if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      w_id <= auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:76:21
    r_sel1 <= auto_in_araddr[29:13] == 17'h18000;	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, rocket-chip/src/main/scala/amba/axi4/SRAM.scala:78:25, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    w_sel1 <= w_sel0;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:79:25, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (ren)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      r_id <= auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:105:21
    rdata_REG <= ren;	// rocket-chip/src/main/scala/util/package.scala:100:91, src/main/scala/chisel3/util/Decoupled.scala:51:35
    if (rdata_REG) begin	// rocket-chip/src/main/scala/util/package.scala:100:91
      rdata_r0 <= _mem_ext_R0_data[7:0];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r1 <= _mem_ext_R0_data[15:8];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r2 <= _mem_ext_R0_data[23:16];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r3 <= _mem_ext_R0_data[31:24];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
      automatic logic [31:0] _RANDOM[0:1];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
        end	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
        w_full = _RANDOM[1'h0][0];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25
        w_id = _RANDOM[1'h0][4:1];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :76:21
        r_sel1 = _RANDOM[1'h0][5];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :78:25
        w_sel1 = _RANDOM[1'h0][6];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :79:25
        r_full = _RANDOM[1'h0][7];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :104:25
        r_id = _RANDOM[1'h0][11:8];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :105:21
        rdata_REG = _RANDOM[1'h0][12];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, rocket-chip/src/main/scala/util/package.scala:100:91
        rdata_r0 = _RANDOM[1'h0][20:13];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r1 = _RANDOM[1'h0][28:21];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r2 = {_RANDOM[1'h0][31:29], _RANDOM[1'h1][4:0]};	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r3 = _RANDOM[1'h1][12:5];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, rocket-chip/src/main/scala/util/package.scala:88:63
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2048x32 mem_ext (	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    .R0_addr (auto_in_araddr[12:2]),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:70:21
    .R0_en   (ren),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (auto_in_awaddr[12:2]),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:71:21
    .W0_en   (_GEN & w_sel0),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:91:22, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (auto_in_wdata),
    .W0_mask (auto_in_wstrb)
  );	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  assign auto_in_awready = nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :97:32
  assign auto_in_wready = auto_in_awvalid & (auto_in_bready | ~w_full);	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :97:50, :98:{32,47}
  assign auto_in_bvalid = w_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25
  assign auto_in_bid = w_id;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :76:21
  assign auto_in_bresp = w_sel1 ? 2'h0 : 2'h3;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :79:25, :101:26
  assign auto_in_arready = nodeIn_arready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :122:31
  assign auto_in_rvalid = r_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :104:25
  assign auto_in_rid = r_id;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :105:21
  assign auto_in_rdata =
    {rdata_REG ? _mem_ext_R0_data[31:24] : rdata_r3,
     rdata_REG ? _mem_ext_R0_data[23:16] : rdata_r2,
     rdata_REG ? _mem_ext_R0_data[15:8] : rdata_r1,
     rdata_REG ? _mem_ext_R0_data[7:0] : rdata_r0};	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :126:26, rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:{42,63}, :100:91
  assign auto_in_rresp = r_sel1 ? 2'h0 : 2'h3;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :78:25, :125:26
endmodule

// external module sdram_top_axi

module AXI4SDRAM(	// src/device/SDRAM.scala:241:9
  input         clock,	// src/device/SDRAM.scala:241:9
                reset,	// src/device/SDRAM.scala:241:9
  output        auto_in_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [28:0] auto_in_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [7:0]  auto_in_awlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_in_awburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_awlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_awprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_in_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [28:0] auto_in_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [7:0]  auto_in_arlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_in_arburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_arlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_arprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_in_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_rlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                sdram_bundle_clk,	// src/device/SDRAM.scala:243:70
                sdram_bundle_cke,	// src/device/SDRAM.scala:243:70
                sdram_bundle_cs,	// src/device/SDRAM.scala:243:70
                sdram_bundle_ras,	// src/device/SDRAM.scala:243:70
                sdram_bundle_cas,	// src/device/SDRAM.scala:243:70
                sdram_bundle_we,	// src/device/SDRAM.scala:243:70
  output [12:0] sdram_bundle_a,	// src/device/SDRAM.scala:243:70
  output [1:0]  sdram_bundle_ba,	// src/device/SDRAM.scala:243:70
  output [3:0]  sdram_bundle_dqm,	// src/device/SDRAM.scala:243:70
  inout  [31:0] sdram_bundle_dq	// src/device/SDRAM.scala:243:70
);

  sdram_top_axi msdram (	// src/device/SDRAM.scala:247:26
    .clock            (clock),
    .reset            (reset),
    .in_awready      (auto_in_awready),
    .in_awvalid      (auto_in_awvalid),
    .in_awid    (auto_in_awid),
    .in_awaddr  ({3'h0, auto_in_awaddr}),	// src/device/SDRAM.scala:250:20
    .in_awlen   (auto_in_awlen),
    .in_awsize  (auto_in_awsize),
    .in_awburst (auto_in_awburst),
    .in_awlock  (auto_in_awlock),
    .in_awcache (auto_in_awcache),
    .in_awprot  (auto_in_awprot),
    .in_awqos   (auto_in_awqos),
    .in_wready       (auto_in_wready),
    .in_wvalid       (auto_in_wvalid),
    .in_wdata   (auto_in_wdata),
    .in_wstrb   (auto_in_wstrb),
    .in_wlast   (auto_in_wlast),
    .in_bready       (auto_in_bready),
    .in_bvalid       (auto_in_bvalid),
    .in_bid     (auto_in_bid),
    .in_bresp   (auto_in_bresp),
    .in_arready      (auto_in_arready),
    .in_arvalid      (auto_in_arvalid),
    .in_arid    (auto_in_arid),
    .in_araddr  ({3'h0, auto_in_araddr}),	// src/device/SDRAM.scala:250:20
    .in_arlen   (auto_in_arlen),
    .in_arsize  (auto_in_arsize),
    .in_arburst (auto_in_arburst),
    .in_arlock  (auto_in_arlock),
    .in_arcache (auto_in_arcache),
    .in_arprot  (auto_in_arprot),
    .in_arqos   (auto_in_arqos),
    .in_rready       (auto_in_rready),
    .in_rvalid       (auto_in_rvalid),
    .in_rid     (auto_in_rid),
    .in_rdata   (auto_in_rdata),
    .in_rresp   (auto_in_rresp),
    .in_rlast   (auto_in_rlast),
    .sdram_clk        (sdram_bundle_clk),
    .sdram_cke        (sdram_bundle_cke),
    .sdram_cs         (sdram_bundle_cs),
    .sdram_ras        (sdram_bundle_ras),
    .sdram_cas        (sdram_bundle_cas),
    .sdram_we         (sdram_bundle_we),
    .sdram_a          (sdram_bundle_a),
    .sdram_ba         (sdram_bundle_ba),
    .sdram_dqm        (sdram_bundle_dqm),
    .sdram_dq         (sdram_bundle_dq)
  );	// src/device/SDRAM.scala:247:26
endmodule

module AXI4ToAPB(	// src/amba/AXI4ToAPB.scala:45:25
  input         clock,	// src/amba/AXI4ToAPB.scala:45:25
                reset,	// src/amba/AXI4ToAPB.scala:45:25
  output        auto_in_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_in_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_in_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_psel,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_out_penable,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_out_pwrite,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_out_paddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_out_pwdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_out_pstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_pready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_out_pslverr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_out_prdata	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
);

  wire        nodeOut_penable;	// src/amba/AXI4ToAPB.scala:75:28
  reg  [1:0]  state;	// src/amba/AXI4ToAPB.scala:50:26
  wire        _is_write_T = state == 2'h0;	// src/amba/AXI4ToAPB.scala:50:26, :51:32
  wire        accept_read = _is_write_T & auto_in_arvalid;	// src/amba/AXI4ToAPB.scala:51:{32,44}
  wire        accept_write =
    ~accept_read & _is_write_T & auto_in_awvalid & auto_in_wvalid;	// src/amba/AXI4ToAPB.scala:51:{32,44}, :52:{26,39,61,73}
  reg         is_write_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire        is_write = _is_write_T ? accept_write : is_write_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:51:32, :52:{39,61,73}
  `ifndef SYNTHESIS	// src/amba/AXI4ToAPB.scala:64:13
    always @(posedge clock) begin	// src/amba/AXI4ToAPB.scala:64:13
      if (~reset & auto_in_arvalid & auto_in_arsize > 3'h2) begin	// src/amba/AXI4ToAPB.scala:45:25, :64:{13,25,41}
        if (`ASSERT_VERBOSE_COND_)	// src/amba/AXI4ToAPB.scala:64:13
          $error("Assertion failed\n    at AXI4ToAPB.scala:64 assert(!(ar.valid && ar.bits.size > \"b10\".U))\n");	// src/amba/AXI4ToAPB.scala:64:13
        if (`STOP_COND_)	// src/amba/AXI4ToAPB.scala:64:13
          $fatal;	// src/amba/AXI4ToAPB.scala:64:13
      end
      if (~reset & auto_in_awvalid & auto_in_awsize > 3'h2) begin	// src/amba/AXI4ToAPB.scala:45:25, :64:13, :65:{13,25,41}
        if (`ASSERT_VERBOSE_COND_)	// src/amba/AXI4ToAPB.scala:65:13
          $error("Assertion failed\n    at AXI4ToAPB.scala:65 assert(!(aw.valid && aw.bits.size > \"b10\".U))\n");	// src/amba/AXI4ToAPB.scala:65:13
        if (`STOP_COND_)	// src/amba/AXI4ToAPB.scala:65:13
          $fatal;	// src/amba/AXI4ToAPB.scala:65:13
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [3:0]  rid_reg;	// src/amba/AXI4ToAPB.scala:67:33
  reg  [3:0]  bid_reg;	// src/amba/AXI4ToAPB.scala:68:33
  reg  [29:0] araddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [29:0] awaddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [31:0] wdata_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [3:0]  wstrb_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  assign nodeOut_penable = state == 2'h1;	// src/amba/AXI4ToAPB.scala:50:26, :75:28
  wire [1:0]  resp = {auto_out_pslverr, 1'h0};	// src/amba/AXI4ToAPB.scala:86:21
  reg  [1:0]  resp_hold_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire [1:0]  resp_hold = nodeOut_penable ? resp : resp_hold_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:75:28, :86:21
  wire        _nodeIn_bvalid_T_2 = state == 2'h2;	// src/amba/AXI4ToAPB.scala:50:26, :88:82
  wire        nodeIn_rvalid =
    ~is_write & (nodeOut_penable & auto_out_pready | _nodeIn_bvalid_T_2);	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:75:28, :88:{19,29,57,72,82}
  reg  [31:0] nodeIn_rdata_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire        nodeIn_bvalid =
    is_write & (nodeOut_penable & auto_out_pready | _nodeIn_bvalid_T_2);	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:75:28, :88:82, :94:{28,56,71}
  always @(posedge clock) begin	// src/amba/AXI4ToAPB.scala:45:25
    if (reset)	// src/amba/AXI4ToAPB.scala:45:25
      state <= 2'h0;	// src/amba/AXI4ToAPB.scala:50:26
    else begin	// src/amba/AXI4ToAPB.scala:45:25
      automatic logic [3:0][1:0] _GEN;	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43
      _GEN =
        {{state},
         {{~(auto_in_rready & nodeIn_rvalid | auto_in_bready & nodeIn_bvalid), 1'h0}},
         {auto_out_pready
            ? {~(auto_in_rready & nodeIn_rvalid | auto_in_bready & nodeIn_bvalid),
               1'h0}
            : 2'h1},
         {{1'h0, auto_in_arvalid | auto_in_awvalid & auto_in_wvalid}}};	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:{33,39,49,62}, :56:{33,39,55,63}, :57:{43,49,57}, :88:29, :94:28, src/main/scala/chisel3/util/Decoupled.scala:51:35
      state <= _GEN[state];	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43
    end
    if (_is_write_T)	// src/amba/AXI4ToAPB.scala:51:32
      is_write_r <= accept_write;	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:52:{39,61,73}
    if (accept_read) begin	// src/amba/AXI4ToAPB.scala:51:44
      rid_reg <= auto_in_arid;	// src/amba/AXI4ToAPB.scala:67:33
      araddr_reg_r <= auto_in_araddr;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
    if (accept_write) begin	// src/amba/AXI4ToAPB.scala:52:{39,61,73}
      bid_reg <= auto_in_awid;	// src/amba/AXI4ToAPB.scala:68:33
      awaddr_reg_r <= auto_in_awaddr;	// rocket-chip/src/main/scala/util/package.scala:88:63
      wdata_reg_r <= auto_in_wdata;	// rocket-chip/src/main/scala/util/package.scala:88:63
      wstrb_reg_r <= auto_in_wstrb;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
    if (nodeOut_penable) begin	// src/amba/AXI4ToAPB.scala:75:28
      resp_hold_r <= resp;	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:86:21
      nodeIn_rdata_r <= auto_out_prdata;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/amba/AXI4ToAPB.scala:45:25
    `ifdef FIRRTL_BEFORE_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
      `FIRRTL_BEFORE_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/amba/AXI4ToAPB.scala:45:25
      automatic logic [31:0] _RANDOM[0:4];	// src/amba/AXI4ToAPB.scala:45:25
      `ifdef INIT_RANDOM_PROLOG_	// src/amba/AXI4ToAPB.scala:45:25
        `INIT_RANDOM_PROLOG_	// src/amba/AXI4ToAPB.scala:45:25
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/amba/AXI4ToAPB.scala:45:25
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/amba/AXI4ToAPB.scala:45:25
        end	// src/amba/AXI4ToAPB.scala:45:25
        state = _RANDOM[3'h0][1:0];	// src/amba/AXI4ToAPB.scala:45:25, :50:26
        is_write_r = _RANDOM[3'h0][2];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25, :50:26
        rid_reg = _RANDOM[3'h0][6:3];	// src/amba/AXI4ToAPB.scala:45:25, :50:26, :67:33
        bid_reg = _RANDOM[3'h0][10:7];	// src/amba/AXI4ToAPB.scala:45:25, :50:26, :68:33
        araddr_reg_r = {_RANDOM[3'h0][31:11], _RANDOM[3'h1][8:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25, :50:26
        awaddr_reg_r = {_RANDOM[3'h1][31:9], _RANDOM[3'h2][6:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        wdata_reg_r = {_RANDOM[3'h2][31:7], _RANDOM[3'h3][6:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        wstrb_reg_r = _RANDOM[3'h3][10:7];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        resp_hold_r = _RANDOM[3'h3][12:11];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        nodeIn_rdata_r = {_RANDOM[3'h3][31:13], _RANDOM[3'h4][12:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
      `FIRRTL_AFTER_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign auto_in_awready = accept_write;	// src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
  assign auto_in_wready = accept_write;	// src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
  assign auto_in_bvalid = nodeIn_bvalid;	// src/amba/AXI4ToAPB.scala:45:25, :94:28
  assign auto_in_bid = bid_reg;	// src/amba/AXI4ToAPB.scala:45:25, :68:33
  assign auto_in_bresp = resp_hold;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_in_arready = accept_read;	// src/amba/AXI4ToAPB.scala:45:25, :51:44
  assign auto_in_rvalid = nodeIn_rvalid;	// src/amba/AXI4ToAPB.scala:45:25, :88:29
  assign auto_in_rid = rid_reg;	// src/amba/AXI4ToAPB.scala:45:25, :67:33
  assign auto_in_rdata = nodeOut_penable ? auto_out_prdata : nodeIn_rdata_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :75:28
  assign auto_in_rresp = resp_hold;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_out_psel = accept_read | accept_write | nodeOut_penable;	// src/amba/AXI4ToAPB.scala:45:25, :51:44, :52:{39,61,73}, :74:{35,52}, :75:28
  assign auto_out_penable = nodeOut_penable;	// src/amba/AXI4ToAPB.scala:45:25, :75:28
  assign auto_out_pwrite = is_write;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_out_paddr =
    is_write
      ? (accept_write ? auto_in_awaddr : awaddr_reg_r)
      : accept_read ? auto_in_araddr : araddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :51:44, :52:{39,61,73}, :77:25
  assign auto_out_pwdata = accept_write ? auto_in_wdata : wdata_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
  assign auto_out_pstrb =
    is_write ? (accept_write ? auto_in_wstrb : wstrb_reg_r) : 4'h0;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}, :80:25
endmodule

module Queue1_BundleMap(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
         reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_enq_bits_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_bits_real_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg ram_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_real_last <= io_enq_bits_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram_real_last = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_real_last = ram_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module AXI4UserYanker(	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  output        auto_in_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_awecho_real_last,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_in_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_becho_real_last,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_arecho_real_last,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_in_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_recho_real_last,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_rlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_out_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_out_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_out_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_out_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_out_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_out_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_out_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_out_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_out_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_out_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_out_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_out_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_out_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_out_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_rlast	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
);

  wire        _Queue1_BundleMap_31_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_31_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_31_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_30_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_30_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_30_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_29_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_29_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_29_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_28_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_28_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_28_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_27_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_27_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_27_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_26_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_26_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_26_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_25_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_25_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_25_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_24_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_24_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_24_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_23_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_23_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_23_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_22_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_22_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_22_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_21_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_21_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_21_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_20_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_20_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_20_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_19_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_19_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_19_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_18_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_18_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_18_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_17_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_17_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_17_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_16_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_16_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_16_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_15_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_15_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_15_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_14_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_14_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_14_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_13_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_13_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_13_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_12_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_12_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_12_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_11_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_11_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_11_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_10_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_10_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_10_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_9_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_9_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_9_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_8_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_8_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_8_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_7_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_7_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_7_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_6_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_6_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_6_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_5_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_5_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_5_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_4_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_4_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_4_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_3_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_3_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_3_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_2_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_2_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_2_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_1_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_1_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_1_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire        _Queue1_BundleMap_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  wire [15:0] _GEN =
    {{_Queue1_BundleMap_15_io_enq_ready},
     {_Queue1_BundleMap_14_io_enq_ready},
     {_Queue1_BundleMap_13_io_enq_ready},
     {_Queue1_BundleMap_12_io_enq_ready},
     {_Queue1_BundleMap_11_io_enq_ready},
     {_Queue1_BundleMap_10_io_enq_ready},
     {_Queue1_BundleMap_9_io_enq_ready},
     {_Queue1_BundleMap_8_io_enq_ready},
     {_Queue1_BundleMap_7_io_enq_ready},
     {_Queue1_BundleMap_6_io_enq_ready},
     {_Queue1_BundleMap_5_io_enq_ready},
     {_Queue1_BundleMap_4_io_enq_ready},
     {_Queue1_BundleMap_3_io_enq_ready},
     {_Queue1_BundleMap_2_io_enq_ready},
     {_Queue1_BundleMap_1_io_enq_ready},
     {_Queue1_BundleMap_io_enq_ready}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :60:36
  wire [15:0] _GEN_0 =
    {{_Queue1_BundleMap_15_io_deq_bits_real_last},
     {_Queue1_BundleMap_14_io_deq_bits_real_last},
     {_Queue1_BundleMap_13_io_deq_bits_real_last},
     {_Queue1_BundleMap_12_io_deq_bits_real_last},
     {_Queue1_BundleMap_11_io_deq_bits_real_last},
     {_Queue1_BundleMap_10_io_deq_bits_real_last},
     {_Queue1_BundleMap_9_io_deq_bits_real_last},
     {_Queue1_BundleMap_8_io_deq_bits_real_last},
     {_Queue1_BundleMap_7_io_deq_bits_real_last},
     {_Queue1_BundleMap_6_io_deq_bits_real_last},
     {_Queue1_BundleMap_5_io_deq_bits_real_last},
     {_Queue1_BundleMap_4_io_deq_bits_real_last},
     {_Queue1_BundleMap_3_io_deq_bits_real_last},
     {_Queue1_BundleMap_2_io_deq_bits_real_last},
     {_Queue1_BundleMap_1_io_deq_bits_real_last},
     {_Queue1_BundleMap_io_deq_bits_real_last}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :73:22
  wire        _GEN_1 = auto_out_rvalid & auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:78:37
  wire        _GEN_2 = auto_in_arvalid & auto_out_arready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:81:37
  wire [15:0] _GEN_3 =
    {{_Queue1_BundleMap_31_io_enq_ready},
     {_Queue1_BundleMap_30_io_enq_ready},
     {_Queue1_BundleMap_29_io_enq_ready},
     {_Queue1_BundleMap_28_io_enq_ready},
     {_Queue1_BundleMap_27_io_enq_ready},
     {_Queue1_BundleMap_26_io_enq_ready},
     {_Queue1_BundleMap_25_io_enq_ready},
     {_Queue1_BundleMap_24_io_enq_ready},
     {_Queue1_BundleMap_23_io_enq_ready},
     {_Queue1_BundleMap_22_io_enq_ready},
     {_Queue1_BundleMap_21_io_enq_ready},
     {_Queue1_BundleMap_20_io_enq_ready},
     {_Queue1_BundleMap_19_io_enq_ready},
     {_Queue1_BundleMap_18_io_enq_ready},
     {_Queue1_BundleMap_17_io_enq_ready},
     {_Queue1_BundleMap_16_io_enq_ready}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :89:36
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
      automatic logic [15:0] _GEN_4 =
        {{_Queue1_BundleMap_15_io_deq_valid},
         {_Queue1_BundleMap_14_io_deq_valid},
         {_Queue1_BundleMap_13_io_deq_valid},
         {_Queue1_BundleMap_12_io_deq_valid},
         {_Queue1_BundleMap_11_io_deq_valid},
         {_Queue1_BundleMap_10_io_deq_valid},
         {_Queue1_BundleMap_9_io_deq_valid},
         {_Queue1_BundleMap_8_io_deq_valid},
         {_Queue1_BundleMap_7_io_deq_valid},
         {_Queue1_BundleMap_6_io_deq_valid},
         {_Queue1_BundleMap_5_io_deq_valid},
         {_Queue1_BundleMap_4_io_deq_valid},
         {_Queue1_BundleMap_3_io_deq_valid},
         {_Queue1_BundleMap_2_io_deq_valid},
         {_Queue1_BundleMap_1_io_deq_valid},
         {_Queue1_BundleMap_io_deq_valid}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :69:28
      automatic logic [15:0] _GEN_5 =
        {{_Queue1_BundleMap_31_io_deq_valid},
         {_Queue1_BundleMap_30_io_deq_valid},
         {_Queue1_BundleMap_29_io_deq_valid},
         {_Queue1_BundleMap_28_io_deq_valid},
         {_Queue1_BundleMap_27_io_deq_valid},
         {_Queue1_BundleMap_26_io_deq_valid},
         {_Queue1_BundleMap_25_io_deq_valid},
         {_Queue1_BundleMap_24_io_deq_valid},
         {_Queue1_BundleMap_23_io_deq_valid},
         {_Queue1_BundleMap_22_io_deq_valid},
         {_Queue1_BundleMap_21_io_deq_valid},
         {_Queue1_BundleMap_20_io_deq_valid},
         {_Queue1_BundleMap_19_io_deq_valid},
         {_Queue1_BundleMap_18_io_deq_valid},
         {_Queue1_BundleMap_17_io_deq_valid},
         {_Queue1_BundleMap_16_io_deq_valid}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :98:28
      if (~reset & ~(~auto_out_rvalid | _GEN_4[auto_out_rid])) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:{14,15,28}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
          $error("Assertion failed\n    at UserYanker.scala:69 assert (!out.r.valid || r_valid) // Q must be ready faster than the response\n");	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
      end
      if (~reset & ~(~auto_out_bvalid | _GEN_5[auto_out_bid])) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14, :98:{14,15,28}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14
          $error("Assertion failed\n    at UserYanker.scala:98 assert (!out.b.valid || b_valid) // Q must be ready faster than the response\n");	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [15:0] _GEN_6 =
    {{_Queue1_BundleMap_31_io_deq_bits_real_last},
     {_Queue1_BundleMap_30_io_deq_bits_real_last},
     {_Queue1_BundleMap_29_io_deq_bits_real_last},
     {_Queue1_BundleMap_28_io_deq_bits_real_last},
     {_Queue1_BundleMap_27_io_deq_bits_real_last},
     {_Queue1_BundleMap_26_io_deq_bits_real_last},
     {_Queue1_BundleMap_25_io_deq_bits_real_last},
     {_Queue1_BundleMap_24_io_deq_bits_real_last},
     {_Queue1_BundleMap_23_io_deq_bits_real_last},
     {_Queue1_BundleMap_22_io_deq_bits_real_last},
     {_Queue1_BundleMap_21_io_deq_bits_real_last},
     {_Queue1_BundleMap_20_io_deq_bits_real_last},
     {_Queue1_BundleMap_19_io_deq_bits_real_last},
     {_Queue1_BundleMap_18_io_deq_bits_real_last},
     {_Queue1_BundleMap_17_io_deq_bits_real_last},
     {_Queue1_BundleMap_16_io_deq_bits_real_last}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :102:22
  wire        _GEN_7 = auto_out_bvalid & auto_in_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:107:37
  wire        _GEN_8 = auto_in_awvalid & auto_out_awready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:110:37
  Queue1_BundleMap Queue1_BundleMap (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h0 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_1 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_1_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h1 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_1_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_1_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_2 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_2_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h2 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_2_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_2_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_3 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_3_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h3 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_3_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_3_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_4 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_4_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h4 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_4_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_4_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_5 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_5_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h5 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_5_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_5_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_6 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_6_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h6 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_6_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_6_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_7 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_7_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h7 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_7_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_7_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_8 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_8_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h8 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_8_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_8_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_9 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_9_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h9 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_9_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_9_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_10 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_10_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hA & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_10_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_10_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_11 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_11_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hB & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_11_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_11_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_12 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_12_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hC & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_12_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_12_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_13 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_13_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hD & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_13_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_13_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_14 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_14_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hE & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_14_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_14_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_15 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_15_io_enq_ready),
    .io_enq_valid          (_GEN_2 & (&auto_in_arid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & (&auto_out_rid) & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_15_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_15_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_16 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_16_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_16_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_16_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_17 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_17_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_17_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_17_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_18 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_18_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_18_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_18_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_19 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_19_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_19_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_19_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_20 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_20_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_20_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_20_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_21 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_21_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_21_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_21_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_22 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_22_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_22_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_22_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_23 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_23_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_23_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_23_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_24 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_24_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_24_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_24_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_25 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_25_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_25_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_25_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_26 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_26_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_26_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_26_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_27 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_27_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_27_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_27_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_28 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_28_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_28_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_28_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_29 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_29_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_29_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_29_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_30 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_30_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_30_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_30_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  Queue1_BundleMap Queue1_BundleMap_31 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_31_io_enq_ready),
    .io_enq_valid          (_GEN_8 & (&auto_in_awid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & (&auto_out_bid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_31_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_31_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
  assign auto_in_awready = auto_out_awready & _GEN_3[auto_in_awid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :89:36
  assign auto_in_wready = auto_out_wready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_in_bvalid = auto_out_bvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_in_bid = auto_out_bid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_in_bresp = auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_in_becho_real_last = _GEN_6[auto_out_bid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :102:22
  assign auto_in_arready = auto_out_arready & _GEN[auto_in_arid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :60:36
  assign auto_in_rvalid = auto_out_rvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_in_rid = auto_out_rid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_in_rdata = auto_out_rdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_in_rresp = auto_out_rresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_in_recho_real_last = _GEN_0[auto_out_rid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :73:22
  assign auto_in_rlast = auto_out_rlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_awvalid = auto_in_awvalid & _GEN_3[auto_in_awid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :89:36, :90:36
  assign auto_out_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_awaddr = auto_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_wvalid = auto_in_wvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_wlast = auto_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_bready = auto_in_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_arvalid = auto_in_arvalid & _GEN[auto_in_arid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :60:36, :61:36
  assign auto_out_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_araddr = auto_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
  assign auto_out_rready = auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
endmodule

module Queue1_AXI4BundleAR(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_lock,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_qos,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [58:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <=
        {io_enq_bits_qos,
         io_enq_bits_prot,
         io_enq_bits_cache,
         io_enq_bits_lock,
         io_enq_bits_burst,
         io_enq_bits_size,
         io_enq_bits_len,
         io_enq_bits_addr,
         io_enq_bits_id};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][27:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_id = full ? ram[3:0] : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_addr = full ? ram[33:4] : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_len = full ? ram[41:34] : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_size = full ? ram[44:42] : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_burst = full ? ram[46:45] : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module Queue1_AXI4BundleAW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_lock,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_qos,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [58:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <=
        {io_enq_bits_qos,
         io_enq_bits_prot,
         io_enq_bits_cache,
         io_enq_bits_lock,
         io_enq_bits_burst,
         io_enq_bits_size,
         io_enq_bits_len,
         io_enq_bits_addr,
         io_enq_bits_id};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][27:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_id = full ? ram[3:0] : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_addr = full ? ram[33:4] : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_len = full ? ram[41:34] : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_size = full ? ram[44:42] : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_burst = full ? ram[46:45] : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module Queue1_AXI4BundleW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [36:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <= {io_enq_bits_last, io_enq_bits_strb, io_enq_bits_data};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][5:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_data = full ? ram[31:0] : io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_strb = full ? ram[35:32] : io_enq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_last = full ? ram[36] : io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module AXI4Fragmenter(	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
  output        auto_in_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [7:0]  auto_in_awlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_in_awburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_awlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_awprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_awqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_in_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_in_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [29:0] auto_in_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [7:0]  auto_in_arlen,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_in_arburst,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_arlock,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arcache,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [2:0]  auto_in_arprot,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_in_arqos,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_in_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_in_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_in_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [1:0]  auto_in_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_in_rlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_awready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_awvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_out_awid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_out_awaddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_out_awsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_awecho_real_last,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_wready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_wvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [31:0] auto_out_wdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_out_wstrb,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_wlast,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_out_bready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_bvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_out_bid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_out_bresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_becho_real_last,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_out_arready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_arvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [3:0]  auto_out_arid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [29:0] auto_out_araddr,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output [2:0]  auto_out_arsize,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  output        auto_out_arecho_real_last,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_out_rready,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_rvalid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [3:0]  auto_out_rid,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [31:0] auto_out_rdata,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input  [1:0]  auto_out_rresp,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
  input         auto_out_recho_real_last,	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
                auto_out_rlast	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
);

  wire             nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:185:33
  wire             w_idle;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:30
  wire             in_awready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:168:35
  wire             _in_wdeq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _in_wdeq_q_io_deq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _deq_q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [29:0]      _deq_q_1_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]       _deq_q_1_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [2:0]       _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [1:0]       _deq_q_1_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [29:0]      _deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]       _deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [2:0]       _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [1:0]       _deq_q_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              busy;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29
  reg  [29:0]      r_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25
  reg  [7:0]       r_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25
  wire [7:0]       len = busy ? r_len : _deq_q_io_deq_bits_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :70:25, :72:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [29:0]      addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :69:25, :73:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [29:0]      _out_bits_addr_T = ~addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :130:28
  wire [8:0]       _out_bits_addr_T_2 = 9'h3 << _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              busy_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29
  reg  [29:0]      r_addr_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25
  reg  [7:0]       r_len_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25
  wire [7:0]       len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :70:25, :72:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [29:0]      addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :69:25, :73:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [29:0]      _out_bits_addr_T_7 = ~addr_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :130:28
  wire [8:0]       _out_bits_addr_T_9 = 9'h3 << _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35
  wire             _in_awready_T = w_idle | wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :167:52, :177:30
  wire             nodeOut_awvalid = _deq_q_1_io_deq_valid & _in_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:167:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign in_awready = auto_out_awready & _in_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:167:52, :168:35
  wire             wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :169:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg  [8:0]       w_counter;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30
  assign w_idle = w_counter == 9'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30, :177:30
  wire [8:0]       w_todo = w_idle ? {8'h0, wbeats_valid} : w_counter;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :176:30, :177:30, :178:{23,35}
  wire             w_last = w_todo == 9'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:178:23, :179:27
  wire             _wcounter_T = auto_out_wready & nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:185:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign nodeOut_wvalid = _in_wdeq_q_io_deq_valid & (~w_idle | wbeats_valid);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :177:30, :185:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
      if (~reset & ~(~_wcounter_T | (|w_todo))) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:178:23, :181:{14,15,27,37}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
          $error("Assertion failed\n    at Fragmenter.scala:181 assert (!out.w.fire || w_todo =/= 0.U) // underflow impossible\n");	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
      end
      if (~reset & ~(~nodeOut_wvalid | ~_in_wdeq_q_io_deq_bits_last | w_last)) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:179:27, :181:14, :185:33, :190:{14,15,28,31,47}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14
          $error("Assertion failed\n    at Fragmenter.scala:190 assert (!out.w.valid || !in_w.bits.last || w_last)\n");	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             nodeOut_bready = auto_in_bready | ~auto_out_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:208:{33,36}
  reg  [1:0]       error_0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_2;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_4;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_5;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_6;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_7;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_8;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_9;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_10;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_11;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_12;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_13;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_14;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  reg  [1:0]       error_15;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
  wire [15:0][1:0] _GEN =
    {{error_15},
     {error_14},
     {error_13},
     {error_12},
     {error_11},
     {error_10},
     {error_9},
     {error_8},
     {error_7},
     {error_6},
     {error_5},
     {error_4},
     {error_3},
     {error_2},
     {error_1},
     {error_0}};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :212:41
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
    automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic _GEN_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    _GEN_0 = auto_out_arready & _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
    _GEN_1 = in_awready & _deq_q_1_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:168:35, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
      busy <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29
      busy_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29
      wbeats_latched <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35
      w_counter <= 9'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30
      error_0 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_1 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_2 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_3 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_4 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_5 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_6 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_7 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_8 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_9 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_10 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_11 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_12 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_13 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_14 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      error_15 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
      automatic logic _GEN_2 = nodeOut_bready & auto_out_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:208:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        busy <= |len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :72:23, :118:27
      if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        busy_1 <= |len_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :72:23, :118:27
      wbeats_latched <=
        ~(auto_out_awready & nodeOut_awvalid)
        & (wbeats_valid & w_idle | wbeats_latched);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :163:{26,43,60}, :164:{26,43}, :167:35, :169:35, :177:30, src/main/scala/chisel3/util/Decoupled.scala:51:35
      w_counter <= w_todo - {8'h0, _wcounter_T};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30, :178:23, :180:27, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (auto_out_bid == 4'h0 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_0 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_0 <= error_0 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h1 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_1 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_1 <= error_1 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h2 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_2 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_2 <= error_2 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h3 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_3 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_3 <= error_3 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h4 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_4 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_4 <= error_4 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h5 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_5 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_5 <= error_5 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h6 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_6 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_6 <= error_6 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h7 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_7 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_7 <= error_7 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h8 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_8 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_8 <= error_8 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'h9 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_9 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_9 <= error_9 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'hA & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_10 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_10 <= error_10 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'hB & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_11 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_11 <= error_11 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'hC & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_12 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_12 <= error_12 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'hD & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_13 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_13 <= error_13 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if (auto_out_bid == 4'hE & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_14 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_14 <= error_14 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
      if ((&auto_out_bid) & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_15 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        else	// rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
          error_15 <= error_15 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :214:64
      end
    end
    if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_deq_q_io_deq_bits_burst == 2'h0)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :100:34, src/main/scala/chisel3/util/Decoupled.scala:362:21
        r_addr <= _deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25, src/main/scala/chisel3/util/Decoupled.scala:362:21
      else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:100:34
        automatic logic [29:0] _inc_addr_T_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:108:29
        _inc_addr_T_1 = addr + {14'h0, 16'h1 << _deq_q_io_deq_bits_size};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :108:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (_deq_q_io_deq_bits_burst == 2'h2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :111:28, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [22:0] _wrapMask_T_1 =
            {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [29:0] _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:112:49, src/main/scala/chisel3/util/Decoupled.scala:362:21
          r_addr <=
            {15'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]}
            | ~{_mux_addr_T_1[29:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]};	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25, :108:29, :112:{33,45,47,49,62}
        end
        else	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:111:28
          r_addr <= _inc_addr_T_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25, :108:29
      end
      r_len <= len - 8'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25, :72:23, :135:25
    end
    if (_GEN_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_deq_q_1_io_deq_bits_burst == 2'h0)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :100:34, src/main/scala/chisel3/util/Decoupled.scala:362:21
        r_addr_1 <= _deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25, src/main/scala/chisel3/util/Decoupled.scala:362:21
      else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:100:34
        automatic logic [29:0] _inc_addr_T_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:108:29
        _inc_addr_T_3 = addr_1 + {14'h0, 16'h1 << _deq_q_1_io_deq_bits_size};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :108:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (_deq_q_1_io_deq_bits_burst == 2'h2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :111:28, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [22:0] _wrapMask_T_3 =
            {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [29:0] _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:112:49, src/main/scala/chisel3/util/Decoupled.scala:362:21
          r_addr_1 <=
            {15'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]}
            | ~{_mux_addr_T_6[29:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]};	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25, :108:29, :112:{33,45,47,49,62}
        end
        else	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:111:28
          r_addr_1 <= _inc_addr_T_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25, :108:29
      end
      r_len_1 <= len_1 - 8'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25, :72:23, :135:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
      automatic logic [31:0] _RANDOM[0:3];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
        end	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
        busy = _RANDOM[2'h0][0];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29
        r_addr = _RANDOM[2'h0][30:1];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :69:25
        r_len = {_RANDOM[2'h0][31], _RANDOM[2'h1][6:0]};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :70:25
        busy_1 = _RANDOM[2'h1][7];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :70:25
        r_addr_1 = {_RANDOM[2'h1][31:8], _RANDOM[2'h2][5:0]};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :70:25
        r_len_1 = _RANDOM[2'h2][13:6];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :70:25
        wbeats_latched = _RANDOM[2'h2][14];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :160:35
        w_counter = _RANDOM[2'h2][23:15];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :176:30
        error_0 = _RANDOM[2'h2][25:24];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :211:26
        error_1 = _RANDOM[2'h2][27:26];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :211:26
        error_2 = _RANDOM[2'h2][29:28];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :211:26
        error_3 = _RANDOM[2'h2][31:30];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :211:26
        error_4 = _RANDOM[2'h3][1:0];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_5 = _RANDOM[2'h3][3:2];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_6 = _RANDOM[2'h3][5:4];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_7 = _RANDOM[2'h3][7:6];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_8 = _RANDOM[2'h3][9:8];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_9 = _RANDOM[2'h3][11:10];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_10 = _RANDOM[2'h3][13:12];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_11 = _RANDOM[2'h3][15:14];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_12 = _RANDOM[2'h3][17:16];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_13 = _RANDOM[2'h3][19:18];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_14 = _RANDOM[2'h3][21:20];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
        error_15 = _RANDOM[2'h3][23:22];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_AXI4BundleAR deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_arready),
    .io_enq_valid      (auto_in_arvalid),
    .io_enq_bits_id    (auto_in_arid),
    .io_enq_bits_addr  (auto_in_araddr),
    .io_enq_bits_len   (auto_in_arlen),
    .io_enq_bits_size  (auto_in_arsize),
    .io_enq_bits_burst (auto_in_arburst),
    .io_enq_bits_lock  (auto_in_arlock),
    .io_enq_bits_cache (auto_in_arcache),
    .io_enq_bits_prot  (auto_in_arprot),
    .io_enq_bits_qos   (auto_in_arqos),
    .io_deq_ready      (auto_out_arready & ~(|len)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :118:27, :119:30
    .io_deq_valid      (_deq_q_io_deq_valid),
    .io_deq_bits_id    (auto_out_arid),
    .io_deq_bits_addr  (_deq_q_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  Queue1_AXI4BundleAW deq_q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_awready),
    .io_enq_valid      (auto_in_awvalid),
    .io_enq_bits_id    (auto_in_awid),
    .io_enq_bits_addr  (auto_in_awaddr),
    .io_enq_bits_len   (auto_in_awlen),
    .io_enq_bits_size  (auto_in_awsize),
    .io_enq_bits_burst (auto_in_awburst),
    .io_enq_bits_lock  (auto_in_awlock),
    .io_enq_bits_cache (auto_in_awcache),
    .io_enq_bits_prot  (auto_in_awprot),
    .io_enq_bits_qos   (auto_in_awqos),
    .io_deq_ready      (in_awready & ~(|len_1)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :118:27, :119:30, :168:35
    .io_deq_valid      (_deq_q_1_io_deq_valid),
    .io_deq_bits_id    (auto_out_awid),
    .io_deq_bits_addr  (_deq_q_1_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_1_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_1_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_1_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  Queue1_AXI4BundleW in_wdeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_wready),
    .io_enq_valid     (auto_in_wvalid),
    .io_enq_bits_data (auto_in_wdata),
    .io_enq_bits_strb (auto_in_wstrb),
    .io_enq_bits_last (auto_in_wlast),
    .io_deq_ready     (auto_out_wready & (~w_idle | wbeats_valid)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :177:30, :185:37, :186:{33,51}
    .io_deq_valid     (_in_wdeq_q_io_deq_valid),
    .io_deq_bits_data (auto_out_wdata),
    .io_deq_bits_strb (auto_out_wstrb),
    .io_deq_bits_last (_in_wdeq_q_io_deq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_in_bvalid = auto_out_bvalid & auto_out_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :207:33
  assign auto_in_bid = auto_out_bid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
  assign auto_in_bresp = auto_out_bresp | _GEN[auto_out_bid];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :212:41
  assign auto_in_rvalid = auto_out_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
  assign auto_in_rid = auto_out_rid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
  assign auto_in_rdata = auto_out_rdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
  assign auto_in_rresp = auto_out_rresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
  assign auto_in_rlast = auto_out_rlast & auto_out_recho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :198:41
  assign auto_out_awvalid = nodeOut_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :167:35
  assign auto_out_awaddr =
    ~{_out_bits_addr_T_7[29:2], _out_bits_addr_T_7[1:0] | ~(_out_bits_addr_T_9[1:0])};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :130:{26,28,34}, rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}
  assign auto_out_awsize = _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_awecho_real_last = ~(|len_1);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :72:23, :118:27
  assign auto_out_wvalid = nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :185:33
  assign auto_out_wlast = w_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :179:27
  assign auto_out_bready = nodeOut_bready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :208:33
  assign auto_out_arvalid = _deq_q_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_araddr =
    ~{_out_bits_addr_T[29:2], _out_bits_addr_T[1:0] | ~(_out_bits_addr_T_2[1:0])};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :130:{26,28,34}, rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}
  assign auto_out_arsize = _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_arecho_real_last = ~(|len);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :72:23, :118:27
  assign auto_out_rready = auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
endmodule

module NonSyncResetSynchronizerPrimitiveShiftReg_d10(	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
  input  clock,	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
         io_d,	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
);

  reg sync_0;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_1;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_2;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_3;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_4;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_5;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_6;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_7;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_8;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_9;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  always @(posedge clock) begin	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    sync_0 <= sync_1;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_1 <= sync_2;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_2 <= sync_3;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_3 <= sync_4;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_4 <= sync_5;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_5 <= sync_6;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_6 <= sync_7;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_7 <= sync_8;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_8 <= sync_9;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_9 <= io_d;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      automatic logic [31:0] _RANDOM[0:0];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        sync_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_4 = _RANDOM[/*Zero width*/ 1'b0][4];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_5 = _RANDOM[/*Zero width*/ 1'b0][5];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_6 = _RANDOM[/*Zero width*/ 1'b0][6];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_7 = _RANDOM[/*Zero width*/ 1'b0][7];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_8 = _RANDOM[/*Zero width*/ 1'b0][8];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_9 = _RANDOM[/*Zero width*/ 1'b0][9];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_q = sync_0;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
endmodule

module SynchronizerShiftReg_w1_d10(	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:169:7
  input  clock,	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:169:7
         io_d,	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
);

  NonSyncResetSynchronizerPrimitiveShiftReg_d10 output_chain (	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (io_d),
    .io_q  (io_q)
  );	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
endmodule

module ysyxSoCASIC(	// src/SoC.scala:64:9
  input         clock,	// src/SoC.scala:64:9
                reset,	// src/SoC.scala:64:9
                uart_rx,	// src/SoC.scala:95:18
  output        uart_tx,	// src/SoC.scala:95:18
                sdram_clk,	// src/SoC.scala:97:19
                sdram_cke,	// src/SoC.scala:97:19
                sdram_cs,	// src/SoC.scala:97:19
                sdram_ras,	// src/SoC.scala:97:19
                sdram_cas,	// src/SoC.scala:97:19
                sdram_we,	// src/SoC.scala:97:19
  output [12:0] sdram_a,	// src/SoC.scala:97:19
  output [1:0]  sdram_ba,	// src/SoC.scala:97:19
  output [3:0]  sdram_dqm,	// src/SoC.scala:97:19
  inout  [31:0] sdram_dq,	// src/SoC.scala:97:19
  output [7:0]  gpio_out,	// src/SoC.scala:98:18
  input  [7:0]  gpio_in,	// src/SoC.scala:98:18
                ps2,	// src/SoC.scala:99:17
  output [7:0]  vga_r,	// src/SoC.scala:100:17
                vga_g,	// src/SoC.scala:100:17
                vga_b,	// src/SoC.scala:100:17
  output        vga_hsync,	// src/SoC.scala:100:17
                vga_vsync,	// src/SoC.scala:100:17
                vga_valid	// src/SoC.scala:100:17
);

  wire        _cpu_reset_chain_io_q;	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
  wire        _axi4frag_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [3:0]  _axi4frag_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [1:0]  _axi4frag_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [3:0]  _axi4frag_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [31:0] _axi4frag_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [1:0]  _axi4frag_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_out_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [3:0]  _axi4frag_auto_out_awid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [29:0] _axi4frag_auto_out_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [2:0]  _axi4frag_auto_out_awsize;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_out_awecho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_out_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [31:0] _axi4frag_auto_out_wdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [3:0]  _axi4frag_auto_out_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_out_wlast;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_out_bready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_out_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [3:0]  _axi4frag_auto_out_arid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [29:0] _axi4frag_auto_out_araddr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire [2:0]  _axi4frag_auto_out_arsize;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_out_arecho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4frag_auto_out_rready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  wire        _axi4yank_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [3:0]  _axi4yank_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [1:0]  _axi4yank_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_in_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [3:0]  _axi4yank_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [31:0] _axi4yank_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [1:0]  _axi4yank_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_in_recho_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_out_awvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [3:0]  _axi4yank_auto_out_awid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [29:0] _axi4yank_auto_out_awaddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [2:0]  _axi4yank_auto_out_awsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_out_wvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [31:0] _axi4yank_auto_out_wdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [3:0]  _axi4yank_auto_out_wstrb;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_out_wlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_out_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_out_arvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [3:0]  _axi4yank_auto_out_arid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [29:0] _axi4yank_auto_out_araddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire [2:0]  _axi4yank_auto_out_arsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi4yank_auto_out_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  wire        _axi42apb_auto_in_awready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_wready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_bvalid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_in_bid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [1:0]  _axi42apb_auto_in_bresp;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_arready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_rvalid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_in_rid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [31:0] _axi42apb_auto_in_rdata;	// src/amba/AXI4ToAPB.scala:103:30
  wire [1:0]  _axi42apb_auto_in_rresp;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_psel;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_penable;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_pwrite;	// src/amba/AXI4ToAPB.scala:103:30
  wire [29:0] _axi42apb_auto_out_paddr;	// src/amba/AXI4ToAPB.scala:103:30
  wire [31:0] _axi42apb_auto_out_pwdata;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_out_pstrb;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _lsdram_axi_auto_in_awready;	// src/SoC.scala:52:60
  wire        _lsdram_axi_auto_in_wready;	// src/SoC.scala:52:60
  wire        _lsdram_axi_auto_in_bvalid;	// src/SoC.scala:52:60
  wire [3:0]  _lsdram_axi_auto_in_bid;	// src/SoC.scala:52:60
  wire [1:0]  _lsdram_axi_auto_in_bresp;	// src/SoC.scala:52:60
  wire        _lsdram_axi_auto_in_arready;	// src/SoC.scala:52:60
  wire        _lsdram_axi_auto_in_rvalid;	// src/SoC.scala:52:60
  wire [3:0]  _lsdram_axi_auto_in_rid;	// src/SoC.scala:52:60
  wire [31:0] _lsdram_axi_auto_in_rdata;	// src/SoC.scala:52:60
  wire [1:0]  _lsdram_axi_auto_in_rresp;	// src/SoC.scala:52:60
  wire        _lsdram_axi_auto_in_rlast;	// src/SoC.scala:52:60
  wire        _axi4ram_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire        _axi4ram_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire        _axi4ram_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire [3:0]  _axi4ram_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire [1:0]  _axi4ram_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire        _axi4ram_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire        _axi4ram_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire [3:0]  _axi4ram_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire [31:0] _axi4ram_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire [1:0]  _axi4ram_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  wire        _lvga_auto_in_pready;	// src/SoC.scala:40:24
  wire        _lkeyboard_auto_in_pready;	// src/SoC.scala:38:29
  wire [31:0] _lkeyboard_auto_in_prdata;	// src/SoC.scala:38:29
  wire        _lgpio_auto_in_pready;	// src/SoC.scala:37:25
  wire [31:0] _lgpio_auto_in_prdata;	// src/SoC.scala:37:25
  wire        _luart_auto_in_pready;	// src/SoC.scala:36:25
  wire        _luart_auto_in_pslverr;	// src/SoC.scala:36:25
  wire [31:0] _luart_auto_in_prdata;	// src/SoC.scala:36:25
  wire        _luart_interrupt;	// src/SoC.scala:36:25
  wire        _cpu_auto_master_out_awvalid;	// src/SoC.scala:32:23
  wire [3:0]  _cpu_auto_master_out_awid;	// src/SoC.scala:32:23
  wire [29:0] _cpu_auto_master_out_awaddr;	// src/SoC.scala:32:23
  wire [7:0]  _cpu_auto_master_out_awlen;	// src/SoC.scala:32:23
  wire [2:0]  _cpu_auto_master_out_awsize;	// src/SoC.scala:32:23
  wire [1:0]  _cpu_auto_master_out_awburst;	// src/SoC.scala:32:23
  wire        _cpu_auto_master_out_awlock;	// src/SoC.scala:32:23
  wire [3:0]  _cpu_auto_master_out_awcache;	// src/SoC.scala:32:23
  wire [2:0]  _cpu_auto_master_out_awprot;	// src/SoC.scala:32:23
  wire [3:0]  _cpu_auto_master_out_awqos;	// src/SoC.scala:32:23
  wire        _cpu_auto_master_out_wvalid;	// src/SoC.scala:32:23
  wire [31:0] _cpu_auto_master_out_wdata;	// src/SoC.scala:32:23
  wire [3:0]  _cpu_auto_master_out_wstrb;	// src/SoC.scala:32:23
  wire        _cpu_auto_master_out_wlast;	// src/SoC.scala:32:23
  wire        _cpu_auto_master_out_bready;	// src/SoC.scala:32:23
  wire        _cpu_auto_master_out_arvalid;	// src/SoC.scala:32:23
  wire [3:0]  _cpu_auto_master_out_arid;	// src/SoC.scala:32:23
  wire [29:0] _cpu_auto_master_out_araddr;	// src/SoC.scala:32:23
  wire [7:0]  _cpu_auto_master_out_arlen;	// src/SoC.scala:32:23
  wire [2:0]  _cpu_auto_master_out_arsize;	// src/SoC.scala:32:23
  wire [1:0]  _cpu_auto_master_out_arburst;	// src/SoC.scala:32:23
  wire        _cpu_auto_master_out_arlock;	// src/SoC.scala:32:23
  wire [3:0]  _cpu_auto_master_out_arcache;	// src/SoC.scala:32:23
  wire [2:0]  _cpu_auto_master_out_arprot;	// src/SoC.scala:32:23
  wire [3:0]  _cpu_auto_master_out_arqos;	// src/SoC.scala:32:23
  wire        _cpu_auto_master_out_rready;	// src/SoC.scala:32:23
  wire        _apbxbar_auto_anon_in_pready;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_in_pslverr;	// src/SoC.scala:31:27
  wire [31:0] _apbxbar_auto_anon_in_prdata;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_out_3_psel;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_out_3_pwrite;	// src/SoC.scala:31:27
  wire [29:0] _apbxbar_auto_anon_out_3_paddr;	// src/SoC.scala:31:27
  wire [31:0] _apbxbar_auto_anon_out_3_pwdata;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_out_2_psel;	// src/SoC.scala:31:27
  wire [29:0] _apbxbar_auto_anon_out_2_paddr;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_out_1_psel;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_out_1_pwrite;	// src/SoC.scala:31:27
  wire [29:0] _apbxbar_auto_anon_out_1_paddr;	// src/SoC.scala:31:27
  wire [31:0] _apbxbar_auto_anon_out_1_pwdata;	// src/SoC.scala:31:27
  wire [3:0]  _apbxbar_auto_anon_out_1_pstrb;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_out_0_psel;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_out_0_penable;	// src/SoC.scala:31:27
  wire        _apbxbar_auto_anon_out_0_pwrite;	// src/SoC.scala:31:27
  wire [29:0] _apbxbar_auto_anon_out_0_paddr;	// src/SoC.scala:31:27
  wire [31:0] _apbxbar_auto_anon_out_0_pwdata;	// src/SoC.scala:31:27
  wire [3:0]  _apbxbar_auto_anon_out_0_pstrb;	// src/SoC.scala:31:27
  wire        _axi4xbar_1_auto_anon_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_1_auto_anon_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [1:0]  _axi4xbar_1_auto_anon_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_1_auto_anon_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [31:0] _axi4xbar_1_auto_anon_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [1:0]  _axi4xbar_1_auto_anon_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_1_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_1_auto_anon_out_1_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [29:0] _axi4xbar_1_auto_anon_out_1_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_1_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [31:0] _axi4xbar_1_auto_anon_out_1_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_1_auto_anon_out_1_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_1_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_1_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_1_auto_anon_out_1_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [29:0] _axi4xbar_1_auto_anon_out_1_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_1_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_0_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_1_auto_anon_out_0_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [29:0] _axi4xbar_1_auto_anon_out_0_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_1_auto_anon_out_0_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_0_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [31:0] _axi4xbar_1_auto_anon_out_0_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_1_auto_anon_out_0_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_0_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_0_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_1_auto_anon_out_0_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [29:0] _axi4xbar_1_auto_anon_out_0_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_1_auto_anon_out_0_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_1_auto_anon_out_0_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [1:0]  _axi4xbar_auto_anon_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [31:0] _axi4xbar_auto_anon_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [1:0]  _axi4xbar_auto_anon_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_1_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_1_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [28:0] _axi4xbar_auto_anon_out_1_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [7:0]  _axi4xbar_auto_anon_out_1_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_auto_anon_out_1_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [1:0]  _axi4xbar_auto_anon_out_1_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_1_awlock;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_1_awcache;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_auto_anon_out_1_awprot;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_1_awqos;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_1_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [31:0] _axi4xbar_auto_anon_out_1_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_1_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_1_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_1_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_1_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_1_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [28:0] _axi4xbar_auto_anon_out_1_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [7:0]  _axi4xbar_auto_anon_out_1_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_auto_anon_out_1_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [1:0]  _axi4xbar_auto_anon_out_1_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_1_arlock;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_1_arcache;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_auto_anon_out_1_arprot;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_1_arqos;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_1_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_0_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_0_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [29:0] _axi4xbar_auto_anon_out_0_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [7:0]  _axi4xbar_auto_anon_out_0_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_auto_anon_out_0_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [1:0]  _axi4xbar_auto_anon_out_0_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_0_awlock;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_0_awcache;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_auto_anon_out_0_awprot;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_0_awqos;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_0_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [31:0] _axi4xbar_auto_anon_out_0_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_0_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_0_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_0_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_0_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_0_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [29:0] _axi4xbar_auto_anon_out_0_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [7:0]  _axi4xbar_auto_anon_out_0_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_auto_anon_out_0_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [1:0]  _axi4xbar_auto_anon_out_0_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_0_arlock;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_0_arcache;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [2:0]  _axi4xbar_auto_anon_out_0_arprot;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire [3:0]  _axi4xbar_auto_anon_out_0_arqos;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  wire        _axi4xbar_auto_anon_out_0_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  AXI4Xbar axi4xbar (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .clock                         (clock),
    .reset                         (reset),
    .auto_anon_in_awready         (_axi4xbar_auto_anon_in_awready),
    .auto_anon_in_awvalid         (_cpu_auto_master_out_awvalid),	// src/SoC.scala:32:23
    .auto_anon_in_awid       (_cpu_auto_master_out_awid),	// src/SoC.scala:32:23
    .auto_anon_in_awaddr     (_cpu_auto_master_out_awaddr),	// src/SoC.scala:32:23
    .auto_anon_in_awlen      (_cpu_auto_master_out_awlen),	// src/SoC.scala:32:23
    .auto_anon_in_awsize     (_cpu_auto_master_out_awsize),	// src/SoC.scala:32:23
    .auto_anon_in_awburst    (_cpu_auto_master_out_awburst),	// src/SoC.scala:32:23
    .auto_anon_in_awlock     (_cpu_auto_master_out_awlock),	// src/SoC.scala:32:23
    .auto_anon_in_awcache    (_cpu_auto_master_out_awcache),	// src/SoC.scala:32:23
    .auto_anon_in_awprot     (_cpu_auto_master_out_awprot),	// src/SoC.scala:32:23
    .auto_anon_in_awqos      (_cpu_auto_master_out_awqos),	// src/SoC.scala:32:23
    .auto_anon_in_wready          (_axi4xbar_auto_anon_in_wready),
    .auto_anon_in_wvalid          (_cpu_auto_master_out_wvalid),	// src/SoC.scala:32:23
    .auto_anon_in_wdata      (_cpu_auto_master_out_wdata),	// src/SoC.scala:32:23
    .auto_anon_in_wstrb      (_cpu_auto_master_out_wstrb),	// src/SoC.scala:32:23
    .auto_anon_in_wlast      (_cpu_auto_master_out_wlast),	// src/SoC.scala:32:23
    .auto_anon_in_bready          (_cpu_auto_master_out_bready),	// src/SoC.scala:32:23
    .auto_anon_in_bvalid          (_axi4xbar_auto_anon_in_bvalid),
    .auto_anon_in_bid        (_axi4xbar_auto_anon_in_bid),
    .auto_anon_in_bresp      (_axi4xbar_auto_anon_in_bresp),
    .auto_anon_in_arready         (_axi4xbar_auto_anon_in_arready),
    .auto_anon_in_arvalid         (_cpu_auto_master_out_arvalid),	// src/SoC.scala:32:23
    .auto_anon_in_arid       (_cpu_auto_master_out_arid),	// src/SoC.scala:32:23
    .auto_anon_in_araddr     (_cpu_auto_master_out_araddr),	// src/SoC.scala:32:23
    .auto_anon_in_arlen      (_cpu_auto_master_out_arlen),	// src/SoC.scala:32:23
    .auto_anon_in_arsize     (_cpu_auto_master_out_arsize),	// src/SoC.scala:32:23
    .auto_anon_in_arburst    (_cpu_auto_master_out_arburst),	// src/SoC.scala:32:23
    .auto_anon_in_arlock     (_cpu_auto_master_out_arlock),	// src/SoC.scala:32:23
    .auto_anon_in_arcache    (_cpu_auto_master_out_arcache),	// src/SoC.scala:32:23
    .auto_anon_in_arprot     (_cpu_auto_master_out_arprot),	// src/SoC.scala:32:23
    .auto_anon_in_arqos      (_cpu_auto_master_out_arqos),	// src/SoC.scala:32:23
    .auto_anon_in_rready          (_cpu_auto_master_out_rready),	// src/SoC.scala:32:23
    .auto_anon_in_rvalid          (_axi4xbar_auto_anon_in_rvalid),
    .auto_anon_in_rid        (_axi4xbar_auto_anon_in_rid),
    .auto_anon_in_rdata      (_axi4xbar_auto_anon_in_rdata),
    .auto_anon_in_rresp      (_axi4xbar_auto_anon_in_rresp),
    .auto_anon_in_rlast      (_axi4xbar_auto_anon_in_rlast),
    .auto_anon_out_1_awready      (_lsdram_axi_auto_in_awready),	// src/SoC.scala:52:60
    .auto_anon_out_1_awvalid      (_axi4xbar_auto_anon_out_1_awvalid),
    .auto_anon_out_1_awid    (_axi4xbar_auto_anon_out_1_awid),
    .auto_anon_out_1_awaddr  (_axi4xbar_auto_anon_out_1_awaddr),
    .auto_anon_out_1_awlen   (_axi4xbar_auto_anon_out_1_awlen),
    .auto_anon_out_1_awsize  (_axi4xbar_auto_anon_out_1_awsize),
    .auto_anon_out_1_awburst (_axi4xbar_auto_anon_out_1_awburst),
    .auto_anon_out_1_awlock  (_axi4xbar_auto_anon_out_1_awlock),
    .auto_anon_out_1_awcache (_axi4xbar_auto_anon_out_1_awcache),
    .auto_anon_out_1_awprot  (_axi4xbar_auto_anon_out_1_awprot),
    .auto_anon_out_1_awqos   (_axi4xbar_auto_anon_out_1_awqos),
    .auto_anon_out_1_wready       (_lsdram_axi_auto_in_wready),	// src/SoC.scala:52:60
    .auto_anon_out_1_wvalid       (_axi4xbar_auto_anon_out_1_wvalid),
    .auto_anon_out_1_wdata   (_axi4xbar_auto_anon_out_1_wdata),
    .auto_anon_out_1_wstrb   (_axi4xbar_auto_anon_out_1_wstrb),
    .auto_anon_out_1_wlast   (_axi4xbar_auto_anon_out_1_wlast),
    .auto_anon_out_1_bready       (_axi4xbar_auto_anon_out_1_bready),
    .auto_anon_out_1_bvalid       (_lsdram_axi_auto_in_bvalid),	// src/SoC.scala:52:60
    .auto_anon_out_1_bid     (_lsdram_axi_auto_in_bid),	// src/SoC.scala:52:60
    .auto_anon_out_1_bresp   (_lsdram_axi_auto_in_bresp),	// src/SoC.scala:52:60
    .auto_anon_out_1_arready      (_lsdram_axi_auto_in_arready),	// src/SoC.scala:52:60
    .auto_anon_out_1_arvalid      (_axi4xbar_auto_anon_out_1_arvalid),
    .auto_anon_out_1_arid    (_axi4xbar_auto_anon_out_1_arid),
    .auto_anon_out_1_araddr  (_axi4xbar_auto_anon_out_1_araddr),
    .auto_anon_out_1_arlen   (_axi4xbar_auto_anon_out_1_arlen),
    .auto_anon_out_1_arsize  (_axi4xbar_auto_anon_out_1_arsize),
    .auto_anon_out_1_arburst (_axi4xbar_auto_anon_out_1_arburst),
    .auto_anon_out_1_arlock  (_axi4xbar_auto_anon_out_1_arlock),
    .auto_anon_out_1_arcache (_axi4xbar_auto_anon_out_1_arcache),
    .auto_anon_out_1_arprot  (_axi4xbar_auto_anon_out_1_arprot),
    .auto_anon_out_1_arqos   (_axi4xbar_auto_anon_out_1_arqos),
    .auto_anon_out_1_rready       (_axi4xbar_auto_anon_out_1_rready),
    .auto_anon_out_1_rvalid       (_lsdram_axi_auto_in_rvalid),	// src/SoC.scala:52:60
    .auto_anon_out_1_rid     (_lsdram_axi_auto_in_rid),	// src/SoC.scala:52:60
    .auto_anon_out_1_rdata   (_lsdram_axi_auto_in_rdata),	// src/SoC.scala:52:60
    .auto_anon_out_1_rresp   (_lsdram_axi_auto_in_rresp),	// src/SoC.scala:52:60
    .auto_anon_out_1_rlast   (_lsdram_axi_auto_in_rlast),	// src/SoC.scala:52:60
    .auto_anon_out_0_awready      (_axi4frag_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_awvalid      (_axi4xbar_auto_anon_out_0_awvalid),
    .auto_anon_out_0_awid    (_axi4xbar_auto_anon_out_0_awid),
    .auto_anon_out_0_awaddr  (_axi4xbar_auto_anon_out_0_awaddr),
    .auto_anon_out_0_awlen   (_axi4xbar_auto_anon_out_0_awlen),
    .auto_anon_out_0_awsize  (_axi4xbar_auto_anon_out_0_awsize),
    .auto_anon_out_0_awburst (_axi4xbar_auto_anon_out_0_awburst),
    .auto_anon_out_0_awlock  (_axi4xbar_auto_anon_out_0_awlock),
    .auto_anon_out_0_awcache (_axi4xbar_auto_anon_out_0_awcache),
    .auto_anon_out_0_awprot  (_axi4xbar_auto_anon_out_0_awprot),
    .auto_anon_out_0_awqos   (_axi4xbar_auto_anon_out_0_awqos),
    .auto_anon_out_0_wready       (_axi4frag_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_wvalid       (_axi4xbar_auto_anon_out_0_wvalid),
    .auto_anon_out_0_wdata   (_axi4xbar_auto_anon_out_0_wdata),
    .auto_anon_out_0_wstrb   (_axi4xbar_auto_anon_out_0_wstrb),
    .auto_anon_out_0_wlast   (_axi4xbar_auto_anon_out_0_wlast),
    .auto_anon_out_0_bready       (_axi4xbar_auto_anon_out_0_bready),
    .auto_anon_out_0_bvalid       (_axi4frag_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_bid     (_axi4frag_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_bresp   (_axi4frag_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_arready      (_axi4frag_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_arvalid      (_axi4xbar_auto_anon_out_0_arvalid),
    .auto_anon_out_0_arid    (_axi4xbar_auto_anon_out_0_arid),
    .auto_anon_out_0_araddr  (_axi4xbar_auto_anon_out_0_araddr),
    .auto_anon_out_0_arlen   (_axi4xbar_auto_anon_out_0_arlen),
    .auto_anon_out_0_arsize  (_axi4xbar_auto_anon_out_0_arsize),
    .auto_anon_out_0_arburst (_axi4xbar_auto_anon_out_0_arburst),
    .auto_anon_out_0_arlock  (_axi4xbar_auto_anon_out_0_arlock),
    .auto_anon_out_0_arcache (_axi4xbar_auto_anon_out_0_arcache),
    .auto_anon_out_0_arprot  (_axi4xbar_auto_anon_out_0_arprot),
    .auto_anon_out_0_arqos   (_axi4xbar_auto_anon_out_0_arqos),
    .auto_anon_out_0_rready       (_axi4xbar_auto_anon_out_0_rready),
    .auto_anon_out_0_rvalid       (_axi4frag_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_rid     (_axi4frag_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_rdata   (_axi4frag_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_rresp   (_axi4frag_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_anon_out_0_rlast   (_axi4frag_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  AXI4Xbar_1 axi4xbar_1 (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .clock                        (clock),
    .reset                        (reset),
    .auto_anon_in_awready        (_axi4xbar_1_auto_anon_in_awready),
    .auto_anon_in_awvalid        (_axi4yank_auto_out_awvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_awid      (_axi4yank_auto_out_awid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_awaddr    (_axi4yank_auto_out_awaddr),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_awsize    (_axi4yank_auto_out_awsize),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_wready         (_axi4xbar_1_auto_anon_in_wready),
    .auto_anon_in_wvalid         (_axi4yank_auto_out_wvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_wdata     (_axi4yank_auto_out_wdata),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_wstrb     (_axi4yank_auto_out_wstrb),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_wlast     (_axi4yank_auto_out_wlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_bready         (_axi4yank_auto_out_bready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_bvalid         (_axi4xbar_1_auto_anon_in_bvalid),
    .auto_anon_in_bid       (_axi4xbar_1_auto_anon_in_bid),
    .auto_anon_in_bresp     (_axi4xbar_1_auto_anon_in_bresp),
    .auto_anon_in_arready        (_axi4xbar_1_auto_anon_in_arready),
    .auto_anon_in_arvalid        (_axi4yank_auto_out_arvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_arid      (_axi4yank_auto_out_arid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_araddr    (_axi4yank_auto_out_araddr),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_arsize    (_axi4yank_auto_out_arsize),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_rready         (_axi4yank_auto_out_rready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_anon_in_rvalid         (_axi4xbar_1_auto_anon_in_rvalid),
    .auto_anon_in_rid       (_axi4xbar_1_auto_anon_in_rid),
    .auto_anon_in_rdata     (_axi4xbar_1_auto_anon_in_rdata),
    .auto_anon_in_rresp     (_axi4xbar_1_auto_anon_in_rresp),
    .auto_anon_in_rlast     (_axi4xbar_1_auto_anon_in_rlast),
    .auto_anon_out_1_awready     (_axi4ram_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_awvalid     (_axi4xbar_1_auto_anon_out_1_awvalid),
    .auto_anon_out_1_awid   (_axi4xbar_1_auto_anon_out_1_awid),
    .auto_anon_out_1_awaddr (_axi4xbar_1_auto_anon_out_1_awaddr),
    .auto_anon_out_1_wready      (_axi4ram_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_wvalid      (_axi4xbar_1_auto_anon_out_1_wvalid),
    .auto_anon_out_1_wdata  (_axi4xbar_1_auto_anon_out_1_wdata),
    .auto_anon_out_1_wstrb  (_axi4xbar_1_auto_anon_out_1_wstrb),
    .auto_anon_out_1_bready      (_axi4xbar_1_auto_anon_out_1_bready),
    .auto_anon_out_1_bvalid      (_axi4ram_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_bid    (_axi4ram_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_bresp  (_axi4ram_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_arready     (_axi4ram_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_arvalid     (_axi4xbar_1_auto_anon_out_1_arvalid),
    .auto_anon_out_1_arid   (_axi4xbar_1_auto_anon_out_1_arid),
    .auto_anon_out_1_araddr (_axi4xbar_1_auto_anon_out_1_araddr),
    .auto_anon_out_1_rready      (_axi4xbar_1_auto_anon_out_1_rready),
    .auto_anon_out_1_rvalid      (_axi4ram_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_rid    (_axi4ram_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_rdata  (_axi4ram_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_1_rresp  (_axi4ram_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .auto_anon_out_0_awready     (_axi42apb_auto_in_awready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_awvalid     (_axi4xbar_1_auto_anon_out_0_awvalid),
    .auto_anon_out_0_awid   (_axi4xbar_1_auto_anon_out_0_awid),
    .auto_anon_out_0_awaddr (_axi4xbar_1_auto_anon_out_0_awaddr),
    .auto_anon_out_0_awsize (_axi4xbar_1_auto_anon_out_0_awsize),
    .auto_anon_out_0_wready      (_axi42apb_auto_in_wready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_wvalid      (_axi4xbar_1_auto_anon_out_0_wvalid),
    .auto_anon_out_0_wdata  (_axi4xbar_1_auto_anon_out_0_wdata),
    .auto_anon_out_0_wstrb  (_axi4xbar_1_auto_anon_out_0_wstrb),
    .auto_anon_out_0_bready      (_axi4xbar_1_auto_anon_out_0_bready),
    .auto_anon_out_0_bvalid      (_axi42apb_auto_in_bvalid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_bid    (_axi42apb_auto_in_bid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_bresp  (_axi42apb_auto_in_bresp),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_arready     (_axi42apb_auto_in_arready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_arvalid     (_axi4xbar_1_auto_anon_out_0_arvalid),
    .auto_anon_out_0_arid   (_axi4xbar_1_auto_anon_out_0_arid),
    .auto_anon_out_0_araddr (_axi4xbar_1_auto_anon_out_0_araddr),
    .auto_anon_out_0_arsize (_axi4xbar_1_auto_anon_out_0_arsize),
    .auto_anon_out_0_rready      (_axi4xbar_1_auto_anon_out_0_rready),
    .auto_anon_out_0_rvalid      (_axi42apb_auto_in_rvalid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_rid    (_axi42apb_auto_in_rid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_rdata  (_axi42apb_auto_in_rdata),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_out_0_rresp  (_axi42apb_auto_in_rresp)	// src/amba/AXI4ToAPB.scala:103:30
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  APBFanout apbxbar (	// src/SoC.scala:31:27
    .auto_anon_in_psel       (_axi42apb_auto_out_psel),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_in_penable    (_axi42apb_auto_out_penable),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_in_pwrite     (_axi42apb_auto_out_pwrite),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_in_paddr      (_axi42apb_auto_out_paddr),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_in_pwdata     (_axi42apb_auto_out_pwdata),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_in_pstrb      (_axi42apb_auto_out_pstrb),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_anon_in_pready     (_apbxbar_auto_anon_in_pready),
    .auto_anon_in_pslverr    (_apbxbar_auto_anon_in_pslverr),
    .auto_anon_in_prdata     (_apbxbar_auto_anon_in_prdata),
    .auto_anon_out_3_psel    (_apbxbar_auto_anon_out_3_psel),
    .auto_anon_out_3_pwrite  (_apbxbar_auto_anon_out_3_pwrite),
    .auto_anon_out_3_paddr   (_apbxbar_auto_anon_out_3_paddr),
    .auto_anon_out_3_pwdata  (_apbxbar_auto_anon_out_3_pwdata),
    .auto_anon_out_3_pready  (_lvga_auto_in_pready),	// src/SoC.scala:40:24
    .auto_anon_out_2_psel    (_apbxbar_auto_anon_out_2_psel),
    .auto_anon_out_2_paddr   (_apbxbar_auto_anon_out_2_paddr),
    .auto_anon_out_2_pready  (_lkeyboard_auto_in_pready),	// src/SoC.scala:38:29
    .auto_anon_out_2_prdata  (_lkeyboard_auto_in_prdata),	// src/SoC.scala:38:29
    .auto_anon_out_1_psel    (_apbxbar_auto_anon_out_1_psel),
    .auto_anon_out_1_pwrite  (_apbxbar_auto_anon_out_1_pwrite),
    .auto_anon_out_1_paddr   (_apbxbar_auto_anon_out_1_paddr),
    .auto_anon_out_1_pwdata  (_apbxbar_auto_anon_out_1_pwdata),
    .auto_anon_out_1_pstrb   (_apbxbar_auto_anon_out_1_pstrb),
    .auto_anon_out_1_pready  (_lgpio_auto_in_pready),	// src/SoC.scala:37:25
    .auto_anon_out_1_prdata  (_lgpio_auto_in_prdata),	// src/SoC.scala:37:25
    .auto_anon_out_0_psel    (_apbxbar_auto_anon_out_0_psel),
    .auto_anon_out_0_penable (_apbxbar_auto_anon_out_0_penable),
    .auto_anon_out_0_pwrite  (_apbxbar_auto_anon_out_0_pwrite),
    .auto_anon_out_0_paddr   (_apbxbar_auto_anon_out_0_paddr),
    .auto_anon_out_0_pwdata  (_apbxbar_auto_anon_out_0_pwdata),
    .auto_anon_out_0_pstrb   (_apbxbar_auto_anon_out_0_pstrb),
    .auto_anon_out_0_pready  (_luart_auto_in_pready),	// src/SoC.scala:36:25
    .auto_anon_out_0_pslverr (_luart_auto_in_pslverr),	// src/SoC.scala:36:25
    .auto_anon_out_0_prdata  (_luart_auto_in_prdata)	// src/SoC.scala:36:25
  );	// src/SoC.scala:31:27
  CPU cpu (	// src/SoC.scala:32:23
    .clock                         (clock),
    .reset                         (_cpu_reset_chain_io_q | reset),	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23, src/SoC.scala:67:64
    .auto_master_out_awready      (_axi4xbar_auto_anon_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_awvalid      (_cpu_auto_master_out_awvalid),
    .auto_master_out_awid    (_cpu_auto_master_out_awid),
    .auto_master_out_awaddr  (_cpu_auto_master_out_awaddr),
    .auto_master_out_awlen   (_cpu_auto_master_out_awlen),
    .auto_master_out_awsize  (_cpu_auto_master_out_awsize),
    .auto_master_out_awburst (_cpu_auto_master_out_awburst),
    .auto_master_out_awlock  (_cpu_auto_master_out_awlock),
    .auto_master_out_awcache (_cpu_auto_master_out_awcache),
    .auto_master_out_awprot  (_cpu_auto_master_out_awprot),
    .auto_master_out_awqos   (_cpu_auto_master_out_awqos),
    .auto_master_out_wready       (_axi4xbar_auto_anon_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_wvalid       (_cpu_auto_master_out_wvalid),
    .auto_master_out_wdata   (_cpu_auto_master_out_wdata),
    .auto_master_out_wstrb   (_cpu_auto_master_out_wstrb),
    .auto_master_out_wlast   (_cpu_auto_master_out_wlast),
    .auto_master_out_bready       (_cpu_auto_master_out_bready),
    .auto_master_out_bvalid       (_axi4xbar_auto_anon_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_bid     (_axi4xbar_auto_anon_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_bresp   (_axi4xbar_auto_anon_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_arready      (_axi4xbar_auto_anon_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_arvalid      (_cpu_auto_master_out_arvalid),
    .auto_master_out_arid    (_cpu_auto_master_out_arid),
    .auto_master_out_araddr  (_cpu_auto_master_out_araddr),
    .auto_master_out_arlen   (_cpu_auto_master_out_arlen),
    .auto_master_out_arsize  (_cpu_auto_master_out_arsize),
    .auto_master_out_arburst (_cpu_auto_master_out_arburst),
    .auto_master_out_arlock  (_cpu_auto_master_out_arlock),
    .auto_master_out_arcache (_cpu_auto_master_out_arcache),
    .auto_master_out_arprot  (_cpu_auto_master_out_arprot),
    .auto_master_out_arqos   (_cpu_auto_master_out_arqos),
    .auto_master_out_rready       (_cpu_auto_master_out_rready),
    .auto_master_out_rvalid       (_axi4xbar_auto_anon_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_rid     (_axi4xbar_auto_anon_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_rdata   (_axi4xbar_auto_anon_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_rresp   (_axi4xbar_auto_anon_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_master_out_rlast   (_axi4xbar_auto_anon_in_rlast),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .interrupt                     ({1'h0, _luart_interrupt})	// src/SoC.scala:36:25, :88:39
  );	// src/SoC.scala:32:23
  APBUart16550 luart (	// src/SoC.scala:36:25
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_anon_out_0_psel),	// src/SoC.scala:31:27
    .auto_in_penable (_apbxbar_auto_anon_out_0_penable),	// src/SoC.scala:31:27
    .auto_in_pwrite  (_apbxbar_auto_anon_out_0_pwrite),	// src/SoC.scala:31:27
    .auto_in_paddr   (_apbxbar_auto_anon_out_0_paddr),	// src/SoC.scala:31:27
    .auto_in_pwdata  (_apbxbar_auto_anon_out_0_pwdata),	// src/SoC.scala:31:27
    .auto_in_pstrb   (_apbxbar_auto_anon_out_0_pstrb),	// src/SoC.scala:31:27
    .auto_in_pready  (_luart_auto_in_pready),
    .auto_in_pslverr (_luart_auto_in_pslverr),
    .auto_in_prdata  (_luart_auto_in_prdata),
    .uart_rx         (uart_rx),
    .uart_tx         (uart_tx),
    .interrupt       (_luart_interrupt)
  );	// src/SoC.scala:36:25
  APBGPIO lgpio (	// src/SoC.scala:37:25
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_anon_out_1_psel),	// src/SoC.scala:31:27
    .auto_in_pwrite  (_apbxbar_auto_anon_out_1_pwrite),	// src/SoC.scala:31:27
    .auto_in_paddr   (_apbxbar_auto_anon_out_1_paddr),	// src/SoC.scala:31:27
    .auto_in_pwdata  (_apbxbar_auto_anon_out_1_pwdata),	// src/SoC.scala:31:27
    .auto_in_pstrb   (_apbxbar_auto_anon_out_1_pstrb),	// src/SoC.scala:31:27
    .auto_in_pready  (_lgpio_auto_in_pready),
    .auto_in_prdata  (_lgpio_auto_in_prdata),
    .gpio_bundle_out (gpio_out),
    .gpio_bundle_in  (gpio_in)
  );	// src/SoC.scala:37:25
  APBKeyboard lkeyboard (	// src/SoC.scala:38:29
    .clock          (clock),
    .reset          (reset),
    .auto_in_psel   (_apbxbar_auto_anon_out_2_psel),	// src/SoC.scala:31:27
    .auto_in_paddr  (_apbxbar_auto_anon_out_2_paddr),	// src/SoC.scala:31:27
    .auto_in_pready (_lkeyboard_auto_in_pready),
    .auto_in_prdata (_lkeyboard_auto_in_prdata),
    .buttons        (ps2)
  );	// src/SoC.scala:38:29
  APBVGA lvga (	// src/SoC.scala:40:24
    .clock            (clock),
    .reset            (reset),
    .auto_in_psel     (_apbxbar_auto_anon_out_3_psel),	// src/SoC.scala:31:27
    .auto_in_pwrite   (_apbxbar_auto_anon_out_3_pwrite),	// src/SoC.scala:31:27
    .auto_in_paddr    (_apbxbar_auto_anon_out_3_paddr),	// src/SoC.scala:31:27
    .auto_in_pwdata   (_apbxbar_auto_anon_out_3_pwdata),	// src/SoC.scala:31:27
    .auto_in_pready   (_lvga_auto_in_pready),
    .vga_bundle_r     (vga_r),
    .vga_bundle_g     (vga_g),
    .vga_bundle_b     (vga_b),
    .vga_bundle_hsync (vga_hsync),
    .vga_bundle_vsync (vga_vsync),
    .vga_bundle_valid (vga_valid)
  );	// src/SoC.scala:40:24
  AXI4RAM axi4ram (	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
    .clock                (clock),
    .reset                (reset),
    .auto_in_awready     (_axi4ram_auto_in_awready),
    .auto_in_awvalid     (_axi4xbar_1_auto_anon_out_1_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awid   (_axi4xbar_1_auto_anon_out_1_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awaddr (_axi4xbar_1_auto_anon_out_1_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wready      (_axi4ram_auto_in_wready),
    .auto_in_wvalid      (_axi4xbar_1_auto_anon_out_1_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wdata  (_axi4xbar_1_auto_anon_out_1_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wstrb  (_axi4xbar_1_auto_anon_out_1_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_bready      (_axi4xbar_1_auto_anon_out_1_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_bvalid      (_axi4ram_auto_in_bvalid),
    .auto_in_bid    (_axi4ram_auto_in_bid),
    .auto_in_bresp  (_axi4ram_auto_in_bresp),
    .auto_in_arready     (_axi4ram_auto_in_arready),
    .auto_in_arvalid     (_axi4xbar_1_auto_anon_out_1_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arid   (_axi4xbar_1_auto_anon_out_1_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_araddr (_axi4xbar_1_auto_anon_out_1_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_rready      (_axi4xbar_1_auto_anon_out_1_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_rvalid      (_axi4ram_auto_in_rvalid),
    .auto_in_rid    (_axi4ram_auto_in_rid),
    .auto_in_rdata  (_axi4ram_auto_in_rdata),
    .auto_in_rresp  (_axi4ram_auto_in_rresp)
  );	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
  AXI4SDRAM lsdram_axi (	// src/SoC.scala:52:60
    .clock                 (clock),
    .reset                 (reset),
    .auto_in_awready      (_lsdram_axi_auto_in_awready),
    .auto_in_awvalid      (_axi4xbar_auto_anon_out_1_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awid    (_axi4xbar_auto_anon_out_1_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awaddr  (_axi4xbar_auto_anon_out_1_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awlen   (_axi4xbar_auto_anon_out_1_awlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awsize  (_axi4xbar_auto_anon_out_1_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awburst (_axi4xbar_auto_anon_out_1_awburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awlock  (_axi4xbar_auto_anon_out_1_awlock),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awcache (_axi4xbar_auto_anon_out_1_awcache),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awprot  (_axi4xbar_auto_anon_out_1_awprot),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awqos   (_axi4xbar_auto_anon_out_1_awqos),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wready       (_lsdram_axi_auto_in_wready),
    .auto_in_wvalid       (_axi4xbar_auto_anon_out_1_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wdata   (_axi4xbar_auto_anon_out_1_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wstrb   (_axi4xbar_auto_anon_out_1_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wlast   (_axi4xbar_auto_anon_out_1_wlast),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_bready       (_axi4xbar_auto_anon_out_1_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_bvalid       (_lsdram_axi_auto_in_bvalid),
    .auto_in_bid     (_lsdram_axi_auto_in_bid),
    .auto_in_bresp   (_lsdram_axi_auto_in_bresp),
    .auto_in_arready      (_lsdram_axi_auto_in_arready),
    .auto_in_arvalid      (_axi4xbar_auto_anon_out_1_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arid    (_axi4xbar_auto_anon_out_1_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_araddr  (_axi4xbar_auto_anon_out_1_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arlen   (_axi4xbar_auto_anon_out_1_arlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arsize  (_axi4xbar_auto_anon_out_1_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arburst (_axi4xbar_auto_anon_out_1_arburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arlock  (_axi4xbar_auto_anon_out_1_arlock),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arcache (_axi4xbar_auto_anon_out_1_arcache),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arprot  (_axi4xbar_auto_anon_out_1_arprot),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arqos   (_axi4xbar_auto_anon_out_1_arqos),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_rready       (_axi4xbar_auto_anon_out_1_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_rvalid       (_lsdram_axi_auto_in_rvalid),
    .auto_in_rid     (_lsdram_axi_auto_in_rid),
    .auto_in_rdata   (_lsdram_axi_auto_in_rdata),
    .auto_in_rresp   (_lsdram_axi_auto_in_rresp),
    .auto_in_rlast   (_lsdram_axi_auto_in_rlast),
    .sdram_bundle_clk      (sdram_clk),
    .sdram_bundle_cke      (sdram_cke),
    .sdram_bundle_cs       (sdram_cs),
    .sdram_bundle_ras      (sdram_ras),
    .sdram_bundle_cas      (sdram_cas),
    .sdram_bundle_we       (sdram_we),
    .sdram_bundle_a        (sdram_a),
    .sdram_bundle_ba       (sdram_ba),
    .sdram_bundle_dqm      (sdram_dqm),
    .sdram_bundle_dq       (sdram_dq)
  );	// src/SoC.scala:52:60
  AXI4ToAPB axi42apb (	// src/amba/AXI4ToAPB.scala:103:30
    .clock                (clock),
    .reset                (reset),
    .auto_in_awready     (_axi42apb_auto_in_awready),
    .auto_in_awvalid     (_axi4xbar_1_auto_anon_out_0_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awid   (_axi4xbar_1_auto_anon_out_0_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awaddr (_axi4xbar_1_auto_anon_out_0_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awsize (_axi4xbar_1_auto_anon_out_0_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wready      (_axi42apb_auto_in_wready),
    .auto_in_wvalid      (_axi4xbar_1_auto_anon_out_0_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wdata  (_axi4xbar_1_auto_anon_out_0_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wstrb  (_axi4xbar_1_auto_anon_out_0_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_bready      (_axi4xbar_1_auto_anon_out_0_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_bvalid      (_axi42apb_auto_in_bvalid),
    .auto_in_bid    (_axi42apb_auto_in_bid),
    .auto_in_bresp  (_axi42apb_auto_in_bresp),
    .auto_in_arready     (_axi42apb_auto_in_arready),
    .auto_in_arvalid     (_axi4xbar_1_auto_anon_out_0_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arid   (_axi4xbar_1_auto_anon_out_0_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_araddr (_axi4xbar_1_auto_anon_out_0_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arsize (_axi4xbar_1_auto_anon_out_0_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_rready      (_axi4xbar_1_auto_anon_out_0_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_rvalid      (_axi42apb_auto_in_rvalid),
    .auto_in_rid    (_axi42apb_auto_in_rid),
    .auto_in_rdata  (_axi42apb_auto_in_rdata),
    .auto_in_rresp  (_axi42apb_auto_in_rresp),
    .auto_out_psel        (_axi42apb_auto_out_psel),
    .auto_out_penable     (_axi42apb_auto_out_penable),
    .auto_out_pwrite      (_axi42apb_auto_out_pwrite),
    .auto_out_paddr       (_axi42apb_auto_out_paddr),
    .auto_out_pwdata      (_axi42apb_auto_out_pwdata),
    .auto_out_pstrb       (_axi42apb_auto_out_pstrb),
    .auto_out_pready      (_apbxbar_auto_anon_in_pready),	// src/SoC.scala:31:27
    .auto_out_pslverr     (_apbxbar_auto_anon_in_pslverr),	// src/SoC.scala:31:27
    .auto_out_prdata      (_apbxbar_auto_anon_in_prdata)	// src/SoC.scala:31:27
  );	// src/amba/AXI4ToAPB.scala:103:30
  AXI4UserYanker axi4yank (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_awready               (_axi4yank_auto_in_awready),
    .auto_in_awvalid               (_axi4frag_auto_out_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_awid             (_axi4frag_auto_out_awid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_awaddr           (_axi4frag_auto_out_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_awsize           (_axi4frag_auto_out_awsize),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_awecho_real_last (_axi4frag_auto_out_awecho_real_last),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_wready                (_axi4yank_auto_in_wready),
    .auto_in_wvalid                (_axi4frag_auto_out_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_wdata            (_axi4frag_auto_out_wdata),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_wstrb            (_axi4frag_auto_out_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_wlast            (_axi4frag_auto_out_wlast),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_bready                (_axi4frag_auto_out_bready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_bvalid                (_axi4yank_auto_in_bvalid),
    .auto_in_bid              (_axi4yank_auto_in_bid),
    .auto_in_bresp            (_axi4yank_auto_in_bresp),
    .auto_in_becho_real_last  (_axi4yank_auto_in_becho_real_last),
    .auto_in_arready               (_axi4yank_auto_in_arready),
    .auto_in_arvalid               (_axi4frag_auto_out_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_arid             (_axi4frag_auto_out_arid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_araddr           (_axi4frag_auto_out_araddr),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_arsize           (_axi4frag_auto_out_arsize),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_arecho_real_last (_axi4frag_auto_out_arecho_real_last),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_rready                (_axi4frag_auto_out_rready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .auto_in_rvalid                (_axi4yank_auto_in_rvalid),
    .auto_in_rid              (_axi4yank_auto_in_rid),
    .auto_in_rdata            (_axi4yank_auto_in_rdata),
    .auto_in_rresp            (_axi4yank_auto_in_rresp),
    .auto_in_recho_real_last  (_axi4yank_auto_in_recho_real_last),
    .auto_in_rlast            (_axi4yank_auto_in_rlast),
    .auto_out_awready              (_axi4xbar_1_auto_anon_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_awvalid              (_axi4yank_auto_out_awvalid),
    .auto_out_awid            (_axi4yank_auto_out_awid),
    .auto_out_awaddr          (_axi4yank_auto_out_awaddr),
    .auto_out_awsize          (_axi4yank_auto_out_awsize),
    .auto_out_wready               (_axi4xbar_1_auto_anon_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_wvalid               (_axi4yank_auto_out_wvalid),
    .auto_out_wdata           (_axi4yank_auto_out_wdata),
    .auto_out_wstrb           (_axi4yank_auto_out_wstrb),
    .auto_out_wlast           (_axi4yank_auto_out_wlast),
    .auto_out_bready               (_axi4yank_auto_out_bready),
    .auto_out_bvalid               (_axi4xbar_1_auto_anon_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_bid             (_axi4xbar_1_auto_anon_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_bresp           (_axi4xbar_1_auto_anon_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_arready              (_axi4xbar_1_auto_anon_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_arvalid              (_axi4yank_auto_out_arvalid),
    .auto_out_arid            (_axi4yank_auto_out_arid),
    .auto_out_araddr          (_axi4yank_auto_out_araddr),
    .auto_out_arsize          (_axi4yank_auto_out_arsize),
    .auto_out_rready               (_axi4yank_auto_out_rready),
    .auto_out_rvalid               (_axi4xbar_1_auto_anon_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_rid             (_axi4xbar_1_auto_anon_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_rdata           (_axi4xbar_1_auto_anon_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_rresp           (_axi4xbar_1_auto_anon_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_out_rlast           (_axi4xbar_1_auto_anon_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  AXI4Fragmenter axi4frag (	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_awready                (_axi4frag_auto_in_awready),
    .auto_in_awvalid                (_axi4xbar_auto_anon_out_0_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awid              (_axi4xbar_auto_anon_out_0_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awaddr            (_axi4xbar_auto_anon_out_0_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awlen             (_axi4xbar_auto_anon_out_0_awlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awsize            (_axi4xbar_auto_anon_out_0_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awburst           (_axi4xbar_auto_anon_out_0_awburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awlock            (_axi4xbar_auto_anon_out_0_awlock),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awcache           (_axi4xbar_auto_anon_out_0_awcache),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awprot            (_axi4xbar_auto_anon_out_0_awprot),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_awqos             (_axi4xbar_auto_anon_out_0_awqos),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wready                 (_axi4frag_auto_in_wready),
    .auto_in_wvalid                 (_axi4xbar_auto_anon_out_0_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wdata             (_axi4xbar_auto_anon_out_0_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wstrb             (_axi4xbar_auto_anon_out_0_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_wlast             (_axi4xbar_auto_anon_out_0_wlast),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_bready                 (_axi4xbar_auto_anon_out_0_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_bvalid                 (_axi4frag_auto_in_bvalid),
    .auto_in_bid               (_axi4frag_auto_in_bid),
    .auto_in_bresp             (_axi4frag_auto_in_bresp),
    .auto_in_arready                (_axi4frag_auto_in_arready),
    .auto_in_arvalid                (_axi4xbar_auto_anon_out_0_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arid              (_axi4xbar_auto_anon_out_0_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_araddr            (_axi4xbar_auto_anon_out_0_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arlen             (_axi4xbar_auto_anon_out_0_arlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arsize            (_axi4xbar_auto_anon_out_0_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arburst           (_axi4xbar_auto_anon_out_0_arburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arlock            (_axi4xbar_auto_anon_out_0_arlock),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arcache           (_axi4xbar_auto_anon_out_0_arcache),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arprot            (_axi4xbar_auto_anon_out_0_arprot),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_arqos             (_axi4xbar_auto_anon_out_0_arqos),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_rready                 (_axi4xbar_auto_anon_out_0_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
    .auto_in_rvalid                 (_axi4frag_auto_in_rvalid),
    .auto_in_rid               (_axi4frag_auto_in_rid),
    .auto_in_rdata             (_axi4frag_auto_in_rdata),
    .auto_in_rresp             (_axi4frag_auto_in_rresp),
    .auto_in_rlast             (_axi4frag_auto_in_rlast),
    .auto_out_awready               (_axi4yank_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_awvalid               (_axi4frag_auto_out_awvalid),
    .auto_out_awid             (_axi4frag_auto_out_awid),
    .auto_out_awaddr           (_axi4frag_auto_out_awaddr),
    .auto_out_awsize           (_axi4frag_auto_out_awsize),
    .auto_out_awecho_real_last (_axi4frag_auto_out_awecho_real_last),
    .auto_out_wready                (_axi4yank_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_wvalid                (_axi4frag_auto_out_wvalid),
    .auto_out_wdata            (_axi4frag_auto_out_wdata),
    .auto_out_wstrb            (_axi4frag_auto_out_wstrb),
    .auto_out_wlast            (_axi4frag_auto_out_wlast),
    .auto_out_bready                (_axi4frag_auto_out_bready),
    .auto_out_bvalid                (_axi4yank_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_bid              (_axi4yank_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_bresp            (_axi4yank_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_becho_real_last  (_axi4yank_auto_in_becho_real_last),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_arready               (_axi4yank_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_arvalid               (_axi4frag_auto_out_arvalid),
    .auto_out_arid             (_axi4frag_auto_out_arid),
    .auto_out_araddr           (_axi4frag_auto_out_araddr),
    .auto_out_arsize           (_axi4frag_auto_out_arsize),
    .auto_out_arecho_real_last (_axi4frag_auto_out_arecho_real_last),
    .auto_out_rready                (_axi4frag_auto_out_rready),
    .auto_out_rvalid                (_axi4yank_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_rid              (_axi4yank_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_rdata            (_axi4yank_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_rresp            (_axi4yank_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_recho_real_last  (_axi4yank_auto_in_recho_real_last),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
    .auto_out_rlast            (_axi4yank_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
  );	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
  SynchronizerShiftReg_w1_d10 cpu_reset_chain (	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (reset),
    .io_q  (_cpu_reset_chain_io_q)
  );	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
endmodule

// external module SDRAM_ACTIVE_HELPER

// external module SDRAM_READ_HELPER

// external module SDRAM_WRITE_HELPER

// external module TriStateInBuf

module sdramChisel(	// src/device/SDRAM.scala:132:7
  input        io_clk,	// src/device/SDRAM.scala:135:14
               io_cke,	// src/device/SDRAM.scala:135:14
               io_cs,	// src/device/SDRAM.scala:135:14
               io_ras,	// src/device/SDRAM.scala:135:14
               io_cas,	// src/device/SDRAM.scala:135:14
               io_we,	// src/device/SDRAM.scala:135:14
  input [12:0] io_a,	// src/device/SDRAM.scala:135:14
  input [1:0]  io_ba,	// src/device/SDRAM.scala:135:14
  input [3:0]  io_dqm,	// src/device/SDRAM.scala:135:14
  inout [31:0] io_dq	// src/device/SDRAM.scala:135:14
);

  wire [31:0] _dqin_buf_din;	// src/util/TriState.scala:32:21
  wire [31:0] _readHelper_rdata;	// src/device/SDRAM.scala:166:28
  wire        _GEN = ~io_clk;	// src/device/SDRAM.scala:136:22
  wire        _GEN_0 = ~io_cke;	// src/device/SDRAM.scala:136:41
  reg  [12:0] modeReg;	// src/device/SDRAM.scala:138:26
  wire [3:0]  cmd = {io_cs, io_ras, io_cas, io_we};	// src/device/SDRAM.scala:152:18
  reg  [2:0]  state;	// src/device/SDRAM.scala:153:24
  reg  [2:0]  casCounter;	// src/device/SDRAM.scala:154:29
  reg  [2:0]  burstCounter;	// src/device/SDRAM.scala:155:31
  reg  [12:0] a_r;	// src/device/SDRAM.scala:157:22
  reg  [1:0]  ba_r;	// src/device/SDRAM.scala:158:23
  wire [12:0] _writeHelper_io_a_T_1 = a_r + {10'h0, burstCounter};	// src/device/SDRAM.scala:155:31, :157:22, :175:33
  wire        _GEN_1 = cmd == 4'h0;	// src/device/SDRAM.scala:152:18, :188:21
  wire        _GEN_2 = cmd == 4'h3;	// src/device/SDRAM.scala:152:18, :188:21
  wire        _GEN_3 = cmd == 4'h5;	// src/device/SDRAM.scala:152:18, :188:21
  wire        _GEN_4 = cmd == 4'h4;	// src/device/SDRAM.scala:152:18, :188:21
  wire        _GEN_5 = _GEN_1 | _GEN_2 | _GEN_3;	// src/device/SDRAM.scala:155:31, :188:21
  wire        _GEN_6 = state == 3'h4;	// src/device/SDRAM.scala:153:24, :186:18
  wire        _GEN_7 = state == 3'h2;	// src/device/SDRAM.scala:148:25, :153:24, :186:18
  wire        readHelperEnable = ~(~(|state) | _GEN_6) & _GEN_7;	// src/device/SDRAM.scala:153:24, :167:39, :180:40, :186:18
  wire        _GEN_8 = state == 3'h3;	// src/device/SDRAM.scala:153:24, :186:18
  always @(posedge _GEN or posedge _GEN_0) begin	// src/device/SDRAM.scala:136:{22,31,41}
    if (_GEN_0) begin	// src/device/SDRAM.scala:136:{31,41}
      modeReg <= 13'h0;	// src/device/SDRAM.scala:138:26
      state <= 3'h0;	// src/device/SDRAM.scala:153:24
      casCounter <= 3'h0;	// src/device/SDRAM.scala:154:29
      burstCounter <= 3'h0;	// src/device/SDRAM.scala:155:31
      a_r <= 13'h0;	// src/device/SDRAM.scala:157:22
      ba_r <= 2'h0;	// src/device/SDRAM.scala:132:7, :158:23
    end
    else begin	// src/device/SDRAM.scala:136:31
      automatic logic [3:0] burstLength;	// src/main/scala/chisel3/util/Mux.scala:126:16
      automatic logic       _GEN_9;	// src/device/SDRAM.scala:154:29, :188:21
      automatic logic [3:0] _GEN_10;	// src/device/SDRAM.scala:204:39
      burstLength =
        modeReg[2:0] == 3'h0
          ? 4'h1
          : modeReg[2:0] == 3'h1
              ? 4'h2
              : modeReg[2:0] == 3'h2 ? 4'h4 : {modeReg[2:0] == 3'h3, 3'h0};	// src/device/SDRAM.scala:138:26, :139:35, :146:25, :147:25, :148:25, :149:25, :199:56, src/main/scala/chisel3/util/Mux.scala:126:16
      _GEN_9 = _GEN_1 | _GEN_2;	// src/device/SDRAM.scala:154:29, :188:21
      _GEN_10 = {1'h0, burstCounter};	// src/device/SDRAM.scala:132:7, :155:31, :204:39
      if (~(|state) & _GEN_1)	// src/device/SDRAM.scala:138:26, :153:24, :180:40, :186:18, :188:21, :190:21
        modeReg <= io_a;	// src/device/SDRAM.scala:138:26
      if (|state) begin	// src/device/SDRAM.scala:153:24, :180:40
        if (_GEN_6) begin	// src/device/SDRAM.scala:186:18
          automatic logic [2:0] _state_T_4;	// src/device/SDRAM.scala:211:52
          _state_T_4 = modeReg[6:4] - 3'h1;	// src/device/SDRAM.scala:138:26, :141:28, :211:52
          state <= casCounter == _state_T_4 ? 3'h2 : 3'h4;	// src/device/SDRAM.scala:148:25, :153:24, :154:29, :211:52, :212:{21,33}
          if (casCounter == _state_T_4)	// src/device/SDRAM.scala:154:29, :211:{38,52}
            casCounter <= 3'h0;	// src/device/SDRAM.scala:154:29
          else	// src/device/SDRAM.scala:211:38
            casCounter <= casCounter + 3'h1;	// src/device/SDRAM.scala:154:29, :211:75
        end
        else if (_GEN_7) begin	// src/device/SDRAM.scala:186:18
          automatic logic [3:0] _state_T_8;	// src/device/SDRAM.scala:215:58
          _state_T_8 = burstLength - 4'h1;	// src/device/SDRAM.scala:215:58, src/main/scala/chisel3/util/Mux.scala:126:16
          state <= {1'h0, _GEN_10 != _state_T_8, 1'h0};	// src/device/SDRAM.scala:132:7, :153:24, :204:39, :215:58, :216:{15,35}
          if (_GEN_10 == _state_T_8)	// src/device/SDRAM.scala:204:39, :215:{42,58}
            burstCounter <= 3'h0;	// src/device/SDRAM.scala:155:31
          else	// src/device/SDRAM.scala:215:42
            burstCounter <= burstCounter + 3'h1;	// src/device/SDRAM.scala:155:31, :215:83
        end
        else if (_GEN_8) begin	// src/device/SDRAM.scala:186:18
          automatic logic [3:0] _state_T_12;	// src/device/SDRAM.scala:220:58
          _state_T_12 = burstLength - 4'h1;	// src/device/SDRAM.scala:220:58, src/main/scala/chisel3/util/Mux.scala:126:16
          state <= {1'h0, _GEN_10 == _state_T_12 ? 2'h0 : 2'h3};	// src/device/SDRAM.scala:132:7, :153:24, :204:39, :220:58, :221:{15,21,35}
          if (_GEN_10 == _state_T_12)	// src/device/SDRAM.scala:204:39, :220:{42,58}
            burstCounter <= 3'h0;	// src/device/SDRAM.scala:155:31
          else	// src/device/SDRAM.scala:220:42
            burstCounter <= burstCounter + 3'h1;	// src/device/SDRAM.scala:155:31, :220:83
        end
      end
      else begin	// src/device/SDRAM.scala:180:40
        automatic logic [3:0] _burstCounter_T;	// src/device/SDRAM.scala:204:55
        _burstCounter_T = burstLength - 4'h1;	// src/device/SDRAM.scala:204:55, src/main/scala/chisel3/util/Mux.scala:126:16
        if (~_GEN_9) begin	// src/device/SDRAM.scala:154:29, :188:21
          if (_GEN_3)	// src/device/SDRAM.scala:188:21
            state <= 3'h2;	// src/device/SDRAM.scala:148:25, :153:24
          else if (_GEN_4)	// src/device/SDRAM.scala:188:21
            state <= {1'h0, _GEN_10 == _burstCounter_T ? 2'h0 : 2'h3};	// src/device/SDRAM.scala:132:7, :153:24, :204:{19,25,39,55}
        end
        if (_GEN_9 | ~_GEN_3) begin	// src/device/SDRAM.scala:154:29, :188:21
        end
        else if (casCounter == modeReg[6:4] - 3'h1)	// src/device/SDRAM.scala:138:26, :141:28, :154:29, :199:{42,56}
          casCounter <= 3'h0;	// src/device/SDRAM.scala:154:29
        else	// src/device/SDRAM.scala:199:42
          casCounter <= casCounter + 3'h1;	// src/device/SDRAM.scala:154:29, :199:79
        if (_GEN_5 | ~_GEN_4) begin	// src/device/SDRAM.scala:155:31, :188:21
        end
        else if (_GEN_10 == _burstCounter_T)	// src/device/SDRAM.scala:204:{39,55}, :205:46
          burstCounter <= 3'h0;	// src/device/SDRAM.scala:155:31
        else	// src/device/SDRAM.scala:205:46
          burstCounter <= burstCounter + 3'h1;	// src/device/SDRAM.scala:155:31, :205:87
      end
      if ((|state) | _GEN_9 | ~(_GEN_3 | _GEN_4)) begin	// src/device/SDRAM.scala:153:24, :154:29, :157:22, :158:23, :180:40, :186:18, :188:21, :196:17, :202:17
      end
      else begin	// src/device/SDRAM.scala:158:23, :186:18, :188:21
        a_r <= io_a;	// src/device/SDRAM.scala:157:22
        ba_r <= io_ba;	// src/device/SDRAM.scala:158:23
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/SDRAM.scala:132:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/SDRAM.scala:132:7
      `FIRRTL_BEFORE_INITIAL	// src/device/SDRAM.scala:132:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/SDRAM.scala:132:7
      automatic logic [31:0] _RANDOM[0:1];	// src/device/SDRAM.scala:132:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/SDRAM.scala:132:7
        `INIT_RANDOM_PROLOG_	// src/device/SDRAM.scala:132:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/SDRAM.scala:132:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/device/SDRAM.scala:132:7
        end	// src/device/SDRAM.scala:132:7
        modeReg = _RANDOM[1'h0][12:0];	// src/device/SDRAM.scala:132:7, :138:26
        state = _RANDOM[1'h0][15:13];	// src/device/SDRAM.scala:132:7, :138:26, :153:24
        casCounter = _RANDOM[1'h0][18:16];	// src/device/SDRAM.scala:132:7, :138:26, :154:29
        burstCounter = _RANDOM[1'h0][21:19];	// src/device/SDRAM.scala:132:7, :138:26, :155:31
        a_r = {_RANDOM[1'h0][31:22], _RANDOM[1'h1][2:0]};	// src/device/SDRAM.scala:132:7, :138:26, :157:22
        ba_r = _RANDOM[1'h1][4:3];	// src/device/SDRAM.scala:132:7, :157:22, :158:23
      `endif // RANDOMIZE_REG_INIT
      if (_GEN_0) begin	// src/device/SDRAM.scala:132:7, :136:41
        modeReg = 13'h0;	// src/device/SDRAM.scala:138:26
        state = 3'h0;	// src/device/SDRAM.scala:153:24
        casCounter = 3'h0;	// src/device/SDRAM.scala:154:29
        burstCounter = 3'h0;	// src/device/SDRAM.scala:155:31
        a_r = 13'h0;	// src/device/SDRAM.scala:157:22
        ba_r = 2'h0;	// src/device/SDRAM.scala:132:7, :158:23
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/SDRAM.scala:132:7
      `FIRRTL_AFTER_INITIAL	// src/device/SDRAM.scala:132:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SDRAM_ACTIVE_HELPER activeHelper (	// src/device/SDRAM.scala:160:30
    .ba     (io_ba),
    .a      (io_a),
    .enable (~(|state) & ~_GEN_1 & _GEN_2)	// src/device/SDRAM.scala:153:24, :161:41, :180:40, :186:18, :188:21
  );	// src/device/SDRAM.scala:160:30
  SDRAM_READ_HELPER readHelper (	// src/device/SDRAM.scala:166:28
    .ba     (ba_r),	// src/device/SDRAM.scala:158:23
    .a      (_writeHelper_io_a_T_1),	// src/device/SDRAM.scala:175:33
    .enable (readHelperEnable),	// src/device/SDRAM.scala:167:39, :186:18
    .rdata  (_readHelper_rdata)
  );	// src/device/SDRAM.scala:166:28
  SDRAM_WRITE_HELPER writeHelper (	// src/device/SDRAM.scala:168:29
    .ba     (io_ba),
    .a      ((|state) ? _writeHelper_io_a_T_1 : io_a),	// src/device/SDRAM.scala:153:24, :175:33, :180:{33,40}
    .wdata  (_dqin_buf_din),	// src/util/TriState.scala:32:21
    .dqm    (io_dqm),
    .enable ((|state) ? ~(_GEN_6 | _GEN_7) & _GEN_8 : ~_GEN_5 & _GEN_4)	// src/device/SDRAM.scala:153:24, :155:31, :169:40, :180:40, :186:18, :188:21
  );	// src/device/SDRAM.scala:168:29
  TriStateInBuf #(
    .width(32)
  ) dqin_buf (	// src/util/TriState.scala:32:21
    .dio    (io_dq),
    .dout   (_readHelper_rdata),	// src/device/SDRAM.scala:166:28
    .out_en (readHelperEnable),	// src/device/SDRAM.scala:167:39, :186:18
    .din    (_dqin_buf_din)
  );	// src/util/TriState.scala:32:21
endmodule

module ysyxSoCFull(	// src/SoC.scala:119:9
  input        clock,	// src/SoC.scala:119:9
               reset,	// src/SoC.scala:119:9
  output [7:0] externalPins_gpio_out,	// src/SoC.scala:156:26
  input  [7:0] externalPins_gpio_in,	// src/SoC.scala:156:26
               externalPins_ps2,	// src/SoC.scala:156:26
  output [7:0] externalPins_vga_r,	// src/SoC.scala:156:26
               externalPins_vga_g,	// src/SoC.scala:156:26
               externalPins_vga_b,	// src/SoC.scala:156:26
  output       externalPins_vga_hsync,	// src/SoC.scala:156:26
               externalPins_vga_vsync,	// src/SoC.scala:156:26
               externalPins_vga_valid,	// src/SoC.scala:156:26
  input        externalPins_uart_rx,	// src/SoC.scala:156:26
  output       externalPins_uart_tx	// src/SoC.scala:156:26
);

  wire        _asic_sdram_clk;	// src/SoC.scala:115:24
  wire        _asic_sdram_cke;	// src/SoC.scala:115:24
  wire        _asic_sdram_cs;	// src/SoC.scala:115:24
  wire        _asic_sdram_ras;	// src/SoC.scala:115:24
  wire        _asic_sdram_cas;	// src/SoC.scala:115:24
  wire        _asic_sdram_we;	// src/SoC.scala:115:24
  wire [12:0] _asic_sdram_a;	// src/SoC.scala:115:24
  wire [1:0]  _asic_sdram_ba;	// src/SoC.scala:115:24
  wire [3:0]  _asic_sdram_dqm;	// src/SoC.scala:115:24
  wire [31:0] _io_dq_wire;	// src/SoC.scala:153:23
  ysyxSoCASIC asic (	// src/SoC.scala:115:24
    .clock     (clock),
    .reset     (reset),
    .uart_rx   (externalPins_uart_rx),
    .uart_tx   (externalPins_uart_tx),
    .sdram_clk (_asic_sdram_clk),
    .sdram_cke (_asic_sdram_cke),
    .sdram_cs  (_asic_sdram_cs),
    .sdram_ras (_asic_sdram_ras),
    .sdram_cas (_asic_sdram_cas),
    .sdram_we  (_asic_sdram_we),
    .sdram_a   (_asic_sdram_a),
    .sdram_ba  (_asic_sdram_ba),
    .sdram_dqm (_asic_sdram_dqm),
    .sdram_dq  (_io_dq_wire),
    .gpio_out  (externalPins_gpio_out),
    .gpio_in   (externalPins_gpio_in),
    .ps2       (externalPins_ps2),
    .vga_r     (externalPins_vga_r),
    .vga_g     (externalPins_vga_g),
    .vga_b     (externalPins_vga_b),
    .vga_hsync (externalPins_vga_hsync),
    .vga_vsync (externalPins_vga_vsync),
    .vga_valid (externalPins_vga_valid)
  );	// src/SoC.scala:115:24
  sdramChisel sdram (	// src/SoC.scala:153:23
    .io_clk (_asic_sdram_clk),	// src/SoC.scala:115:24
    .io_cke (_asic_sdram_cke),	// src/SoC.scala:115:24
    .io_cs  (_asic_sdram_cs),	// src/SoC.scala:115:24
    .io_ras (_asic_sdram_ras),	// src/SoC.scala:115:24
    .io_cas (_asic_sdram_cas),	// src/SoC.scala:115:24
    .io_we  (_asic_sdram_we),	// src/SoC.scala:115:24
    .io_a   (_asic_sdram_a),	// src/SoC.scala:115:24
    .io_ba  (_asic_sdram_ba),	// src/SoC.scala:115:24
    .io_dqm (_asic_sdram_dqm),	// src/SoC.scala:115:24
    .io_dq  (_io_dq_wire)
  );	// src/SoC.scala:153:23
endmodule

module ysyxSoCTop(	// src/Top.scala:15:7
  input clock,	// src/Top.scala:15:7
        reset	// src/Top.scala:15:7
);

  ysyxSoCFull dut (	// src/Top.scala:20:20
    .clock                  (clock),
    .reset                  (reset),
    .externalPins_gpio_out  (/* unused */),
    .externalPins_gpio_in   (8'h0),
    .externalPins_ps2       (8'h0),
    .externalPins_vga_r     (/* unused */),
    .externalPins_vga_g     (/* unused */),
    .externalPins_vga_b     (/* unused */),
    .externalPins_vga_hsync (/* unused */),
    .externalPins_vga_vsync (/* unused */),
    .externalPins_vga_valid (/* unused */),
    .externalPins_uart_rx   (1'h0),
    .externalPins_uart_tx   (/* unused */)
  );	// src/Top.scala:20:20
endmodule


// ----- 8< ----- FILE "./sdram_active_helper.v" ----- 8< -----

module SDRAM_ACTIVE_HELPER(
  input [1 :0] ba,
  input [12:0] a,
  input enable
);
import "DPI-C" function void sdram_active(input bit[1 :0] ba, input bit[12 :0] a);
always @(*) begin
  if (enable) sdram_active(ba, a);
end
endmodule
  

// ----- 8< ----- FILE "./sdram_read_helper.v" ----- 8< -----


module SDRAM_READ_HELPER(
  input [1 :0] ba,
  input [12:0] a,
  input enable,
  output reg [31:0] rdata
);
import "DPI-C" function void sdram_read(input bit[1 :0] ba, input bit[12 :0] a, output int rdata);
always @(*) begin
  if (enable) sdram_read(ba, a, rdata);
  else rdata = 32'b0;
end
endmodule

// ----- 8< ----- FILE "./sdram_write_helper.v" ----- 8< -----


module SDRAM_WRITE_HELPER(
  input [1 :0] ba,
  input [12:0] a,
  input [31:0] wdata,
  input [3 :0] dqm,
  input enable
);
import "DPI-C" function void sdram_write(input bit[1 :0] ba, input bit[12 :0] a, input int wdata, input bit[3 :0] dqm);
always @(*) begin
  if (enable) sdram_write(ba, a, wdata, dqm);
end
endmodule

// ----- 8< ----- FILE "./TriStateInBuf.v" ----- 8< -----

module TriStateInBuf #(
  parameter width = 1
)(
    inout  [width-1:0] dio,
    input  [width-1:0] dout,
    input              out_en,
    output [width-1:0] din
);
  assign din = dio;
  assign dio = out_en ? dout : {width{1'bz}};
endmodule
    

