
I'm going to try and implement this design for my first FPGA work (and optiisticly my first ASIC work)

First thing I notice, Why not get rid of the 

![](overview1.jpg)


