#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029a7b7c9b30 .scope module, "myEqualComp_tb" "myEqualComp_tb" 2 3;
 .timescale -9 -12;
v0000029a7b7ca730_0 .var "a", 3 0;
v0000029a7b7ca7d0_0 .var "b", 3 0;
v0000029a7b7c6960_0 .net "out", 0 0, L_0000029a7b7c6aa0;  1 drivers
S_0000029a7b7cbad0 .scope module, "dut" "myEqualComp" 2 9, 3 1 0, S_0000029a7b7c9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 1 "Equal";
v0000029a7b7ca1e0_0 .net "A", 3 0, v0000029a7b7ca730_0;  1 drivers
v0000029a7b7c71a0_0 .net "B", 3 0, v0000029a7b7ca7d0_0;  1 drivers
v0000029a7b885bc0_0 .net "Equal", 0 0, L_0000029a7b7c6aa0;  alias, 1 drivers
v0000029a7b7cbc60_0 .net *"_ivl_0", 0 0, L_0000029a7b7c6a00;  1 drivers
L_0000029a7b8cd028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029a7b7ca5f0_0 .net/2u *"_ivl_2", 0 0, L_0000029a7b8cd028;  1 drivers
L_0000029a7b8cd070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029a7b7ca690_0 .net/2u *"_ivl_4", 0 0, L_0000029a7b8cd070;  1 drivers
L_0000029a7b7c6a00 .cmp/eq 4, v0000029a7b7ca730_0, v0000029a7b7ca7d0_0;
L_0000029a7b7c6aa0 .functor MUXZ 1, L_0000029a7b8cd070, L_0000029a7b8cd028, L_0000029a7b7c6a00, C4<>;
    .scope S_0000029a7b7c9b30;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "myEqualComp.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029a7b7c9b30 {0 0 0};
    %vpi_call 2 20 "$display", "---------------------------" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000029a7b7ca730_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000029a7b7ca7d0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 22 "$display", "A=%b , B=%b , Equal=%b", v0000029a7b7ca730_0, v0000029a7b7ca7d0_0, v0000029a7b7c6960_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000029a7b7ca730_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000029a7b7ca7d0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 23 "$display", "A=%b , B=%b , Equal=%b", v0000029a7b7ca730_0, v0000029a7b7ca7d0_0, v0000029a7b7c6960_0 {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000029a7b7ca730_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000029a7b7ca7d0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 24 "$display", "A=%b , B=%b , Equal=%b", v0000029a7b7ca730_0, v0000029a7b7ca7d0_0, v0000029a7b7c6960_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000029a7b7ca730_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000029a7b7ca7d0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 25 "$display", "A=%b , B=%b , Equal=%b", v0000029a7b7ca730_0, v0000029a7b7ca7d0_0, v0000029a7b7c6960_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000029a7b7ca730_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000029a7b7ca7d0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 26 "$display", "A=%b , B=%b , Equal=%b", v0000029a7b7ca730_0, v0000029a7b7ca7d0_0, v0000029a7b7c6960_0 {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000029a7b7ca730_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000029a7b7ca7d0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 27 "$display", "A=%b , B=%b , Equal=%b", v0000029a7b7ca730_0, v0000029a7b7ca7d0_0, v0000029a7b7c6960_0 {0 0 0};
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "myEqualComp.v";
